<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/Oled/Oled/impl/gwsynthesis/Oled.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/Oled/Oled/src/Oled.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2ANR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2ANR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 30 08:19:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>287</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>204</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_27m_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27m</td>
<td>100.000(MHz)</td>
<td>164.585(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.924</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_0_s2/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.041</td>
</tr>
<tr>
<td>2</td>
<td>4.076</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_1_s2/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.889</td>
</tr>
<tr>
<td>3</td>
<td>4.076</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_3_s2/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.889</td>
</tr>
<tr>
<td>4</td>
<td>4.076</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_6_s2/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.889</td>
</tr>
<tr>
<td>5</td>
<td>4.079</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_2_s2/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.886</td>
</tr>
<tr>
<td>6</td>
<td>4.311</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_1_s2/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.654</td>
</tr>
<tr>
<td>7</td>
<td>4.311</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/state_3_s2/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.654</td>
</tr>
<tr>
<td>8</td>
<td>4.619</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/state_5_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.346</td>
</tr>
<tr>
<td>9</td>
<td>4.619</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/state_0_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.346</td>
</tr>
<tr>
<td>10</td>
<td>4.619</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/state_4_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.346</td>
</tr>
<tr>
<td>11</td>
<td>4.710</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/state_1_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.255</td>
</tr>
<tr>
<td>12</td>
<td>5.150</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/state_2_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.815</td>
</tr>
<tr>
<td>13</td>
<td>5.222</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/state_3_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.743</td>
</tr>
<tr>
<td>14</td>
<td>5.458</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/sda_out_s2/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.507</td>
</tr>
<tr>
<td>15</td>
<td>5.488</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/idx_28_s1/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.477</td>
</tr>
<tr>
<td>16</td>
<td>5.488</td>
<td>u1/idx_0_s1/Q</td>
<td>u1/idx_29_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.477</td>
</tr>
<tr>
<td>17</td>
<td>5.588</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/clk_cnt_6_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.377</td>
</tr>
<tr>
<td>18</td>
<td>5.595</td>
<td>u1/i2c/clk_cnt_21_s0/Q</td>
<td>u1/i2c/clk_cnt_31_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.370</td>
</tr>
<tr>
<td>19</td>
<td>5.659</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/bit_cnt_0_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.306</td>
</tr>
<tr>
<td>20</td>
<td>5.677</td>
<td>u1/i2c/clk_cnt_21_s0/Q</td>
<td>u1/i2c/clk_cnt_30_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.288</td>
</tr>
<tr>
<td>21</td>
<td>5.702</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/clk_cnt_12_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.263</td>
</tr>
<tr>
<td>22</td>
<td>5.716</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/clk_cnt_18_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.249</td>
</tr>
<tr>
<td>23</td>
<td>5.736</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/bit_cnt_1_s0/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.229</td>
</tr>
<tr>
<td>24</td>
<td>5.736</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/bit_cnt_2_s0/CE</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.229</td>
</tr>
<tr>
<td>25</td>
<td>5.756</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/clk_cnt_25_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.209</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u1/i2c/sda_out_s2/Q</td>
<td>u1/i2c/sda_out_s2/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u1/i2c/clk_cnt_4_s0/Q</td>
<td>u1/i2c/clk_cnt_4_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>u1/i2c/clk_cnt_21_s0/Q</td>
<td>u1/i2c/clk_cnt_21_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>u1/start_s5/Q</td>
<td>u1/start_s5/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>u1/idx_24_s0/Q</td>
<td>u1/idx_24_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>u1/i2c/busy_s2/Q</td>
<td>u1/i2c/busy_s2/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>u1/i2c/clk_cnt_1_s0/Q</td>
<td>u1/i2c/clk_cnt_1_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>u1/i2c/clk_cnt_6_s0/Q</td>
<td>u1/i2c/clk_cnt_6_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>u1/i2c/clk_cnt_8_s0/Q</td>
<td>u1/i2c/clk_cnt_8_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>u1/i2c/clk_cnt_26_s0/Q</td>
<td>u1/i2c/clk_cnt_26_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>u1/i2c/clk_cnt_30_s0/Q</td>
<td>u1/i2c/clk_cnt_30_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>u1/idx_27_s0/Q</td>
<td>u1/idx_27_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>u1/idx_29_s0/Q</td>
<td>u1/idx_29_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>u1/i2c/clk_cnt_0_s3/Q</td>
<td>u1/i2c/clk_cnt_0_s3/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>u1/i2c/scl_out_s1/Q</td>
<td>u1/i2c/scl_out_s1/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>u1/i2c/clk_cnt_13_s0/Q</td>
<td>u1/i2c/clk_cnt_13_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>u1/i2c/clk_cnt_18_s0/Q</td>
<td>u1/i2c/clk_cnt_18_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>u1/i2c/clk_cnt_23_s0/Q</td>
<td>u1/i2c/clk_cnt_23_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>u1/i2c/bit_cnt_0_s0/Q</td>
<td>u1/i2c/bit_cnt_0_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>u1/idx_28_s1/Q</td>
<td>u1/idx_28_s1/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>u1/idx_8_s0/Q</td>
<td>u1/idx_8_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>u1/idx_12_s0/Q</td>
<td>u1/idx_12_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>u1/i2c/state_4_s0/Q</td>
<td>u1/i2c/state_4_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>24</td>
<td>0.430</td>
<td>u1/state_0_s2/Q</td>
<td>u1/state_0_s2/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>25</td>
<td>0.433</td>
<td>u1/idx_2_s0/Q</td>
<td>u1/idx_2_s0/D</td>
<td>clk_27m:[R]</td>
<td>clk_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/data_in_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/data_in_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/data_in_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/idx_24_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/idx_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/i2c/bit_cnt_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/i2c/bit_cnt_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/idx_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/i2c/data_buf_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_27m</td>
<td>u1/i2c/data_buf_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u1/state_6_s4/I2</td>
</tr>
<tr>
<td>7.422</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s4/F</td>
</tr>
<tr>
<td>7.937</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u1/state_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u1/state_0_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u1/state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 43.388%; route: 3.188, 52.772%; tC2Q: 0.232, 3.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u1/state_6_s4/I2</td>
</tr>
<tr>
<td>7.422</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s4/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u1/state_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u1/state_1_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u1/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 44.505%; route: 3.036, 51.555%; tC2Q: 0.232, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u1/state_6_s4/I2</td>
</tr>
<tr>
<td>7.422</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s4/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">u1/state_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u1/state_3_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u1/state_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 44.505%; route: 3.036, 51.555%; tC2Q: 0.232, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u1/state_6_s4/I2</td>
</tr>
<tr>
<td>7.422</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s4/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">u1/state_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>u1/state_6_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>u1/state_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 44.505%; route: 3.036, 51.555%; tC2Q: 0.232, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.960</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u1/state_6_s4/I2</td>
</tr>
<tr>
<td>7.422</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s4/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">u1/state_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>u1/state_2_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>u1/state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 44.533%; route: 3.033, 51.525%; tC2Q: 0.232, 3.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.980</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u1/n474_s22/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u1/n474_s22/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u1/state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u1/state_1_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u1/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 48.263%; route: 2.693, 47.635%; tC2Q: 0.232, 4.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.001</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>u1/n129_s3/I0</td>
</tr>
<tr>
<td>5.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">u1/n129_s3/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>u1/state_6_s7/I2</td>
</tr>
<tr>
<td>6.300</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">u1/state_6_s7/F</td>
</tr>
<tr>
<td>6.980</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u1/n470_s23/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">u1/n470_s23/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">u1/state_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u1/state_3_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>u1/state_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.729, 48.263%; route: 2.693, 47.635%; tC2Q: 0.232, 4.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>6.139</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u1/i2c/n247_s10/I0</td>
</tr>
<tr>
<td>6.688</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n247_s10/F</td>
</tr>
<tr>
<td>6.692</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>u1/i2c/n247_s9/I0</td>
</tr>
<tr>
<td>7.241</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n247_s9/F</td>
</tr>
<tr>
<td>7.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">u1/i2c/state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>u1/i2c/state_5_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>u1/i2c/state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.579, 48.245%; route: 2.535, 47.415%; tC2Q: 0.232, 4.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>6.139</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u1/i2c/n247_s10/I0</td>
</tr>
<tr>
<td>6.688</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n247_s10/F</td>
</tr>
<tr>
<td>6.692</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u1/i2c/n257_s8/I0</td>
</tr>
<tr>
<td>7.241</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n257_s8/F</td>
</tr>
<tr>
<td>7.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">u1/i2c/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u1/i2c/state_0_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>u1/i2c/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.579, 48.245%; route: 2.535, 47.415%; tC2Q: 0.232, 4.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>6.139</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>u1/i2c/n247_s10/I0</td>
</tr>
<tr>
<td>6.688</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n247_s10/F</td>
</tr>
<tr>
<td>6.692</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/n249_s9/I0</td>
</tr>
<tr>
<td>7.241</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n249_s9/F</td>
</tr>
<tr>
<td>7.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/state_4_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.579, 48.245%; route: 2.535, 47.415%; tC2Q: 0.232, 4.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>6.118</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>u1/i2c/n255_s9/I2</td>
</tr>
<tr>
<td>6.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n255_s9/F</td>
</tr>
<tr>
<td>6.689</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>u1/i2c/n255_s8/I3</td>
</tr>
<tr>
<td>7.151</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n255_s8/F</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" font-weight:bold;">u1/i2c/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>u1/i2c/state_1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>u1/i2c/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.513, 47.820%; route: 2.510, 47.765%; tC2Q: 0.232, 4.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>u1/i2c/n253_s8/I3</td>
</tr>
<tr>
<td>6.711</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s8/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">u1/i2c/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>u1/i2c/state_2_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>u1/i2c/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.030, 42.159%; route: 2.553, 53.023%; tC2Q: 0.232, 4.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.900</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>u1/i2c/n251_s11/I1</td>
</tr>
<tr>
<td>5.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s11/F</td>
</tr>
<tr>
<td>6.090</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u1/i2c/n251_s9/I2</td>
</tr>
<tr>
<td>6.639</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s9/F</td>
</tr>
<tr>
<td>6.639</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u1/i2c/state_3_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u1/i2c/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.992, 41.994%; route: 2.519, 53.115%; tC2Q: 0.232, 4.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/sda_out_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>u1/i2c/n259_s13/I1</td>
</tr>
<tr>
<td>5.475</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n259_s13/F</td>
</tr>
<tr>
<td>5.478</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>u1/i2c/n245_s15/I3</td>
</tr>
<tr>
<td>5.940</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n245_s15/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/n245_s13/I1</td>
</tr>
<tr>
<td>6.403</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n245_s13/F</td>
</tr>
<tr>
<td>6.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/sda_out_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/sda_out_s2/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/sda_out_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.420, 53.688%; route: 1.855, 41.165%; tC2Q: 0.232, 5.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u1/n121_s5/I1</td>
</tr>
<tr>
<td>5.800</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">u1/n121_s5/F</td>
</tr>
<tr>
<td>5.803</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/n121_s7/I1</td>
</tr>
<tr>
<td>6.373</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">u1/n121_s7/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">u1/idx_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/idx_28_s1/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/idx_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 48.557%; route: 2.071, 46.261%; tC2Q: 0.232, 5.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>u1/idx_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">u1/idx_0_s1/Q</td>
</tr>
<tr>
<td>2.840</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>u1/n145_s4/I0</td>
</tr>
<tr>
<td>3.357</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">u1/n145_s4/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>u1/n136_s4/I2</td>
</tr>
<tr>
<td>4.565</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">u1/n136_s4/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>u1/n121_s5/I1</td>
</tr>
<tr>
<td>5.800</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">u1/n121_s5/F</td>
</tr>
<tr>
<td>5.803</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/n120_s3/I1</td>
</tr>
<tr>
<td>6.373</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">u1/n120_s3/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">u1/idx_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/idx_29_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/idx_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 48.557%; route: 2.071, 46.261%; tC2Q: 0.232, 5.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u1/i2c/n289_s9/I3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n289_s9/F</td>
</tr>
<tr>
<td>5.702</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/n333_s6/I3</td>
</tr>
<tr>
<td>6.272</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n333_s6/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 42.659%; route: 2.278, 52.040%; tC2Q: 0.232, 5.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u1/i2c/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_21_s0/Q</td>
</tr>
<tr>
<td>2.775</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u1/i2c/n301_s8/I3</td>
</tr>
<tr>
<td>3.324</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n301_s8/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u1/i2c/n293_s9/I1</td>
</tr>
<tr>
<td>3.790</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n293_s9/F</td>
</tr>
<tr>
<td>3.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u1/i2c/n283_s9/I2</td>
</tr>
<tr>
<td>4.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n283_s9/F</td>
</tr>
<tr>
<td>4.749</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>u1/i2c/n283_s12/I1</td>
</tr>
<tr>
<td>5.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n283_s12/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u1/i2c/n283_s6/I0</td>
</tr>
<tr>
<td>6.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n283_s6/F</td>
</tr>
<tr>
<td>6.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u1/i2c/clk_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>u1/i2c/clk_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 61.093%; route: 1.468, 33.599%; tC2Q: 0.232, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.475</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/n281_s7/I2</td>
</tr>
<tr>
<td>6.202</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n281_s7/F</td>
</tr>
<tr>
<td>6.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 47.488%; route: 2.029, 47.124%; tC2Q: 0.232, 5.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u1/i2c/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_21_s0/Q</td>
</tr>
<tr>
<td>2.775</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>u1/i2c/n301_s8/I3</td>
</tr>
<tr>
<td>3.324</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n301_s8/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u1/i2c/n293_s9/I1</td>
</tr>
<tr>
<td>3.790</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n293_s9/F</td>
</tr>
<tr>
<td>3.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>u1/i2c/n283_s9/I2</td>
</tr>
<tr>
<td>4.348</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n283_s9/F</td>
</tr>
<tr>
<td>4.749</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>u1/i2c/n283_s12/I1</td>
</tr>
<tr>
<td>5.304</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n283_s12/F</td>
</tr>
<tr>
<td>5.722</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/n285_s6/I1</td>
</tr>
<tr>
<td>6.184</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n285_s6/F</td>
</tr>
<tr>
<td>6.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/clk_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 60.236%; route: 1.473, 34.354%; tC2Q: 0.232, 5.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u1/i2c/n289_s9/I3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n289_s9/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>u1/i2c/n321_s6/I3</td>
</tr>
<tr>
<td>6.159</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n321_s6/F</td>
</tr>
<tr>
<td>6.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>u1/i2c/clk_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>u1/i2c/clk_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.759, 41.263%; route: 2.272, 53.294%; tC2Q: 0.232, 5.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>u1/i2c/n289_s9/I3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n289_s9/F</td>
</tr>
<tr>
<td>5.683</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/n309_s7/I3</td>
</tr>
<tr>
<td>6.145</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n309_s7/F</td>
</tr>
<tr>
<td>6.145</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/clk_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.759, 41.397%; route: 2.258, 53.143%; tC2Q: 0.232, 5.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.475</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u1/i2c/bit_cnt_2_s9/I0</td>
</tr>
<tr>
<td>5.980</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/bit_cnt_2_s9/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">u1/i2c/bit_cnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>u1/i2c/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>u1/i2c/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.823, 43.112%; route: 2.174, 51.402%; tC2Q: 0.232, 5.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u1/i2c/n251_s19/I0</td>
</tr>
<tr>
<td>3.273</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s19/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>u1/i2c/n251_s13/I0</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n251_s13/F</td>
</tr>
<tr>
<td>4.905</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>u1/i2c/n253_s11/I2</td>
</tr>
<tr>
<td>5.475</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n253_s11/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u1/i2c/bit_cnt_2_s9/I0</td>
</tr>
<tr>
<td>5.980</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/bit_cnt_2_s9/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">u1/i2c/bit_cnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>u1/i2c/bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>u1/i2c/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.823, 43.112%; route: 2.174, 51.402%; tC2Q: 0.232, 5.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>u1/i2c/n333_s7/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n333_s7/F</td>
</tr>
<tr>
<td>3.269</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>u1/i2c/n325_s8/I3</td>
</tr>
<tr>
<td>3.722</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n325_s8/F</td>
</tr>
<tr>
<td>4.423</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>u1/i2c/n299_s8/I3</td>
</tr>
<tr>
<td>4.940</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n299_s8/F</td>
</tr>
<tr>
<td>5.358</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u1/i2c/n295_s7/I1</td>
</tr>
<tr>
<td>5.729</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n295_s7/F</td>
</tr>
<tr>
<td>5.733</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u1/i2c/n295_s6/I1</td>
</tr>
<tr>
<td>6.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">u1/i2c/n295_s6/F</td>
</tr>
<tr>
<td>6.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u1/i2c/clk_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>u1/i2c/clk_cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 53.723%; route: 1.716, 40.765%; tC2Q: 0.232, 5.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/sda_out_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/sda_out_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/sda_out_s2/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/sda_out_s2/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/n245_s13/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n245_s13/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/sda_out_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/sda_out_s2/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>u1/i2c/sda_out_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/n337_s7/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n337_s7/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u1/i2c/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u1/i2c/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_21_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u1/i2c/n303_s6/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n303_s6/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u1/i2c/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>u1/i2c/clk_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/start_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>u1/start_s5/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">u1/start_s5/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>u1/n374_s3/I0</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">u1/n374_s3/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">u1/start_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>u1/start_s5/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>u1/start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>u1/idx_24_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">u1/idx_24_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>u1/n125_s4/I3</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">u1/n125_s4/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">u1/idx_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>u1/idx_24_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>u1/idx_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/busy_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u1/i2c/busy_s2/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/busy_s2/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u1/i2c/n243_s8/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n243_s8/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/busy_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u1/i2c/busy_s2/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>u1/i2c/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u1/i2c/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u1/i2c/n343_s7/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n343_s7/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u1/i2c/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u1/i2c/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/n333_s6/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n333_s6/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u1/i2c/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u1/i2c/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u1/i2c/n329_s7/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n329_s7/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u1/i2c/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u1/i2c/clk_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u1/i2c/clk_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_26_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u1/i2c/n293_s6/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n293_s6/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u1/i2c/clk_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u1/i2c/clk_cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_30_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/n285_s6/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n285_s6/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>u1/i2c/clk_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u1/idx_27_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">u1/idx_27_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u1/n122_s5/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">u1/n122_s5/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">u1/idx_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u1/idx_27_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u1/idx_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/idx_29_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">u1/idx_29_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/n120_s3/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">u1/n120_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" font-weight:bold;">u1/idx_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/idx_29_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u1/idx_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u1/i2c/clk_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u1/i2c/n345_s9/I1</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n345_s9/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u1/i2c/clk_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>u1/i2c/clk_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/scl_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/scl_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>u1/i2c/scl_out_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/scl_out_s1/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>u1/i2c/n259_s12/I2</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n259_s12/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/scl_out_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>u1/i2c/scl_out_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>u1/i2c/scl_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u1/i2c/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u1/i2c/n319_s6/I0</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n319_s6/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u1/i2c/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u1/i2c/clk_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/n309_s7/I0</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n309_s7/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>u1/i2c/clk_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/clk_cnt_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/clk_cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u1/i2c/clk_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_23_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u1/i2c/n299_s6/I0</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n299_s6/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/clk_cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u1/i2c/clk_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>u1/i2c/clk_cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/n281_s7/I1</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n281_s7/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u1/i2c/bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/idx_28_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">u1/idx_28_s1/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/n121_s7/I0</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">u1/n121_s7/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">u1/idx_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/idx_28_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u1/idx_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u1/idx_8_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">u1/idx_8_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u1/n141_s6/I0</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">u1/n141_s6/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">u1/idx_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u1/idx_8_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u1/idx_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u1/idx_12_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u1/idx_12_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u1/n137_s5/I3</td>
</tr>
<tr>
<td>1.978</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u1/n137_s5/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u1/idx_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u1/idx_12_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u1/idx_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/i2c/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/i2c/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/state_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/state_4_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/n249_s9/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">u1/i2c/n249_s9/F</td>
</tr>
<tr>
<td>1.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">u1/i2c/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/state_4_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>u1/i2c/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u1/state_0_s2/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u1/state_0_s2/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u1/n476_s25/I1</td>
</tr>
<tr>
<td>1.981</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">u1/n476_s25/F</td>
</tr>
<tr>
<td>1.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u1/state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u1/state_0_s2/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u1/state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u1/idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">u1/idx_2_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u1/n147_s3/I2</td>
</tr>
<tr>
<td>1.983</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">u1/n147_s3/F</td>
</tr>
<tr>
<td>1.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">u1/idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>100</td>
<td>IOL7[A]</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u1/idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>u1/idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/data_in_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/data_in_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/data_in_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/data_in_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/data_in_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/data_in_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/data_in_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/data_in_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/data_in_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/idx_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/idx_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/idx_24_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/idx_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/idx_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/idx_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/i2c/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/i2c/bit_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/i2c/bit_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/i2c/bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/i2c/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/i2c/bit_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/idx_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/idx_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/idx_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/i2c/data_buf_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/i2c/data_buf_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/i2c/data_buf_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u1/i2c/data_buf_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>u1/i2c/data_buf_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27m_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>u1/i2c/data_buf_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>100</td>
<td>clk_27m_d</td>
<td>3.924</td>
<td>1.455</td>
</tr>
<tr>
<td>31</td>
<td>clk_cnt_31_12</td>
<td>7.570</td>
<td>1.242</td>
</tr>
<tr>
<td>27</td>
<td>n800_15</td>
<td>6.225</td>
<td>1.206</td>
</tr>
<tr>
<td>22</td>
<td>n289_15</td>
<td>5.588</td>
<td>0.703</td>
</tr>
<tr>
<td>20</td>
<td>idx[4]</td>
<td>4.219</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>idx[1]</td>
<td>4.164</td>
<td>0.473</td>
</tr>
<tr>
<td>18</td>
<td>state_0[3]</td>
<td>6.940</td>
<td>0.970</td>
</tr>
<tr>
<td>17</td>
<td>idx[2]</td>
<td>4.508</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>state[2]</td>
<td>7.263</td>
<td>1.888</td>
</tr>
<tr>
<td>16</td>
<td>idx[3]</td>
<td>4.275</td>
<td>0.452</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C29</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C17</td>
<td>75.00%</td>
</tr>
<tr>
<td>R16C36</td>
<td>73.61%</td>
</tr>
<tr>
<td>R16C39</td>
<td>66.67%</td>
</tr>
<tr>
<td>R15C25</td>
<td>65.28%</td>
</tr>
<tr>
<td>R16C33</td>
<td>63.89%</td>
</tr>
<tr>
<td>R16C20</td>
<td>63.89%</td>
</tr>
<tr>
<td>R16C28</td>
<td>62.50%</td>
</tr>
<tr>
<td>R16C29</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C38</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
