Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 20 12:08:34 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7153)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (834)
5. checking no_input_delay (11)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7153)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[9]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[4]_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[4]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[5]_rep/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[5]_rep__0/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 418 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_flip_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_1_enable_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_2_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_3_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_4/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_5/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/hit_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/stage_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/stage_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (834)
--------------------------------------------------
 There are 834 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.031        0.000                      0                 5070        0.021        0.000                      0                 5070        0.538        0.000                       0                  2085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.065        0.000                      0                 4936        0.021        0.000                      0                 4936        3.750        0.000                       0                  1997  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        2.031        0.000                      0                  134        0.246        0.000                      0                  134        6.234        0.000                       0                    75  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.323ns (45.426%)  route 3.992ns (54.574%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.223    10.259    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 3.323ns (46.211%)  route 3.868ns (53.789%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.099    10.135    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X37Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.191ns  (logic 3.323ns (46.211%)  route 3.868ns (53.789%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.650     2.944    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]/Q
                         net (fo=4, routed)           0.663     4.063    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[2]
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.187    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_18_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.737 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_7_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.851    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_6_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.079    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_7_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.193 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.193    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_6_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.307 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.307    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__0_i_5_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.620 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.963     6.583    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.306     6.889 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.889    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry__1_i_2__0_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.463 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.868     8.331    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I4_O)        0.310     8.641 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.275     8.916    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.120     9.036 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.099    10.135    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X37Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X37Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.408    12.324    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  2.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.973%)  route 0.163ns (56.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.554     0.890    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.163     1.181    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[4]
    SLICE_X50Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.819     1.185    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.010     1.160    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.143%)  route 0.219ns (60.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.555     0.891    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[7]/Q
                         net (fo=1, routed)           0.219     1.251    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[7]
    SLICE_X52Y93         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.820     1.186    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.072     1.223    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.178%)  route 0.216ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.557     0.893    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[21]/Q
                         net (fo=1, routed)           0.216     1.272    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.862     1.228    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     1.243    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.555     0.891    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/Q
                         net (fo=1, routed)           0.215     1.247    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[3]
    SLICE_X52Y93         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.820     1.186    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y93         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.066     1.217    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.557     0.893    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/Q
                         net (fo=3, routed)           0.134     1.167    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/fg_rxd_wr_length[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.328    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[11]_i_2_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.382 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.382    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/fg_rxd_wr_length0[12]
    SLICE_X44Y100        FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.743%)  route 0.239ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.655     0.991    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y103        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.164     1.155 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.239     1.394    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X26Y97         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.844     1.210    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.404%)  route 0.259ns (63.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.559     0.895    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X34Y97         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[24]/Q
                         net (fo=1, routed)           0.259     1.301    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X35Y102        FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.912     1.278    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.019     1.262    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.183ns (36.782%)  route 0.315ns (63.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.576     0.912    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y96         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=4, routed)           0.315     1.367    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[16]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.042     1.409 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[0]_i_1/O
                         net (fo=1, routed)           0.000     1.409    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[0]
    SLICE_X29Y102        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.931     1.297    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.107     1.369    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.849%)  route 0.229ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.556     0.892    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/Q
                         net (fo=1, routed)           0.229     1.249    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.862     1.228    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.964    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     1.207    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.557     0.893    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]/Q
                         net (fo=3, routed)           0.134     1.167    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/fg_rxd_wr_length[10]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.327 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.328    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[11]_i_2_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.393 r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.393    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/fg_rxd_wr_length0[14]
    SLICE_X44Y100        FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y100        FDRE                                         r  design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y88    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y89    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y89    design_2_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y99    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y99    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y99    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y99    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y98    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y98    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y98    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y98    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y98    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y98    design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y100   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y100   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y100   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y100   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y101   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y101   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y101   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y101   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y101   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y101   design_2_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        2.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.382ns  (logic 3.560ns (31.279%)  route 7.822ns (68.721%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 20.047 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I1_O)        0.150    14.020 f  HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_13/O
                         net (fo=4, routed)           0.566    14.586    HDMI_TOP_i/gfx_inst/enemy_projectile_6/attacked_reg_i_3
    SLICE_X103Y105       LUT4 (Prop_lut4_I1_O)        0.320    14.906 r  HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_14__0/O
                         net (fo=1, routed)           0.848    15.754    HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_14__0_n_0
    SLICE_X105Y105       LUT4 (Prop_lut4_I0_O)        0.352    16.106 f  HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_7/O
                         net (fo=1, routed)           0.436    16.542    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.326    16.868 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_3__1/O
                         net (fo=9, routed)           1.300    18.168    HDMI_TOP_i/HDMI_out/encode_ch2/red[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I4_O)        0.124    18.292 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.292    HDMI_TOP_i/HDMI_out/encode_ch2/bias[1]_i_1__0_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.850    20.047    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/C
                         clock pessimism              0.416    20.463    
                         clock uncertainty           -0.168    20.295    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.029    20.324    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -18.292    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.409ns  (logic 2.934ns (25.717%)  route 8.475ns (74.283%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 f  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.466    18.169    HDMI_TOP_i/display_timings_inst/red[0]
    SLICE_X112Y121       LUT3 (Prop_lut3_I2_O)        0.150    18.319 r  HDMI_TOP_i/display_timings_inst/o_tmds[8]_i_1__1/O
                         net (fo=1, routed)           0.000    18.319    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]_0
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X112Y121       FDSE (Setup_fdse_C_D)        0.118    20.411    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         20.411    
                         arrival time                         -18.319    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.276ns  (logic 2.908ns (25.790%)  route 8.368ns (74.210%))
  Logic Levels:           11  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 f  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           0.843    15.537    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X105Y105       LUT2 (Prop_lut2_I0_O)        0.124    15.661 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_7__0/O
                         net (fo=4, routed)           0.842    16.503    HDMI_TOP_i/gfx_inst/pro_1/o_tmds_reg[9]_1
    SLICE_X104Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.627 f  HDMI_TOP_i/gfx_inst/pro_1/bias[4]_i_2/O
                         net (fo=10, routed)          1.435    18.063    HDMI_TOP_i/display_timings_inst/green[0]
    SLICE_X112Y121       LUT3 (Prop_lut3_I2_O)        0.124    18.187 r  HDMI_TOP_i/display_timings_inst/o_tmds[8]_i_1__0/O
                         net (fo=1, routed)           0.000    18.187    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]_0
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X112Y121       FDSE (Setup_fdse_C_D)        0.077    20.370    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -18.187    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.230ns  (logic 2.908ns (25.896%)  route 8.322ns (74.104%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 20.047 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 r  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.313    18.016    HDMI_TOP_i/HDMI_out/encode_ch2/red[1]
    SLICE_X110Y118       LUT6 (Prop_lut6_I2_O)        0.124    18.140 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    18.140    HDMI_TOP_i/HDMI_out/encode_ch2/bias[4]_i_1__0_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.850    20.047    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.416    20.463    
                         clock uncertainty           -0.168    20.295    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.032    20.327    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 2.908ns (25.815%)  route 8.357ns (74.185%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 r  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.348    18.052    HDMI_TOP_i/HDMI_out/encode_ch2/red[1]
    SLICE_X112Y119       LUT6 (Prop_lut6_I1_O)        0.124    18.176 r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.176    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds[2]_i_1__0_n_0
    SLICE_X112Y119       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.849    20.046    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y119       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism              0.416    20.462    
                         clock uncertainty           -0.168    20.294    
    SLICE_X112Y119       FDSE (Setup_fdse_C_D)        0.081    20.375    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -18.176    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 2.908ns (25.868%)  route 8.333ns (74.131%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 r  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.325    18.028    HDMI_TOP_i/HDMI_out/encode_ch2/red[1]
    SLICE_X112Y119       LUT6 (Prop_lut6_I1_O)        0.124    18.152 r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds[0]_i_1__0/O
                         net (fo=1, routed)           0.000    18.152    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds[0]_i_1__0_n_0
    SLICE_X112Y119       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.849    20.046    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y119       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.416    20.462    
                         clock uncertainty           -0.168    20.294    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.077    20.371    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         20.371    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.908ns (26.012%)  route 8.271ns (73.988%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 20.047 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 r  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.263    17.966    HDMI_TOP_i/HDMI_out/encode_ch2/red[1]
    SLICE_X110Y118       LUT6 (Prop_lut6_I3_O)        0.124    18.090 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    18.090    HDMI_TOP_i/HDMI_out/encode_ch2/bias[3]_i_1__1_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.850    20.047    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.416    20.463    
                         clock uncertainty           -0.168    20.295    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.031    20.326    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.326    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.164ns  (logic 2.908ns (26.047%)  route 8.256ns (73.952%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 20.047 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 r  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.248    17.951    HDMI_TOP_i/HDMI_out/encode_ch2/red[1]
    SLICE_X110Y118       LUT6 (Prop_lut6_I1_O)        0.124    18.075 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    18.075    HDMI_TOP_i/HDMI_out/encode_ch2/bias[2]_i_1__1_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.850    20.047    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.416    20.463    
                         clock uncertainty           -0.168    20.295    
    SLICE_X110Y118       FDRE (Setup_fdre_C_D)        0.031    20.326    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.326    
                         arrival time                         -18.075    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.208ns  (logic 3.560ns (31.762%)  route 7.648ns (68.238%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.579ns = ( 20.047 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/gfx_inst/enemy_projectile_6/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I1_O)        0.150    14.020 f  HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_13/O
                         net (fo=4, routed)           0.566    14.586    HDMI_TOP_i/gfx_inst/enemy_projectile_6/attacked_reg_i_3
    SLICE_X103Y105       LUT4 (Prop_lut4_I1_O)        0.320    14.906 r  HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_14__0/O
                         net (fo=1, routed)           0.848    15.754    HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_14__0_n_0
    SLICE_X105Y105       LUT4 (Prop_lut4_I0_O)        0.352    16.106 f  HDMI_TOP_i/gfx_inst/enemy_projectile_6/bias[4]_i_7/O
                         net (fo=1, routed)           0.436    16.542    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.326    16.868 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_3__1/O
                         net (fo=9, routed)           1.127    17.995    HDMI_TOP_i/gfx_inst/enemy2/stage_reg[0]
    SLICE_X112Y118       LUT6 (Prop_lut6_I2_O)        0.124    18.119 r  HDMI_TOP_i/gfx_inst/enemy2/o_tmds[9]_i_1__1/O
                         net (fo=1, routed)           0.000    18.119    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]_0
    SLICE_X112Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.850    20.047    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]/C
                         clock pessimism              0.416    20.463    
                         clock uncertainty           -0.168    20.295    
    SLICE_X112Y118       FDRE (Setup_fdre_C_D)        0.077    20.372    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 2.908ns (25.952%)  route 8.297ns (74.048%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 20.046 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X90Y92         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDSE (Prop_fdse_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q
                         net (fo=146, routed)         1.406     8.835    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[1]
    SLICE_X110Y91        LUT2 (Prop_lut2_I0_O)        0.124     8.959 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_233/O
                         net (fo=1, routed)           0.000     8.959    HDMI_TOP_i/display_timings_inst/attacked_reg_i_233_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.509 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.509    HDMI_TOP_i/display_timings_inst/attacked_reg_i_118_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.731 r  HDMI_TOP_i/display_timings_inst/attacked_reg_i_42/O[0]
                         net (fo=8, routed)           0.730    10.461    HDMI_TOP_i/display_timings_inst/gfx_inst/sprite_compositor_1/sel0[2]
    SLICE_X110Y89        MUXF7 (Prop_muxf7_S_O)       0.451    10.912 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_46/O
                         net (fo=1, routed)           0.808    11.721    HDMI_TOP_i/display_timings_inst/attacked_reg_i_46_n_0
    SLICE_X110Y90        LUT6 (Prop_lut6_I2_O)        0.299    12.020 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_12/O
                         net (fo=4, routed)           0.874    12.894    HDMI_TOP_i/display_timings_inst/sprite_x_flip_reg_1[0]
    SLICE_X105Y97        LUT6 (Prop_lut6_I4_O)        0.124    13.018 f  HDMI_TOP_i/display_timings_inst/attacked_reg_i_3/O
                         net (fo=4, routed)           0.852    13.870    HDMI_TOP_i/display_timings_inst/sprite_hit
    SLICE_X103Y102       LUT2 (Prop_lut2_I0_O)        0.124    13.994 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_8__0/O
                         net (fo=4, routed)           0.577    14.570    HDMI_TOP_i/gfx_inst/o_tmds_reg[9]
    SLICE_X102Y105       LUT4 (Prop_lut4_I3_O)        0.124    14.694 r  HDMI_TOP_i/gfx_inst/bias[4]_i_11__1/O
                         net (fo=7, routed)           1.121    15.816    HDMI_TOP_i/gfx_inst/enemy2/o_tmds_reg[9]_2
    SLICE_X106Y106       LUT6 (Prop_lut6_I0_O)        0.124    15.940 f  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0/O
                         net (fo=1, routed)           0.640    16.579    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_4__0_n_0
    SLICE_X105Y105       LUT6 (Prop_lut6_I1_O)        0.124    16.703 r  HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.289    17.992    HDMI_TOP_i/gfx_inst/enemy2/bias[4]_i_9__1
    SLICE_X112Y119       LUT6 (Prop_lut6_I0_O)        0.124    18.116 r  HDMI_TOP_i/gfx_inst/enemy2/o_tmds[6]_i_1__0/O
                         net (fo=1, routed)           0.000    18.116    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[6]_0
    SLICE_X112Y119       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          1.849    20.046    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y119       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[6]/C
                         clock pessimism              0.416    20.462    
                         clock uncertainty           -0.168    20.294    
    SLICE_X112Y119       FDSE (Setup_fdse_C_D)        0.079    20.373    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -18.116    
  -------------------------------------------------------------------
                         slack                                  2.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.821%)  route 0.697ns (83.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y122       FDPE                                         r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     2.281 r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.697     2.978    HDMI_TOP_i/HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.979     2.699    HDMI_TOP_i/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_TOP_i/HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.711     2.143    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.284 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/Q
                         net (fo=5, routed)           0.185     2.468    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg_n_0_[1]
    SLICE_X110Y118       LUT6 (Prop_lut6_I3_O)        0.045     2.513 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.513    HDMI_TOP_i/HDMI_out/encode_ch2/bias[1]_i_1__0_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.985     2.705    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.563     2.143    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.091     2.234    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.069%)  route 0.193ns (50.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.711     2.143    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.284 f  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[2]/Q
                         net (fo=5, routed)           0.193     2.477    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg_n_0_[2]
    SLICE_X110Y118       LUT6 (Prop_lut6_I5_O)        0.045     2.522 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.522    HDMI_TOP_i/HDMI_out/encode_ch2/bias[4]_i_1__0_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.985     2.705    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism             -0.563     2.143    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     2.235    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141     2.281 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/Q
                         net (fo=5, routed)           0.196     2.477    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg_n_0_[1]
    SLICE_X110Y121       LUT6 (Prop_lut6_I3_O)        0.045     2.522 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.522    HDMI_TOP_i/HDMI_out/encode_ch1/bias[1]_i_1_n_0
    SLICE_X110Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.982     2.702    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
                         clock pessimism             -0.563     2.140    
    SLICE_X110Y121       FDRE (Hold_fdre_C_D)         0.092     2.232    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.293%)  route 0.199ns (51.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141     2.281 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/Q
                         net (fo=5, routed)           0.199     2.480    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg_n_0_[1]
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.045     2.525 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[4]_i_1/O
                         net (fo=1, routed)           0.000     2.525    HDMI_TOP_i/HDMI_out/encode_ch1/bias[4]_i_1_n_0
    SLICE_X110Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.982     2.702    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X110Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism             -0.563     2.140    
    SLICE_X110Y121       FDRE (Hold_fdre_C_D)         0.092     2.232    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.293%)  route 0.199ns (51.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.711     2.143    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.284 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/Q
                         net (fo=9, routed)           0.199     2.483    HDMI_TOP_i/HDMI_out/encode_ch2/Q[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.045     2.528 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.528    HDMI_TOP_i/HDMI_out/encode_ch2/bias[3]_i_1__1_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.985     2.705    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism             -0.563     2.143    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     2.235    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.796%)  route 0.752ns (84.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y122       FDPE                                         r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     2.281 r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.752     3.032    HDMI_TOP_i/HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.979     2.699    HDMI_TOP_i/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sy_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/display_timings_inst/o_sy_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.225%)  route 0.244ns (56.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.602     2.033    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X93Y86         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDSE (Prop_fdse_C_Q)         0.141     2.174 r  HDMI_TOP_i/display_timings_inst/o_sy_reg[9]/Q
                         net (fo=97, routed)          0.244     2.418    HDMI_TOP_i/display_timings_inst/Q[9]
    SLICE_X93Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.463 r  HDMI_TOP_i/display_timings_inst/o_sy[8]_i_1/O
                         net (fo=1, routed)           0.000     2.463    HDMI_TOP_i/display_timings_inst/o_sy[8]_i_1_n_0
    SLICE_X93Y85         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.871     2.591    HDMI_TOP_i/display_timings_inst/o_clk_1x
    SLICE_X93Y85         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sy_reg[8]/C
                         clock pessimism             -0.543     2.048    
    SLICE_X93Y85         FDSE (Hold_fdse_C_D)         0.092     2.140    HDMI_TOP_i/display_timings_inst/o_sy_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.713%)  route 0.183ns (55.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148     2.288 r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/Q
                         net (fo=1, routed)           0.183     2.471    HDMI_TOP_i/HDMI_out/serialize_ch2/i_data[4]
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.979     2.699    HDMI_TOP_i/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.139    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.631%)  route 0.283ns (60.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.711     2.143    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.284 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/Q
                         net (fo=9, routed)           0.283     2.567    HDMI_TOP_i/HDMI_out/encode_ch2/Q[0]
    SLICE_X112Y119       LUT6 (Prop_lut6_I0_O)        0.045     2.612 r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.612    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds[2]_i_1__0_n_0
    SLICE_X112Y119       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=73, routed)          0.984     2.704    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X112Y119       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/C
                         clock pessimism             -0.549     2.156    
    SLICE_X112Y119       FDSE (Hold_fdse_C_D)         0.121     2.277    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_TOP_i/HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_TOP_i/HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_TOP_i/HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_TOP_i/HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_TOP_i/HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_TOP_i/HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_TOP_i/HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y96     HDMI_TOP_i/display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y95     HDMI_TOP_i/display_timings_inst/o_sx_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y95     HDMI_TOP_i/display_timings_inst/o_sx_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y96     HDMI_TOP_i/display_timings_inst/o_sx_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y96     HDMI_TOP_i/display_timings_inst/o_sx_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y96     HDMI_TOP_i/display_timings_inst/o_sx_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y91     HDMI_TOP_i/display_timings_inst/o_sx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X110Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y119   HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y119   HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y119   HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X112Y119   HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X87Y96     HDMI_TOP_i/display_timings_inst/o_sx_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y95     HDMI_TOP_i/display_timings_inst/o_sx_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X86Y95     HDMI_TOP_i/display_timings_inst/o_sx_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   HDMI_TOP_i/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_TOP_i/HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_TOP_i/HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_TOP_i/HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_TOP_i/HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_TOP_i/HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_TOP_i/HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_TOP_i/HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



