{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714482393790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714482393790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 15:06:33 2024 " "Processing started: Tue Apr 30 15:06:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714482393790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482393790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROXIMITY_test -c PROXIMITY_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROXIMITY_test -c PROXIMITY_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482393790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714482394078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714482394078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_Nbit-beh " "Found design unit 1: register_Nbit-beh" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/register_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400521 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_Nbit " "Found entity 1: register_Nbit" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/register_Nbit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file start_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_counter-beh " "Found design unit 1: start_counter-beh" {  } { { "start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/start_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400523 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_counter " "Found entity 1: start_counter" {  } { { "start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/start_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prox_sensor-beh " "Found design unit 1: prox_sensor-beh" {  } { { "prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/prox_sensor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400524 ""} { "Info" "ISGN_ENTITY_NAME" "1 prox_sensor " "Found entity 1: prox_sensor" {  } { { "prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/prox_sensor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proximity_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proximity_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROXIMITY_test-test " "Found design unit 1: PROXIMITY_test-test" {  } { { "PROXIMITY_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/PROXIMITY_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400525 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROXIMITY_test " "Found entity 1: PROXIMITY_test" {  } { { "PROXIMITY_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/PROXIMITY_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "measure_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file measure_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measure_counter-beh " "Found design unit 1: measure_counter-beh" {  } { { "measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/measure_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400539 ""} { "Info" "ISGN_ENTITY_NAME" "1 measure_counter " "Found entity 1: measure_counter" {  } { { "measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/measure_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400548 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400563 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714482400563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROXIMITY_test " "Elaborating entity \"PROXIMITY_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714482400702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_divisor " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_divisor\"" {  } { { "PROXIMITY_test.vhd" "clk_divisor" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/PROXIMITY_test.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714482400907 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIV clk_div.vhd(23) " "VHDL Process Statement warning at clk_div.vhd(23): inferring latch(es) for signal or variable \"DIV\", which holds its previous value in one or more paths through the process" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714482400929 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[0\] clk_div.vhd(23) " "Inferred latch for \"DIV\[0\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400929 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[1\] clk_div.vhd(23) " "Inferred latch for \"DIV\[1\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400929 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[2\] clk_div.vhd(23) " "Inferred latch for \"DIV\[2\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[3\] clk_div.vhd(23) " "Inferred latch for \"DIV\[3\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[4\] clk_div.vhd(23) " "Inferred latch for \"DIV\[4\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[5\] clk_div.vhd(23) " "Inferred latch for \"DIV\[5\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[6\] clk_div.vhd(23) " "Inferred latch for \"DIV\[6\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[7\] clk_div.vhd(23) " "Inferred latch for \"DIV\[7\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[8\] clk_div.vhd(23) " "Inferred latch for \"DIV\[8\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[9\] clk_div.vhd(23) " "Inferred latch for \"DIV\[9\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[10\] clk_div.vhd(23) " "Inferred latch for \"DIV\[10\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[11\] clk_div.vhd(23) " "Inferred latch for \"DIV\[11\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[12\] clk_div.vhd(23) " "Inferred latch for \"DIV\[12\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[13\] clk_div.vhd(23) " "Inferred latch for \"DIV\[13\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[14\] clk_div.vhd(23) " "Inferred latch for \"DIV\[14\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[15\] clk_div.vhd(23) " "Inferred latch for \"DIV\[15\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[16\] clk_div.vhd(23) " "Inferred latch for \"DIV\[16\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[17\] clk_div.vhd(23) " "Inferred latch for \"DIV\[17\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[18\] clk_div.vhd(23) " "Inferred latch for \"DIV\[18\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[19\] clk_div.vhd(23) " "Inferred latch for \"DIV\[19\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[20\] clk_div.vhd(23) " "Inferred latch for \"DIV\[20\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[21\] clk_div.vhd(23) " "Inferred latch for \"DIV\[21\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[22\] clk_div.vhd(23) " "Inferred latch for \"DIV\[22\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[23\] clk_div.vhd(23) " "Inferred latch for \"DIV\[23\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[24\] clk_div.vhd(23) " "Inferred latch for \"DIV\[24\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[25\] clk_div.vhd(23) " "Inferred latch for \"DIV\[25\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[26\] clk_div.vhd(23) " "Inferred latch for \"DIV\[26\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[27\] clk_div.vhd(23) " "Inferred latch for \"DIV\[27\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[28\] clk_div.vhd(23) " "Inferred latch for \"DIV\[28\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[29\] clk_div.vhd(23) " "Inferred latch for \"DIV\[29\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[30\] clk_div.vhd(23) " "Inferred latch for \"DIV\[30\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[31\] clk_div.vhd(23) " "Inferred latch for \"DIV\[31\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482400930 "|PROXIMITY_test|clk_div:clk_divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prox_sensor prox_sensor:sensor " "Elaborating entity \"prox_sensor\" for hierarchy \"prox_sensor:sensor\"" {  } { { "PROXIMITY_test.vhd" "sensor" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/PROXIMITY_test.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714482400931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dist_value prox_sensor.vhd(153) " "VHDL Process Statement warning at prox_sensor.vhd(153): signal \"dist_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/prox_sensor.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714482400932 "|PROXIMITY_test|prox_sensor:sensor"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "33 32 prox_sensor.vhd(153) " "VHDL expression error at prox_sensor.vhd(153): expression has 33 elements, but must have 32 elements" {  } { { "prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/prox_sensor.vhd" 153 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1714482400933 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "prox_sensor:sensor " "Can't elaborate user hierarchy \"prox_sensor:sensor\"" {  } { { "PROXIMITY_test.vhd" "sensor" { Text "D:/Documenti/GitHub/EFES_project/tests/Proximity_test/PROXIMITY_test.vhd" 147 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714482400934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714482401219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 15:06:41 2024 " "Processing ended: Tue Apr 30 15:06:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714482401219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714482401219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714482401219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482401219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714482404024 ""}
