/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module aon_timer(clk_i, clk_aon_i, rst_ni, rst_aon_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , intr_wkup_timer_expired_o, intr_wdog_timer_bark_o, nmi_wdog_timer_bark_o, wkup_req_o, aon_timer_rst_req_o, sleep_mode_i
, \tl_o.d_opcode , lc_escalate_en_i, \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask , \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg );
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  output aon_timer_rst_req_o;
  wire aon_timer_rst_req_o;
  input clk_aon_i;
  wire clk_aon_i;
  input clk_i;
  wire clk_i;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  output intr_wdog_timer_bark_o;
  wire intr_wdog_timer_bark_o;
  output intr_wkup_timer_expired_o;
  wire intr_wkup_timer_expired_o;
  input [3:0] lc_escalate_en_i;
  wire [3:0] lc_escalate_en_i;
  output nmi_wdog_timer_bark_o;
  wire nmi_wdog_timer_bark_o;
  input rst_aon_ni;
  wire rst_aon_ni;
  input rst_ni;
  wire rst_ni;
  input sleep_mode_i;
  wire sleep_mode_i;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_core.reg2hw_i.intr_state.wdog_timer_bark.q ;
  wire \u_core.reg2hw_i.intr_state.wkup_timer_expired.q ;
  wire \u_intr_hw.hw2reg_intr_state_de_o ;
  wire [31:0] \u_reg.aon_wdog_bite_thold_wdata ;
  wire \u_reg.aon_wkup_cause_wdata ;
  wire \u_reg.intg_err ;
  wire \u_reg.u_aon_tgl.ack_sync.d_i ;
  wire \u_reg.u_aon_tgl.req_sync.d_i ;
  wire \u_reg.u_reg_if.a_ack ;
  wire \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wdog_count_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wdog_count_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wdog_ctrl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wdog_ctrl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_cause_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_cause_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_count_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_count_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_ctrl_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_ctrl_cdc.u_prim_sync.req_sync.d_i ;
  wire \u_reg.u_wkup_thold_cdc.u_prim_sync.ack_sync.d_i ;
  wire \u_reg.u_wkup_thold_cdc.u_prim_sync.req_sync.d_i ;
  output wkup_req_o;
  wire wkup_req_o;
  dffsre _0639_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_0000_),
    .R(rst_ni),
    .S(1'b1)
  );
  assign _0484_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.data_intg [0], \tl_i.a_data [26], \tl_i.a_data [8], \tl_i.a_data [5], \tl_i.a_data [17], \tl_i.a_data [12] };
  assign _0485_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [10], \tl_i.a_data [0], \tl_i.a_data [25], _0484_, \tl_i.a_data [15], \tl_i.a_data [11] };
  assign _0486_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [24], \tl_i.a_data [22], \tl_i.a_data [9], \tl_i.a_data [3], \tl_i.a_data [14], \tl_i.a_data [23] };
  assign _0487_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [6], \tl_i.a_user.data_intg [5], \tl_i.a_data [27], _0486_, \tl_i.a_data [19], \tl_i.a_data [26] };
  assign _0488_ = 64'b0110111111111001100111111111011010011111111101100110111111111001 >> { \tl_i.a_data [2], \tl_i.a_data [13], _0487_, _0485_, \tl_i.a_data [18], \tl_i.a_data [29] };
  assign _0489_ = 16'b0110100110010110 >> { \tl_i.a_data [4], \tl_i.a_data [13], \tl_i.a_data [0], \tl_i.a_data [25] };
  assign _0490_ = 16'b0110100110010110 >> { \tl_i.a_data [9], _0489_, \tl_i.a_data [23], \tl_i.a_user.data_intg [4] };
  assign _0491_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [10], \tl_i.a_data [7], \tl_i.a_data [8], \tl_i.a_data [1], \tl_i.a_data [2], \tl_i.a_data [14] };
  assign _0492_ = 32'd2523490710 >> { \tl_i.a_user.data_intg [6], \tl_i.a_data [20], _0491_, \tl_i.a_data [27], \tl_i.a_data [28] };
  assign _0493_ = 32'd1771476585 >> { \tl_i.a_data [30], \tl_i.a_data [5], \tl_i.a_data [16], \tl_i.a_data [1], \tl_i.a_data [3] };
  assign _0494_ = 64'b1111100110011111100111111111100101101111111101101111011001101111 >> { _0492_, \tl_i.a_data [22], \tl_i.a_data [31], \tl_i.a_data [12], _0493_, _0490_ };
  assign _0495_ = 4'b1001 >> { \tl_i.a_address [7], \tl_i.a_user.instr_type [1] };
  assign _0496_ = 32'd2523490710 >> { \tl_i.a_opcode [0], \tl_i.a_user.instr_type [0], _0495_, \tl_i.a_user.cmd_intg [6], \tl_i.a_address [11] };
  assign _0497_ = 16'b0110100110010110 >> { \tl_i.a_address [22], \tl_i.a_address [16], \tl_i.a_address [6], \tl_i.a_address [27] };
  assign _0498_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [23], \tl_i.a_address [1], _0497_, _0496_, \tl_i.a_address [17], \tl_i.a_address [26] };
  assign _0499_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [25], \tl_i.a_address [4], \tl_i.a_address [14], \tl_i.a_user.instr_type [3], \tl_i.a_address [30], \tl_i.a_address [20] };
  assign _0500_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [15], \tl_i.a_data [27], \tl_i.a_data [20], \tl_i.a_data [30], \tl_i.a_data [19], \tl_i.a_data [26] };
  assign _0501_ = 32'd1771476585 >> { \tl_i.a_data [25], \tl_i.a_data [23], _0500_, \tl_i.a_user.data_intg [1], \tl_i.a_data [31] };
  assign _0502_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [24], \tl_i.a_data [11], \tl_i.a_data [9], \tl_i.a_data [16], \tl_i.a_data [14], \tl_i.a_data [10] };
  assign _0503_ = 32'd2523490710 >> { \tl_i.a_data [7], \tl_i.a_data [0], _0502_, \tl_i.a_user.data_intg [3], \tl_i.a_data [29] };
  assign _0504_ = 32'd1771476585 >> { \tl_i.a_data [17], \tl_i.a_data [28], \tl_i.a_data [4], \tl_i.a_data [21], \tl_i.a_data [6] };
  assign _0505_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [24], \tl_i.a_data [19], \tl_i.a_data [20], \tl_i.a_data [8], \tl_i.a_data [15], \tl_i.a_data [7] };
  assign _0506_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [18], \tl_i.a_data [11], _0505_, _0493_, \tl_i.a_data [21], \tl_i.a_user.data_intg [2] };
  assign _0507_ = 64'b0100000100000000000000000000000000000000000000000000000001000001 >> { _0504_, _0503_, _0501_, _0499_, _0498_, _0506_ };
  assign _0508_ = 16'b1001011001101001 >> { \tl_i.a_address [0], \tl_i.a_address [1], \tl_i.a_opcode [1], \tl_i.a_opcode [2] };
  assign _0509_ = 32'd1771476585 >> { \tl_i.a_address [21], \tl_i.a_address [31], _0508_, \tl_i.a_address [23], \tl_i.a_address [19] };
  assign _0510_ = 16'b1001011001101001 >> { \tl_i.a_address [18], \tl_i.a_address [20], \tl_i.a_address [10], \tl_i.a_user.instr_type [0] };
  assign _0511_ = 32'd1771476585 >> { \tl_i.a_mask [0], _0510_, _0509_, \tl_i.a_address [22], \tl_i.a_user.cmd_intg [2] };
  assign _0512_ = 32'd2523490710 >> { \tl_i.a_mask [1], \tl_i.a_opcode [0], \tl_i.a_mask [0], \tl_i.a_mask [2], \tl_i.a_mask [3] };
  assign _0513_ = 16'b0110100110010110 >> { \tl_i.a_address [13], \tl_i.a_address [10], \tl_i.a_address [15], \tl_i.a_address [17] };
  assign _0514_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [1], \tl_i.a_address [16], _0513_, _0512_, \tl_i.a_address [14], \tl_i.a_address [12] };
  assign _0515_ = 16'b0110100110010110 >> { \tl_i.a_user.instr_type [2], \tl_i.a_user.instr_type [3], \tl_i.a_address [31], \tl_i.a_user.instr_type [0] };
  assign _0516_ = 32'd1771476585 >> { \tl_i.a_address [8], \tl_i.a_address [28], \tl_i.a_address [29], \tl_i.a_user.instr_type [1], \tl_i.a_address [30] };
  assign _0517_ = 64'b1001111111110110111101101001111101101111111110011111100101101111 >> { _0516_, _0515_, _0514_, _0511_, \tl_i.a_address [9], \tl_i.a_address [11] };
  assign _0518_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [0], \tl_i.a_address [6], \tl_i.a_address [30:29], \tl_i.a_address [3], \tl_i.a_address [4] };
  assign _0519_ = 16'b1001011001101001 >> { _0518_, _0508_, _0512_, _0495_ };
  assign _0520_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [18], \tl_i.a_address [9], \tl_i.a_address [12], \tl_i.a_mask [2], \tl_i.a_user.cmd_intg [4], \tl_i.a_address [15] };
  assign _0521_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [24], \tl_i.a_address [25], _0520_, _0497_, \tl_i.a_address [21], \tl_i.a_opcode [2] };
  assign _0522_ = 64'b0110111111111001100111111111011010011111111101100110111111111001 >> { \tl_i.a_address [28], _0515_, _0521_, _0519_, \tl_i.a_address [5], \tl_i.a_address [2] };
  assign _0523_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [5], \tl_i.a_address [27], \tl_i.a_mask [3], _0495_, \tl_i.a_address [5], \tl_i.a_address [0] };
  assign _0524_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [23], \tl_i.a_address [19], _0513_, _0523_, \tl_i.a_address [21], \tl_i.a_address [31] };
  assign _0525_ = 32'd2523490710 >> { \tl_i.a_address [3], \tl_i.a_address [29], \tl_i.a_user.instr_type [2], \tl_i.a_address [24], \tl_i.a_address [26] };
  assign _0526_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [2], \tl_i.a_address [18], \tl_i.a_address [12], \tl_i.a_mask [1], \tl_i.a_address [8], \tl_i.a_address [28] };
  assign _0527_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [3], \tl_i.a_address [19], _0526_, _0499_, \tl_i.a_opcode [1], \tl_i.a_address [13] };
  assign _0528_ = 32'd69632 >> { _0527_, _0525_, _0524_, _0522_, _0517_ };
  assign \u_reg.intg_err  = 32'd4026466304 >> { \tl_i.a_valid , _0528_, _0507_, _0494_, _0488_ };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _0529_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0165_, _0214_, _0062_ };
  assign _0530_ = 16'b0100000000000000 >> { \tl_i.a_address [2], \tl_i.a_address [4:3], \tl_i.a_address [5] };
  assign _0531_ = 16'b1111111000111111 >> \tl_i.a_address [5:2];
  assign _0532_ = 16'b0000000100000000 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4:3] };
  assign _0533_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0268_, \u_reg.aon_wdog_bite_thold_wdata [12], _0339_ };
  assign _0534_ = 64'b0011111111111111111111111111111100101011100000101000001000101011 >> { \tl_i.a_size [1], \tl_i.a_mask [3], \tl_i.a_mask [1], \tl_i.a_mask [2], \tl_i.a_mask [0], \tl_i.a_size [0] };
  assign _0535_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _0536_ = 16'b0000000000001101 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack  };
  assign _0537_ = 64'b0000000000000000001100001111010100000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_opcode [1], \tl_i.a_address [1], _0536_, \tl_i.a_mask [1], \tl_i.a_address [0] };
  assign _0538_ = 64'b0000000000111111000010100010101000000000000000000000000000000000 >> { _0537_, \tl_i.a_size , \tl_i.a_address [0], \tl_i.a_mask [2], _0535_ };
  assign _0539_ = 16'b0011110100000000 >> { _0538_, \tl_i.a_opcode [2], \tl_i.a_opcode [0], _0534_ };
  assign _0540_ = 8'b01110000 >> { _0539_, \tl_i.a_address [5:4] };
  assign _0096_ = 16'b1111001011111111 >> { _0540_, _0533_, \tl_i.a_address [5], _0529_ };
  assign _0541_ = 16'b0001000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [5:4] };
  assign _0542_ = 16'b0000000100000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0543_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0269_, \u_reg.aon_wdog_bite_thold_wdata [13], _0340_ };
  assign _0097_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0543_, _0540_, _0063_, _0542_, _0541_, _0166_ };
  assign _0544_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0270_, \u_reg.aon_wdog_bite_thold_wdata [14], _0341_ };
  assign _0098_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0544_, _0540_, _0064_, _0542_, _0541_, _0167_ };
  assign _0545_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0271_, \u_reg.aon_wdog_bite_thold_wdata [15], _0342_ };
  assign _0099_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0545_, _0540_, _0065_, _0542_, _0541_, _0168_ };
  assign _0546_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0272_, \u_reg.aon_wdog_bite_thold_wdata [16], _0343_ };
  assign _0100_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0546_, _0540_, _0066_, _0542_, _0541_, _0169_ };
  assign _0547_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0273_, \u_reg.aon_wdog_bite_thold_wdata [17], _0344_ };
  assign _0101_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0547_, _0540_, _0067_, _0542_, _0541_, _0170_ };
  assign _0548_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0274_, \u_reg.aon_wdog_bite_thold_wdata [18], _0345_ };
  assign _0102_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0548_, _0540_, _0068_, _0542_, _0541_, _0171_ };
  assign _0549_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0275_, \u_reg.aon_wdog_bite_thold_wdata [19], _0346_ };
  assign _0103_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0549_, _0540_, _0069_, _0542_, _0541_, _0172_ };
  assign _0550_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0276_, \u_reg.aon_wdog_bite_thold_wdata [20], _0347_ };
  assign _0104_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0550_, _0540_, _0070_, _0542_, _0541_, _0173_ };
  assign _0551_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0277_, \u_reg.aon_wdog_bite_thold_wdata [21], _0348_ };
  assign _0105_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0551_, _0540_, _0071_, _0542_, _0541_, _0174_ };
  assign _0552_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0278_, \u_reg.aon_wdog_bite_thold_wdata [22], _0349_ };
  assign _0106_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0552_, _0540_, _0072_, _0542_, _0541_, _0175_ };
  assign _0553_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0279_, \u_reg.aon_wdog_bite_thold_wdata [23], _0350_ };
  assign _0107_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0553_, _0540_, _0073_, _0542_, _0541_, _0176_ };
  assign _0554_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0280_, \u_reg.aon_wdog_bite_thold_wdata [24], _0351_ };
  assign _0108_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0554_, _0540_, _0074_, _0542_, _0541_, _0177_ };
  assign _0555_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0281_, \u_reg.aon_wdog_bite_thold_wdata [25], _0352_ };
  assign _0109_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0555_, _0540_, _0075_, _0542_, _0541_, _0178_ };
  assign _0556_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0282_, \u_reg.aon_wdog_bite_thold_wdata [26], _0353_ };
  assign _0110_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0556_, _0540_, _0076_, _0542_, _0541_, _0179_ };
  assign _0557_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0283_, \u_reg.aon_wdog_bite_thold_wdata [27], _0354_ };
  assign _0111_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0557_, _0540_, _0077_, _0542_, _0541_, _0180_ };
  assign _0558_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0284_, \u_reg.aon_wdog_bite_thold_wdata [28], _0355_ };
  assign _0112_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0558_, _0540_, _0078_, _0542_, _0541_, _0181_ };
  assign _0559_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0285_, \u_reg.aon_wdog_bite_thold_wdata [29], _0356_ };
  assign _0113_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0559_, _0540_, _0079_, _0542_, _0541_, _0182_ };
  assign _0560_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0286_, \u_reg.aon_wdog_bite_thold_wdata [30], _0357_ };
  assign _0114_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0560_, _0540_, _0080_, _0542_, _0541_, _0183_ };
  assign _0561_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0287_, \u_reg.aon_wdog_bite_thold_wdata [31], _0358_ };
  assign _0115_ = 64'b1111111111111111111111111111111111111000100010001111111111111111 >> { _0561_, _0540_, _0081_, _0542_, _0541_, _0184_ };
  assign _0562_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0162_, _0211_, _0059_ };
  assign _0563_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0265_, \u_reg.aon_wdog_bite_thold_wdata [9], _0336_ };
  assign _0093_ = 16'b1111001011111111 >> { _0540_, _0563_, \tl_i.a_address [5], _0562_ };
  assign _0564_ = 16'b0110100110010110 >> { \tl_o.d_data [26], \tl_o.d_data [27], \tl_o.d_data [6], \tl_o.d_data [19] };
  assign _0565_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [24], \tl_o.d_data [9], \tl_o.d_data [3], \tl_o.d_data [13], \tl_o.d_data [18], \tl_o.d_data [14] };
  assign \tl_o.d_user.data_intg [5] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [2], \tl_o.d_data [22], _0565_, _0564_, \tl_o.d_data [29], \tl_o.d_data [23] };
  assign _0566_ = 32'd1771476585 >> { \tl_o.d_data [0], \tl_o.d_data [11], \tl_o.d_data [29], \tl_o.d_data [17], \tl_o.d_data [10] };
  assign _0567_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [7], \tl_o.d_data [14], \tl_o.d_data [6], \tl_o.d_data [24], \tl_o.d_data [28], \tl_o.d_data [16] };
  assign \tl_o.d_user.data_intg [3] = 32'd1771476585 >> { \tl_o.d_data [9], _0567_, _0566_, \tl_o.d_data [4], \tl_o.d_data [21] };
  assign _0568_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0155_, _0204_, _0052_ };
  assign _0569_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0258_, \u_reg.aon_wdog_bite_thold_wdata [2], _0329_ };
  assign _0086_ = 16'b1111001011111111 >> { _0540_, _0569_, \tl_i.a_address [5], _0568_ };
  assign _0570_ = 32'd4294718003 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4:3], \tl_i.a_mask [1] };
  assign _0571_ = 32'd4286578688 >> { \tl_i.a_mask [0], _0570_, \tl_i.a_mask [2], \tl_i.a_mask [3], \tl_i.a_mask [1] };
  assign _0572_ = 32'd268435456 >> { _0571_, \u_reg.u_reg_if.a_ack , _0540_, \u_reg.intg_err , \tl_i.a_opcode [2] };
  assign _0289_ = 16'b0100000000000000 >> { \tl_i.a_address [3], \tl_i.a_address [4], _0572_, \tl_i.a_address [2] };
  assign _0429_ = 16'b1111111000000000 >> { _0451_, _0289_, _0290_, _0452_ };
  assign _0221_ = 16'b0100000000000000 >> { _0572_, \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0430_ = 16'b0000000000001110 >> { _0454_, _0453_, _0222_, _0221_ };
  assign _0482_ = 64'b1111111111111111111111111111111101000000000000000000000000000000 >> { \u_core.reg2hw_i.intr_state.wkup_timer_expired.q , _0572_, \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_data [0], \tl_i.a_address [2] };
  assign \u_intr_hw.hw2reg_intr_state_de_o  = 64'b0000111000000000000000000000000000000000000000000000000000000000 >> { _0572_, \tl_i.a_address [3], \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_data [0], \tl_i.a_data [1] };
  assign _0573_ = 16'b0000111011101110 >> { \tl_i.a_address [5:4], _0571_, \tl_i.a_opcode [2] };
  assign _0083_ = 32'd4279304191 >> { _0539_, \u_reg.intg_err , \tl_i.a_valid , \tl_o.d_valid , _0573_ };
  assign _0574_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [15], \tl_o.d_data [20], \tl_o.d_data [21], _0564_, \tl_o.d_data [17], \tl_o.d_data [28] };
  assign _0575_ = 32'd1771476585 >> { \tl_o.d_data [30], \tl_o.d_data [4], \tl_o.d_data [23], \tl_o.d_data [25], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [1] = 4'b0110 >> { _0575_, _0574_ };
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _0463_, _0465_, _0004_ };
  assign _0003_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0005_, _0004_, _0466_, _0465_, _0464_, _0463_ };
  assign _0008_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0009_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _0467_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0469_, _0468_ };
  assign _0576_ = 32'd460544 >> { _0468_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0008_, _0009_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0577_ = 16'b0000000011101011 >> { _0576_, _0463_, _0465_, _0003_ };
  assign _0578_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { _0468_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0009_, _0467_, _0469_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0579_ = 4'b0001 >> { _0470_, _0578_ };
  assign _0441_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0579_, _0015_, _0577_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0016_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0580_ = 8'b00000001 >> { _0471_, \u_reg.intg_err , _0000_ };
  assign _0442_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0580_, _0016_, _0577_, _0015_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0581_ = 4'b1000 >> { _0579_, _0580_ };
  assign _0582_ = 32'd286195712 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0015_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , \alert_tx_o[0].alert_p , _0577_ };
  assign _0444_ = 64'b0000000011110000000000001111000011110000111100010000000000000000 >> { _0015_, _0577_, _0016_, _0582_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0581_ };
  assign _0443_ = 64'b0000111100001111000000000000111111111111000011111111111100011111 >> { _0015_, _0016_, _0582_, _0577_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0581_ };
  assign _0583_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0159_, _0208_, _0056_ };
  assign _0584_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0262_, \u_reg.aon_wdog_bite_thold_wdata [6], _0333_ };
  assign _0090_ = 16'b1111001011111111 >> { _0540_, _0584_, \tl_i.a_address [5], _0583_ };
  assign _0186_ = 4'b1000 >> { _0572_, _0542_ };
  assign _0435_ = 32'd4294443008 >> { _0457_, _0458_, _0187_, _0572_, _0542_ };
  assign _0585_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0160_, _0209_, _0057_ };
  assign _0586_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0263_, \u_reg.aon_wdog_bite_thold_wdata [7], _0334_ };
  assign _0091_ = 16'b1111001011111111 >> { _0540_, _0586_, \tl_i.a_address [5], _0585_ };
  assign _0438_ = 4'b1110 >> { _0462_, _0461_ };
  assign _0118_ = 32'd16777216 >> { \tl_i.a_address [2], _0572_, \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0437_ = 16'b1111111000000000 >> { _0459_, _0118_, _0119_, _0460_ };
  assign _0587_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0163_, _0212_, _0060_ };
  assign _0588_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0266_, \u_reg.aon_wdog_bite_thold_wdata [10], _0337_ };
  assign _0094_ = 16'b1111001011111111 >> { _0540_, _0588_, \tl_i.a_address [5], _0587_ };
  assign _0589_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0164_, _0213_, _0061_ };
  assign _0590_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0267_, \u_reg.aon_wdog_bite_thold_wdata [11], _0338_ };
  assign _0095_ = 16'b1111001011111111 >> { _0540_, _0590_, \tl_i.a_address [5], _0589_ };
  assign _0591_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0161_, _0210_, _0058_ };
  assign _0592_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0264_, \u_reg.aon_wdog_bite_thold_wdata [8], _0335_ };
  assign _0092_ = 16'b1111001011111111 >> { _0540_, _0592_, \tl_i.a_address [5], _0591_ };
  assign _0593_ = 16'b0110100110010110 >> { \tl_o.d_data [2], \tl_o.d_data [22], \tl_o.d_data [10], \tl_o.d_data [14] };
  assign _0594_ = 32'd1771476585 >> { \tl_o.d_data [28], \tl_o.d_data [7], _0593_, \tl_o.d_data [8], \tl_o.d_data [12] };
  assign \tl_o.d_user.data_intg [6] = 32'd1771476585 >> { \tl_o.d_data [31], \tl_o.d_data [27], _0594_, \tl_o.d_data [1], \tl_o.d_data [20] };
  assign _0292_ = 16'b1000000000000000 >> { _0572_, \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0427_ = 16'b1111111000000000 >> { _0449_, _0292_, _0293_, _0450_ };
  assign _0428_ = 16'b0000000000001110 >> { _0452_, _0451_, _0290_, _0289_ };
  assign _0595_ = 64'b0000000000000000000000000000000000001111010101011111111100110011 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3], \u_reg.aon_wkup_cause_wdata , _0256_, \u_core.reg2hw_i.intr_state.wkup_timer_expired.q  };
  assign _0596_ = 8'b00110101 >> { \tl_i.a_address [2], _0153_, _0050_ };
  assign _0597_ = 32'd3433696271 >> { \tl_i.a_address [4], _0530_, _0596_, \u_reg.aon_wdog_bite_thold_wdata [0], _0327_ };
  assign _0598_ = 64'b1111000011110000111100001111000011001100111111111010101000000000 >> { \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [2], _0597_, _0479_, _0202_ };
  assign _0084_ = 16'b0101110011111111 >> { _0539_, \tl_i.a_address [5], _0598_, _0595_ };
  assign _0216_ = 4'b1000 >> { _0572_, _0541_ };
  assign _0433_ = 32'd4294443008 >> { _0455_, _0456_, _0217_, _0572_, _0541_ };
  assign _0434_ = 32'd248 >> { _0457_, _0458_, _0187_, _0572_, _0542_ };
  assign _0599_ = 32'd4281536341 >> { \tl_i.a_address [3], \tl_i.a_address [4], _0480_, _0154_, _0203_ };
  assign _0600_ = 64'b0000000011111111000011110000111100000000101110111011101110111011 >> { \tl_i.a_address [4], _0530_, \u_reg.aon_wdog_bite_thold_wdata [1], _0328_, _0257_, \tl_i.a_address [3] };
  assign _0601_ = 64'b1111000001010101110000001100110011110000111100001111000011111111 >> { \tl_i.a_address [2], \tl_i.a_address [5], \tl_i.a_address [3], _0600_, _0599_, \u_core.reg2hw_i.intr_state.wdog_timer_bark.q  };
  assign _0085_ = 16'b1000111111111111 >> { _0601_, _0540_, _0051_, _0542_ };
  assign _0431_ = 16'b1111111000000000 >> { _0453_, _0221_, _0222_, _0454_ };
  assign _0432_ = 16'b0000000000001110 >> { _0456_, _0455_, _0217_, _0216_ };
  assign _0602_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0157_, _0206_, _0054_ };
  assign _0603_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0260_, \u_reg.aon_wdog_bite_thold_wdata [4], _0331_ };
  assign _0088_ = 16'b1111001011111111 >> { _0540_, _0603_, \tl_i.a_address [5], _0602_ };
  assign _0604_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0156_, _0205_, _0053_ };
  assign _0605_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0259_, \u_reg.aon_wdog_bite_thold_wdata [3], _0330_ };
  assign _0087_ = 16'b1111001011111111 >> { _0540_, _0605_, \tl_i.a_address [5], _0604_ };
  assign _0474_ = 16'b1000000000000000 >> { _0572_, \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [5] };
  assign _0422_ = 16'b0000000000001110 >> { _0445_, _0446_, _0475_, _0474_ };
  assign _0423_ = 16'b1111111000000000 >> { _0445_, _0474_, _0475_, _0446_ };
  assign _0606_ = 64'b0000000011110000000000001010101000000000110011000000000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], _0158_, _0207_, _0055_ };
  assign _0607_ = 64'b0000000000000000111100001111000000000000000000001100110010101010 >> { _0532_, _0531_, _0530_, _0261_, \u_reg.aon_wdog_bite_thold_wdata [5], _0332_ };
  assign _0089_ = 16'b1111001011111111 >> { _0540_, _0607_, \tl_i.a_address [5], _0606_ };
  assign _0360_ = 4'b1000 >> { _0572_, _0532_ };
  assign _0425_ = 32'd4294443008 >> { _0447_, _0448_, _0361_, _0572_, _0532_ };
  assign _0426_ = 16'b0000000000001110 >> { _0450_, _0449_, _0293_, _0292_ };
  assign _0424_ = 16'b0000000000001110 >> { _0448_, _0447_, _0361_, _0360_ };
  assign _0608_ = 16'b0100111100000000 >> { _0186_, _0187_, _0457_, _0458_ };
  assign _0031_ = 4'b1000 >> { \tl_i.a_data [13], _0608_ };
  assign _0025_ = 4'b1000 >> { \tl_i.a_data [7], _0608_ };
  assign _0609_ = 16'b0100111100000000 >> { _0289_, _0290_, _0451_, _0452_ };
  assign _0302_ = 4'b1000 >> { \tl_i.a_data [7], _0609_ };
  assign _0610_ = 16'b0100111100000000 >> { _0118_, _0119_, _0459_, _0460_ };
  assign _0189_ = 4'b1000 >> { \tl_i.a_data [0], _0610_ };
  assign \tl_o.d_user.rsp_intg [0] = 16'b0110100110010110 >> { \tl_o.d_opcode [0], \tl_o.d_size , \tl_o.d_error  };
  assign _0011_ = 32'd871593791 >> { _0015_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0016_, _0577_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0190_ = 4'b1000 >> { \tl_i.a_data [1], _0610_ };
  assign _0013_ = 32'd264568831 >> { _0577_, _0015_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0016_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0611_ = 16'b0100111100000000 >> { _0360_, _0361_, _0447_, _0448_ };
  assign _0250_ = 4'b1000 >> { \tl_i.a_data [26], _0611_ };
  assign _0248_ = 4'b1000 >> { \tl_i.a_data [24], _0611_ };
  assign _0246_ = 4'b1000 >> { \tl_i.a_data [22], _0611_ };
  assign _0244_ = 4'b1000 >> { \tl_i.a_data [20], _0611_ };
  assign _0242_ = 4'b1000 >> { \tl_i.a_data [18], _0611_ };
  assign _0240_ = 4'b1000 >> { \tl_i.a_data [16], _0611_ };
  assign _0238_ = 4'b1000 >> { \tl_i.a_data [14], _0611_ };
  assign _0236_ = 4'b1000 >> { \tl_i.a_data [12], _0611_ };
  assign _0234_ = 4'b1000 >> { \tl_i.a_data [10], _0611_ };
  assign _0232_ = 4'b1000 >> { \tl_i.a_data [8], _0611_ };
  assign _0230_ = 4'b1000 >> { \tl_i.a_data [6], _0611_ };
  assign _0228_ = 4'b1000 >> { \tl_i.a_data [4], _0611_ };
  assign _0226_ = 4'b1000 >> { \tl_i.a_data [2], _0611_ };
  assign _0224_ = 4'b1000 >> { \tl_i.a_data [0], _0611_ };
  assign _0116_ = 16'b0001000000000000 >> { \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [1:0] };
  assign _0612_ = 16'b0100111100000000 >> { _0292_, _0293_, _0449_, _0450_ };
  assign _0393_ = 4'b1000 >> { \tl_i.a_data [30], _0612_ };
  assign _0394_ = 4'b1000 >> { \tl_i.a_data [31], _0612_ };
  assign _0613_ = 16'b0100111100000000 >> { _0216_, _0217_, _0455_, _0456_ };
  assign _0145_ = 4'b1000 >> { \tl_i.a_data [24], _0613_ };
  assign _0143_ = 4'b1000 >> { \tl_i.a_data [22], _0613_ };
  assign _0141_ = 4'b1000 >> { \tl_i.a_data [20], _0613_ };
  assign _0139_ = 4'b1000 >> { \tl_i.a_data [18], _0613_ };
  assign _0137_ = 4'b1000 >> { \tl_i.a_data [16], _0613_ };
  assign _0135_ = 4'b1000 >> { \tl_i.a_data [14], _0613_ };
  assign _0133_ = 4'b1000 >> { \tl_i.a_data [12], _0613_ };
  assign _0131_ = 4'b1000 >> { \tl_i.a_data [10], _0613_ };
  assign _0129_ = 4'b1000 >> { \tl_i.a_data [8], _0613_ };
  assign _0127_ = 4'b1000 >> { \tl_i.a_data [6], _0613_ };
  assign _0125_ = 4'b1000 >> { \tl_i.a_data [4], _0613_ };
  assign _0123_ = 4'b1000 >> { \tl_i.a_data [2], _0613_ };
  assign _0121_ = 4'b1000 >> { \tl_i.a_data [0], _0613_ };
  assign _0201_ = 4'b1000 >> { \tl_i.a_data [12], _0610_ };
  assign _0199_ = 4'b1000 >> { \tl_i.a_data [10], _0610_ };
  assign _0197_ = 4'b1000 >> { \tl_i.a_data [8], _0610_ };
  assign _0195_ = 4'b1000 >> { \tl_i.a_data [6], _0610_ };
  assign _0193_ = 4'b1000 >> { \tl_i.a_data [4], _0610_ };
  assign _0191_ = 4'b1000 >> { \tl_i.a_data [2], _0610_ };
  assign _0389_ = 4'b1000 >> { \tl_i.a_data [26], _0612_ };
  assign _0391_ = 4'b1000 >> { \tl_i.a_data [28], _0612_ };
  assign _0390_ = 4'b1000 >> { \tl_i.a_data [27], _0612_ };
  assign _0614_ = 16'b0110100110010110 >> { \tl_o.d_data [11], \tl_o.d_data [24], \tl_o.d_data [8], \tl_o.d_data [30] };
  assign _0615_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [15], \tl_o.d_data [20], \tl_o.d_data [21], \tl_o.d_data [16], \tl_o.d_data [5], \tl_o.d_data [1] };
  assign \tl_o.d_user.data_intg [2] = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [7], \tl_o.d_data [18], _0615_, _0614_, \tl_o.d_data [19], \tl_o.d_data [3] };
  assign _0294_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0290_, _0289_, _0452_, _0451_, _0462_, _0461_ };
  assign _0385_ = 4'b1000 >> { \tl_i.a_data [22], _0612_ };
  assign _0387_ = 4'b1000 >> { \tl_i.a_data [24], _0612_ };
  assign _0386_ = 4'b1000 >> { \tl_i.a_data [23], _0612_ };
  assign _0249_ = 4'b1000 >> { \tl_i.a_data [25], _0611_ };
  assign _0247_ = 4'b1000 >> { \tl_i.a_data [23], _0611_ };
  assign _0245_ = 4'b1000 >> { \tl_i.a_data [21], _0611_ };
  assign _0243_ = 4'b1000 >> { \tl_i.a_data [19], _0611_ };
  assign _0241_ = 4'b1000 >> { \tl_i.a_data [17], _0611_ };
  assign _0239_ = 4'b1000 >> { \tl_i.a_data [15], _0611_ };
  assign _0237_ = 4'b1000 >> { \tl_i.a_data [13], _0611_ };
  assign _0235_ = 4'b1000 >> { \tl_i.a_data [11], _0611_ };
  assign _0233_ = 4'b1000 >> { \tl_i.a_data [9], _0611_ };
  assign _0231_ = 4'b1000 >> { \tl_i.a_data [7], _0611_ };
  assign _0229_ = 4'b1000 >> { \tl_i.a_data [5], _0611_ };
  assign _0227_ = 4'b1000 >> { \tl_i.a_data [3], _0611_ };
  assign _0225_ = 4'b1000 >> { \tl_i.a_data [1], _0611_ };
  assign _0223_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0361_, _0360_, _0448_, _0447_, _0462_, _0461_ };
  assign _0381_ = 4'b1000 >> { \tl_i.a_data [18], _0612_ };
  assign _0383_ = 4'b1000 >> { \tl_i.a_data [20], _0612_ };
  assign _0382_ = 4'b1000 >> { \tl_i.a_data [19], _0612_ };
  assign _0377_ = 4'b1000 >> { \tl_i.a_data [14], _0612_ };
  assign _0379_ = 4'b1000 >> { \tl_i.a_data [16], _0612_ };
  assign _0378_ = 4'b1000 >> { \tl_i.a_data [15], _0612_ };
  assign _0616_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [12], \tl_o.d_data [15], \tl_o.d_data [18], \tl_o.d_data [13], \tl_o.d_data [5], \tl_o.d_data [8] };
  assign \tl_o.d_user.data_intg [0] = 32'd2523490710 >> { \tl_o.d_data [26], _0616_, _0566_, \tl_o.d_data [25], \tl_o.d_data [2] };
  assign _0373_ = 4'b1000 >> { \tl_i.a_data [10], _0612_ };
  assign _0375_ = 4'b1000 >> { \tl_i.a_data [12], _0612_ };
  assign _0374_ = 4'b1000 >> { \tl_i.a_data [11], _0612_ };
  assign _0188_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0119_, _0118_, _0460_, _0459_, _0462_, _0461_ };
  assign _0220_ = 16'b1111111101000000 >> { _0221_, _0453_, _0222_, _0454_ };
  assign _0014_ = 64'b0000000000001111111100111111101000000000000000000000000000000000 >> { _0577_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0015_, _0016_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _0580_ };
  assign _0369_ = 4'b1000 >> { \tl_i.a_data [6], _0612_ };
  assign _0371_ = 4'b1000 >> { \tl_i.a_data [8], _0612_ };
  assign _0370_ = 4'b1000 >> { \tl_i.a_data [7], _0612_ };
  assign _0365_ = 4'b1000 >> { \tl_i.a_data [2], _0612_ };
  assign _0367_ = 4'b1000 >> { \tl_i.a_data [4], _0612_ };
  assign _0366_ = 4'b1000 >> { \tl_i.a_data [3], _0612_ };
  assign _0324_ = 4'b1000 >> { \tl_i.a_data [29], _0609_ };
  assign _0326_ = 4'b1000 >> { \tl_i.a_data [31], _0609_ };
  assign _0325_ = 4'b1000 >> { \tl_i.a_data [30], _0609_ };
  assign _0363_ = 4'b1000 >> { \tl_i.a_data [0], _0612_ };
  assign _0364_ = 4'b1000 >> { \tl_i.a_data [1], _0612_ };
  assign _0322_ = 4'b1000 >> { \tl_i.a_data [27], _0609_ };
  assign _0323_ = 4'b1000 >> { \tl_i.a_data [28], _0609_ };
  assign _0321_ = 4'b1000 >> { \tl_i.a_data [26], _0609_ };
  assign _0082_ = 8'b10101100 >> { \tl_o.d_valid , \tl_i.a_valid , \tl_i.d_ready  };
  assign _0362_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0293_, _0292_, _0450_, _0449_, _0462_, _0461_ };
  assign _0047_ = 4'b1000 >> { \tl_i.a_data [29], _0608_ };
  assign _0045_ = 4'b1000 >> { \tl_i.a_data [27], _0608_ };
  assign _0042_ = 4'b1000 >> { \tl_i.a_data [24], _0608_ };
  assign _0040_ = 4'b1000 >> { \tl_i.a_data [22], _0608_ };
  assign _0038_ = 4'b1000 >> { \tl_i.a_data [20], _0608_ };
  assign _0035_ = 4'b1000 >> { \tl_i.a_data [17], _0608_ };
  assign _0034_ = 4'b1000 >> { \tl_i.a_data [16], _0608_ };
  assign _0032_ = 4'b1000 >> { \tl_i.a_data [14], _0608_ };
  assign _0029_ = 4'b1000 >> { \tl_i.a_data [11], _0608_ };
  assign _0028_ = 4'b1000 >> { \tl_i.a_data [10], _0608_ };
  assign _0026_ = 4'b1000 >> { \tl_i.a_data [8], _0608_ };
  assign _0023_ = 4'b1000 >> { \tl_i.a_data [5], _0608_ };
  assign _0021_ = 4'b1000 >> { \tl_i.a_data [3], _0608_ };
  assign _0019_ = 4'b1000 >> { \tl_i.a_data [1], _0608_ };
  assign _0146_ = 4'b1000 >> { \tl_i.a_data [25], _0613_ };
  assign _0144_ = 4'b1000 >> { \tl_i.a_data [23], _0613_ };
  assign _0142_ = 4'b1000 >> { \tl_i.a_data [21], _0613_ };
  assign _0140_ = 4'b1000 >> { \tl_i.a_data [19], _0613_ };
  assign _0138_ = 4'b1000 >> { \tl_i.a_data [17], _0613_ };
  assign _0136_ = 4'b1000 >> { \tl_i.a_data [15], _0613_ };
  assign _0134_ = 4'b1000 >> { \tl_i.a_data [13], _0613_ };
  assign _0132_ = 4'b1000 >> { \tl_i.a_data [11], _0613_ };
  assign _0130_ = 4'b1000 >> { \tl_i.a_data [9], _0613_ };
  assign _0128_ = 4'b1000 >> { \tl_i.a_data [7], _0613_ };
  assign _0126_ = 4'b1000 >> { \tl_i.a_data [5], _0613_ };
  assign _0124_ = 4'b1000 >> { \tl_i.a_data [3], _0613_ };
  assign _0122_ = 4'b1000 >> { \tl_i.a_data [1], _0613_ };
  assign _0200_ = 4'b1000 >> { \tl_i.a_data [11], _0610_ };
  assign _0198_ = 4'b1000 >> { \tl_i.a_data [9], _0610_ };
  assign _0196_ = 4'b1000 >> { \tl_i.a_data [7], _0610_ };
  assign _0194_ = 4'b1000 >> { \tl_i.a_data [5], _0610_ };
  assign _0192_ = 4'b1000 >> { \tl_i.a_data [3], _0610_ };
  assign _0017_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0187_, _0186_, _0458_, _0457_, _0462_, _0461_ };
  assign _0319_ = 4'b1000 >> { \tl_i.a_data [24], _0609_ };
  assign _0315_ = 4'b1000 >> { \tl_i.a_data [20], _0609_ };
  assign _0305_ = 4'b1000 >> { \tl_i.a_data [10], _0609_ };
  assign _0303_ = 4'b1000 >> { \tl_i.a_data [8], _0609_ };
  assign _0308_ = 4'b1000 >> { \tl_i.a_data [13], _0609_ };
  assign _0306_ = 4'b1000 >> { \tl_i.a_data [11], _0609_ };
  assign _0120_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0217_, _0216_, _0456_, _0455_, _0462_, _0461_ };
  assign _0117_ = 16'b1111111101000000 >> { _0118_, _0459_, _0119_, _0460_ };
  assign _0473_ = 16'b1111111101000000 >> { _0474_, _0475_, _0445_, _0446_ };
  assign _0395_ = 4'b1110 >> { _0405_, _0404_ };
  assign _0396_ = 4'b1110 >> { _0407_, _0406_ };
  assign _0397_ = 4'b1110 >> { _0409_, _0408_ };
  assign _0398_ = 4'b1110 >> { _0411_, _0410_ };
  assign _0399_ = 4'b1110 >> { _0413_, _0412_ };
  assign _0400_ = 4'b1110 >> { _0415_, _0414_ };
  assign _0401_ = 4'b1110 >> { _0417_, _0416_ };
  assign _0402_ = 4'b1110 >> { _0419_, _0418_ };
  assign _0403_ = 4'b0001 >> { _0421_, _0420_ };
  assign _0295_ = 4'b1000 >> { \tl_i.a_data [0], _0609_ };
  assign _0296_ = 4'b1000 >> { \tl_i.a_data [1], _0609_ };
  assign _0297_ = 4'b1000 >> { \tl_i.a_data [2], _0609_ };
  assign _0298_ = 4'b1000 >> { \tl_i.a_data [3], _0609_ };
  assign _0299_ = 4'b1000 >> { \tl_i.a_data [4], _0609_ };
  assign _0300_ = 4'b1000 >> { \tl_i.a_data [5], _0609_ };
  assign _0010_ = 32'd4278190079 >> { _0581_, _0577_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0016_, _0015_ };
  assign _0012_ = 8'b01110000 >> { _0010_, _0577_, _0582_ };
  assign _0291_ = 16'b1111111101000000 >> { _0292_, _0449_, _0293_, _0450_ };
  assign _0001_ = 16'b1110001100111110 >> { _0463_, _0465_, _0004_, _0005_ };
  assign _0002_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0463_, _0465_, _0004_, _0464_, _0466_, _0005_ };
  assign _0007_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0468_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0009_, _0469_, _0467_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0006_ = 16'b1110101110111110 >> { _0009_, _0468_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0151_ = 4'b1000 >> { \tl_i.a_data [30], _0613_ };
  assign _0255_ = 4'b1000 >> { \tl_i.a_data [31], _0611_ };
  assign _0041_ = 4'b1000 >> { \tl_i.a_data [23], _0608_ };
  assign _0027_ = 4'b1000 >> { \tl_i.a_data [9], _0608_ };
  assign _0024_ = 4'b1000 >> { \tl_i.a_data [6], _0608_ };
  assign _0481_ = 64'b1111111111111111111111111111111101000000000000000000000000000000 >> { \u_core.reg2hw_i.intr_state.wdog_timer_bark.q , _0572_, \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_data [1], \tl_i.a_address [2] };
  assign _0436_ = 16'b0000000000001110 >> { _0460_, _0459_, _0119_, _0118_ };
  assign _0478_ = 32'd1325400064 >> { \tl_i.a_data [1], _0221_, _0222_, _0453_, _0454_ };
  assign _0152_ = 4'b1000 >> { \tl_i.a_data [31], _0613_ };
  assign _0030_ = 4'b1000 >> { \tl_i.a_data [12], _0608_ };
  assign _0314_ = 4'b1000 >> { \tl_i.a_data [19], _0609_ };
  assign _0304_ = 4'b1000 >> { \tl_i.a_data [9], _0609_ };
  assign _0148_ = 4'b1000 >> { \tl_i.a_data [27], _0613_ };
  assign _0150_ = 4'b1000 >> { \tl_i.a_data [29], _0613_ };
  assign _0149_ = 4'b1000 >> { \tl_i.a_data [28], _0613_ };
  assign _0392_ = 4'b1000 >> { \tl_i.a_data [29], _0612_ };
  assign _0288_ = 16'b1111111101000000 >> { _0289_, _0451_, _0290_, _0452_ };
  assign _0388_ = 4'b1000 >> { \tl_i.a_data [25], _0612_ };
  assign _0252_ = 4'b1000 >> { \tl_i.a_data [28], _0611_ };
  assign _0254_ = 4'b1000 >> { \tl_i.a_data [30], _0611_ };
  assign _0253_ = 4'b1000 >> { \tl_i.a_data [29], _0611_ };
  assign _0384_ = 4'b1000 >> { \tl_i.a_data [21], _0612_ };
  assign _0219_ = 32'd1325400064 >> { _0474_, \tl_i.a_data [0], _0475_, _0445_, _0446_ };
  assign _0218_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0475_, _0474_, _0446_, _0445_, _0462_, _0461_ };
  assign _0380_ = 4'b1000 >> { \tl_i.a_data [17], _0612_ };
  assign _0376_ = 4'b1000 >> { \tl_i.a_data [13], _0612_ };
  assign _0483_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [1:0], \tl_o.d_data [3], \tl_o.d_data [13], \tl_o.d_data [16], \tl_o.d_data [9] };
  assign \tl_o.d_user.data_intg [4] = 32'd1771476585 >> { \tl_o.d_data [22], _0483_, _0575_, \tl_o.d_data [5], \tl_o.d_data [12] };
  assign _0372_ = 4'b1000 >> { \tl_i.a_data [9], _0612_ };
  assign _0368_ = 4'b1000 >> { \tl_i.a_data [5], _0612_ };
  assign _0320_ = 4'b1000 >> { \tl_i.a_data [25], _0609_ };
  assign _0301_ = 4'b1000 >> { \tl_i.a_data [6], _0609_ };
  assign _0020_ = 4'b1000 >> { \tl_i.a_data [2], _0608_ };
  assign _0039_ = 4'b1000 >> { \tl_i.a_data [21], _0608_ };
  assign _0048_ = 4'b1000 >> { \tl_i.a_data [30], _0608_ };
  assign _0147_ = 4'b1000 >> { \tl_i.a_data [26], _0613_ };
  assign _0251_ = 4'b1000 >> { \tl_i.a_data [27], _0611_ };
  assign _0477_ = 32'd1325400064 >> { \tl_i.a_data [0], _0221_, _0222_, _0453_, _0454_ };
  assign _0215_ = 16'b1111111101000000 >> { _0216_, _0455_, _0217_, _0456_ };
  assign _0018_ = 4'b1000 >> { \tl_i.a_data [0], _0608_ };
  assign _0049_ = 4'b1000 >> { \tl_i.a_data [31], _0608_ };
  assign _0036_ = 4'b1000 >> { \tl_i.a_data [18], _0608_ };
  assign _0046_ = 4'b1000 >> { \tl_i.a_data [28], _0608_ };
  assign _0037_ = 4'b1000 >> { \tl_i.a_data [19], _0608_ };
  assign _0185_ = 16'b1111111101000000 >> { _0186_, _0457_, _0187_, _0458_ };
  assign _0318_ = 4'b1000 >> { \tl_i.a_data [23], _0609_ };
  assign _0317_ = 4'b1000 >> { \tl_i.a_data [22], _0609_ };
  assign _0316_ = 4'b1000 >> { \tl_i.a_data [21], _0609_ };
  assign _0359_ = 16'b1111111101000000 >> { _0360_, _0447_, _0361_, _0448_ };
  assign _0313_ = 4'b1000 >> { \tl_i.a_data [18], _0609_ };
  assign _0312_ = 4'b1000 >> { \tl_i.a_data [17], _0609_ };
  assign _0311_ = 4'b1000 >> { \tl_i.a_data [16], _0609_ };
  assign _0310_ = 4'b1000 >> { \tl_i.a_data [15], _0609_ };
  assign _0309_ = 4'b1000 >> { \tl_i.a_data [14], _0609_ };
  assign _0307_ = 4'b1000 >> { \tl_i.a_data [12], _0609_ };
  assign _0476_ = 64'b0000000011110000000000001111000011111111111111110100010001000100 >> { _0222_, _0221_, _0454_, _0453_, _0462_, _0461_ };
  assign _0044_ = 4'b1000 >> { \tl_i.a_data [26], _0608_ };
  assign _0022_ = 4'b1000 >> { \tl_i.a_data [4], _0608_ };
  assign _0043_ = 4'b1000 >> { \tl_i.a_data [25], _0608_ };
  assign _0033_ = 4'b1000 >> { \tl_i.a_data [15], _0608_ };
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign _0439_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _0472_;
  assign _0440_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign \tl_o.d_user.rsp_intg [1] = 2'b01 >> \tl_o.d_user.rsp_intg [0];
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  dffsre _1071_ (
    .C(clk_i),
    .D(_0002_),
    .E(_0001_),
    .Q(_0004_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1072_ (
    .C(clk_i),
    .D(_0003_),
    .E(_0001_),
    .Q(_0005_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1073_ (
    .C(clk_i),
    .D(_0007_),
    .E(_0006_),
    .Q(_0009_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1074_ (
    .C(clk_i),
    .D(_0008_),
    .E(_0006_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1075_ (
    .C(clk_i),
    .D(_0011_),
    .E(_0010_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1076_ (
    .C(clk_i),
    .D(_0013_),
    .E(_0012_),
    .Q(_0015_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1077_ (
    .C(clk_i),
    .D(_0014_),
    .E(_0012_),
    .Q(_0016_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1078_ (
    .C(clk_i),
    .D(_0018_),
    .E(_0017_),
    .Q(_0050_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1079_ (
    .C(clk_i),
    .D(_0019_),
    .E(_0017_),
    .Q(_0051_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1080_ (
    .C(clk_i),
    .D(_0020_),
    .E(_0017_),
    .Q(_0052_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1081_ (
    .C(clk_i),
    .D(_0021_),
    .E(_0017_),
    .Q(_0053_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1082_ (
    .C(clk_i),
    .D(_0022_),
    .E(_0017_),
    .Q(_0054_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1083_ (
    .C(clk_i),
    .D(_0023_),
    .E(_0017_),
    .Q(_0055_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1084_ (
    .C(clk_i),
    .D(_0024_),
    .E(_0017_),
    .Q(_0056_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1085_ (
    .C(clk_i),
    .D(_0025_),
    .E(_0017_),
    .Q(_0057_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1086_ (
    .C(clk_i),
    .D(_0026_),
    .E(_0017_),
    .Q(_0058_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1087_ (
    .C(clk_i),
    .D(_0027_),
    .E(_0017_),
    .Q(_0059_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1088_ (
    .C(clk_i),
    .D(_0028_),
    .E(_0017_),
    .Q(_0060_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1089_ (
    .C(clk_i),
    .D(_0029_),
    .E(_0017_),
    .Q(_0061_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1090_ (
    .C(clk_i),
    .D(_0030_),
    .E(_0017_),
    .Q(_0062_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1091_ (
    .C(clk_i),
    .D(_0031_),
    .E(_0017_),
    .Q(_0063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1092_ (
    .C(clk_i),
    .D(_0032_),
    .E(_0017_),
    .Q(_0064_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1093_ (
    .C(clk_i),
    .D(_0033_),
    .E(_0017_),
    .Q(_0065_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1094_ (
    .C(clk_i),
    .D(_0034_),
    .E(_0017_),
    .Q(_0066_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1095_ (
    .C(clk_i),
    .D(_0035_),
    .E(_0017_),
    .Q(_0067_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1096_ (
    .C(clk_i),
    .D(_0036_),
    .E(_0017_),
    .Q(_0068_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1097_ (
    .C(clk_i),
    .D(_0037_),
    .E(_0017_),
    .Q(_0069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1098_ (
    .C(clk_i),
    .D(_0038_),
    .E(_0017_),
    .Q(_0070_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1099_ (
    .C(clk_i),
    .D(_0039_),
    .E(_0017_),
    .Q(_0071_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1100_ (
    .C(clk_i),
    .D(_0040_),
    .E(_0017_),
    .Q(_0072_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1101_ (
    .C(clk_i),
    .D(_0041_),
    .E(_0017_),
    .Q(_0073_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1102_ (
    .C(clk_i),
    .D(_0042_),
    .E(_0017_),
    .Q(_0074_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1103_ (
    .C(clk_i),
    .D(_0043_),
    .E(_0017_),
    .Q(_0075_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1104_ (
    .C(clk_i),
    .D(_0044_),
    .E(_0017_),
    .Q(_0076_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1105_ (
    .C(clk_i),
    .D(_0045_),
    .E(_0017_),
    .Q(_0077_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1106_ (
    .C(clk_i),
    .D(_0046_),
    .E(_0017_),
    .Q(_0078_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1107_ (
    .C(clk_i),
    .D(_0047_),
    .E(_0017_),
    .Q(_0079_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1108_ (
    .C(clk_i),
    .D(_0048_),
    .E(_0017_),
    .Q(_0080_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1109_ (
    .C(clk_i),
    .D(_0049_),
    .E(_0017_),
    .Q(_0081_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1110_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_0082_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1111_ (
    .C(clk_i),
    .D(_0083_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1112_ (
    .C(clk_i),
    .D(_0084_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1113_ (
    .C(clk_i),
    .D(_0085_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1114_ (
    .C(clk_i),
    .D(_0086_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1115_ (
    .C(clk_i),
    .D(_0087_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1116_ (
    .C(clk_i),
    .D(_0088_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1117_ (
    .C(clk_i),
    .D(_0089_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1118_ (
    .C(clk_i),
    .D(_0090_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1119_ (
    .C(clk_i),
    .D(_0091_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1120_ (
    .C(clk_i),
    .D(_0092_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1121_ (
    .C(clk_i),
    .D(_0093_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1122_ (
    .C(clk_i),
    .D(_0094_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1123_ (
    .C(clk_i),
    .D(_0095_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1124_ (
    .C(clk_i),
    .D(_0096_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1125_ (
    .C(clk_i),
    .D(_0097_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1126_ (
    .C(clk_i),
    .D(_0098_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1127_ (
    .C(clk_i),
    .D(_0099_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [15]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1128_ (
    .C(clk_i),
    .D(_0100_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1129_ (
    .C(clk_i),
    .D(_0101_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1130_ (
    .C(clk_i),
    .D(_0102_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1131_ (
    .C(clk_i),
    .D(_0103_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1132_ (
    .C(clk_i),
    .D(_0104_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1133_ (
    .C(clk_i),
    .D(_0105_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1134_ (
    .C(clk_i),
    .D(_0106_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1135_ (
    .C(clk_i),
    .D(_0107_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1136_ (
    .C(clk_i),
    .D(_0108_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1137_ (
    .C(clk_i),
    .D(_0109_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1138_ (
    .C(clk_i),
    .D(_0110_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1139_ (
    .C(clk_i),
    .D(_0111_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1140_ (
    .C(clk_i),
    .D(_0112_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1141_ (
    .C(clk_i),
    .D(_0113_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1142_ (
    .C(clk_i),
    .D(_0114_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1143_ (
    .C(clk_i),
    .D(_0115_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1144_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1145_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1146_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1147_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1148_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1149_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1150_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1151_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1152_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1153_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1154_ (
    .C(clk_i),
    .D(_0116_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1155_ (
    .C(clk_i),
    .D(_0118_),
    .E(_0117_),
    .Q(_0119_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1156_ (
    .C(clk_i),
    .D(_0121_),
    .E(_0120_),
    .Q(_0153_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1157_ (
    .C(clk_i),
    .D(_0122_),
    .E(_0120_),
    .Q(_0154_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1158_ (
    .C(clk_i),
    .D(_0123_),
    .E(_0120_),
    .Q(_0155_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1159_ (
    .C(clk_i),
    .D(_0124_),
    .E(_0120_),
    .Q(_0156_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1160_ (
    .C(clk_i),
    .D(_0125_),
    .E(_0120_),
    .Q(_0157_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1161_ (
    .C(clk_i),
    .D(_0126_),
    .E(_0120_),
    .Q(_0158_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1162_ (
    .C(clk_i),
    .D(_0127_),
    .E(_0120_),
    .Q(_0159_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1163_ (
    .C(clk_i),
    .D(_0128_),
    .E(_0120_),
    .Q(_0160_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1164_ (
    .C(clk_i),
    .D(_0129_),
    .E(_0120_),
    .Q(_0161_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1165_ (
    .C(clk_i),
    .D(_0130_),
    .E(_0120_),
    .Q(_0162_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1166_ (
    .C(clk_i),
    .D(_0131_),
    .E(_0120_),
    .Q(_0163_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1167_ (
    .C(clk_i),
    .D(_0132_),
    .E(_0120_),
    .Q(_0164_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1168_ (
    .C(clk_i),
    .D(_0133_),
    .E(_0120_),
    .Q(_0165_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1169_ (
    .C(clk_i),
    .D(_0134_),
    .E(_0120_),
    .Q(_0166_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1170_ (
    .C(clk_i),
    .D(_0135_),
    .E(_0120_),
    .Q(_0167_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1171_ (
    .C(clk_i),
    .D(_0136_),
    .E(_0120_),
    .Q(_0168_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1172_ (
    .C(clk_i),
    .D(_0137_),
    .E(_0120_),
    .Q(_0169_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1173_ (
    .C(clk_i),
    .D(_0138_),
    .E(_0120_),
    .Q(_0170_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1174_ (
    .C(clk_i),
    .D(_0139_),
    .E(_0120_),
    .Q(_0171_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1175_ (
    .C(clk_i),
    .D(_0140_),
    .E(_0120_),
    .Q(_0172_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1176_ (
    .C(clk_i),
    .D(_0141_),
    .E(_0120_),
    .Q(_0173_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1177_ (
    .C(clk_i),
    .D(_0142_),
    .E(_0120_),
    .Q(_0174_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1178_ (
    .C(clk_i),
    .D(_0143_),
    .E(_0120_),
    .Q(_0175_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1179_ (
    .C(clk_i),
    .D(_0144_),
    .E(_0120_),
    .Q(_0176_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1180_ (
    .C(clk_i),
    .D(_0145_),
    .E(_0120_),
    .Q(_0177_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1181_ (
    .C(clk_i),
    .D(_0146_),
    .E(_0120_),
    .Q(_0178_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1182_ (
    .C(clk_i),
    .D(_0147_),
    .E(_0120_),
    .Q(_0179_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1183_ (
    .C(clk_i),
    .D(_0148_),
    .E(_0120_),
    .Q(_0180_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1184_ (
    .C(clk_i),
    .D(_0149_),
    .E(_0120_),
    .Q(_0181_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1185_ (
    .C(clk_i),
    .D(_0150_),
    .E(_0120_),
    .Q(_0182_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1186_ (
    .C(clk_i),
    .D(_0151_),
    .E(_0120_),
    .Q(_0183_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1187_ (
    .C(clk_i),
    .D(_0152_),
    .E(_0120_),
    .Q(_0184_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1188_ (
    .C(clk_i),
    .D(_0186_),
    .E(_0185_),
    .Q(_0187_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1189_ (
    .C(clk_i),
    .D(_0189_),
    .E(_0188_),
    .Q(_0202_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1190_ (
    .C(clk_i),
    .D(_0190_),
    .E(_0188_),
    .Q(_0203_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1191_ (
    .C(clk_i),
    .D(_0191_),
    .E(_0188_),
    .Q(_0204_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1192_ (
    .C(clk_i),
    .D(_0192_),
    .E(_0188_),
    .Q(_0205_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1193_ (
    .C(clk_i),
    .D(_0193_),
    .E(_0188_),
    .Q(_0206_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1194_ (
    .C(clk_i),
    .D(_0194_),
    .E(_0188_),
    .Q(_0207_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1195_ (
    .C(clk_i),
    .D(_0195_),
    .E(_0188_),
    .Q(_0208_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1196_ (
    .C(clk_i),
    .D(_0196_),
    .E(_0188_),
    .Q(_0209_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1197_ (
    .C(clk_i),
    .D(_0197_),
    .E(_0188_),
    .Q(_0210_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1198_ (
    .C(clk_i),
    .D(_0198_),
    .E(_0188_),
    .Q(_0211_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1199_ (
    .C(clk_i),
    .D(_0199_),
    .E(_0188_),
    .Q(_0212_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1200_ (
    .C(clk_i),
    .D(_0200_),
    .E(_0188_),
    .Q(_0213_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1201_ (
    .C(clk_i),
    .D(_0201_),
    .E(_0188_),
    .Q(_0214_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1202_ (
    .C(clk_i),
    .D(_0216_),
    .E(_0215_),
    .Q(_0217_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1203_ (
    .C(clk_i),
    .D(_0219_),
    .E(_0218_),
    .Q(\u_reg.aon_wkup_cause_wdata ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1204_ (
    .C(clk_i),
    .D(_0221_),
    .E(_0220_),
    .Q(_0222_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1205_ (
    .C(clk_i),
    .D(_0224_),
    .E(_0223_),
    .Q(_0256_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1206_ (
    .C(clk_i),
    .D(_0225_),
    .E(_0223_),
    .Q(_0257_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1207_ (
    .C(clk_i),
    .D(_0226_),
    .E(_0223_),
    .Q(_0258_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1208_ (
    .C(clk_i),
    .D(_0227_),
    .E(_0223_),
    .Q(_0259_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1209_ (
    .C(clk_i),
    .D(_0228_),
    .E(_0223_),
    .Q(_0260_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1210_ (
    .C(clk_i),
    .D(_0229_),
    .E(_0223_),
    .Q(_0261_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1211_ (
    .C(clk_i),
    .D(_0230_),
    .E(_0223_),
    .Q(_0262_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1212_ (
    .C(clk_i),
    .D(_0231_),
    .E(_0223_),
    .Q(_0263_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1213_ (
    .C(clk_i),
    .D(_0232_),
    .E(_0223_),
    .Q(_0264_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1214_ (
    .C(clk_i),
    .D(_0233_),
    .E(_0223_),
    .Q(_0265_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1215_ (
    .C(clk_i),
    .D(_0234_),
    .E(_0223_),
    .Q(_0266_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1216_ (
    .C(clk_i),
    .D(_0235_),
    .E(_0223_),
    .Q(_0267_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1217_ (
    .C(clk_i),
    .D(_0236_),
    .E(_0223_),
    .Q(_0268_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1218_ (
    .C(clk_i),
    .D(_0237_),
    .E(_0223_),
    .Q(_0269_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1219_ (
    .C(clk_i),
    .D(_0238_),
    .E(_0223_),
    .Q(_0270_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1220_ (
    .C(clk_i),
    .D(_0239_),
    .E(_0223_),
    .Q(_0271_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1221_ (
    .C(clk_i),
    .D(_0240_),
    .E(_0223_),
    .Q(_0272_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1222_ (
    .C(clk_i),
    .D(_0241_),
    .E(_0223_),
    .Q(_0273_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1223_ (
    .C(clk_i),
    .D(_0242_),
    .E(_0223_),
    .Q(_0274_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1224_ (
    .C(clk_i),
    .D(_0243_),
    .E(_0223_),
    .Q(_0275_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1225_ (
    .C(clk_i),
    .D(_0244_),
    .E(_0223_),
    .Q(_0276_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1226_ (
    .C(clk_i),
    .D(_0245_),
    .E(_0223_),
    .Q(_0277_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1227_ (
    .C(clk_i),
    .D(_0246_),
    .E(_0223_),
    .Q(_0278_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1228_ (
    .C(clk_i),
    .D(_0247_),
    .E(_0223_),
    .Q(_0279_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1229_ (
    .C(clk_i),
    .D(_0248_),
    .E(_0223_),
    .Q(_0280_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1230_ (
    .C(clk_i),
    .D(_0249_),
    .E(_0223_),
    .Q(_0281_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1231_ (
    .C(clk_i),
    .D(_0250_),
    .E(_0223_),
    .Q(_0282_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1232_ (
    .C(clk_i),
    .D(_0251_),
    .E(_0223_),
    .Q(_0283_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1233_ (
    .C(clk_i),
    .D(_0252_),
    .E(_0223_),
    .Q(_0284_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1234_ (
    .C(clk_i),
    .D(_0253_),
    .E(_0223_),
    .Q(_0285_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1235_ (
    .C(clk_i),
    .D(_0254_),
    .E(_0223_),
    .Q(_0286_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1236_ (
    .C(clk_i),
    .D(_0255_),
    .E(_0223_),
    .Q(_0287_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1237_ (
    .C(clk_i),
    .D(_0289_),
    .E(_0288_),
    .Q(_0290_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1238_ (
    .C(clk_i),
    .D(_0292_),
    .E(_0291_),
    .Q(_0293_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1239_ (
    .C(clk_i),
    .D(_0295_),
    .E(_0294_),
    .Q(_0327_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1240_ (
    .C(clk_i),
    .D(_0296_),
    .E(_0294_),
    .Q(_0328_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1241_ (
    .C(clk_i),
    .D(_0297_),
    .E(_0294_),
    .Q(_0329_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1242_ (
    .C(clk_i),
    .D(_0298_),
    .E(_0294_),
    .Q(_0330_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1243_ (
    .C(clk_i),
    .D(_0299_),
    .E(_0294_),
    .Q(_0331_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1244_ (
    .C(clk_i),
    .D(_0300_),
    .E(_0294_),
    .Q(_0332_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1245_ (
    .C(clk_i),
    .D(_0301_),
    .E(_0294_),
    .Q(_0333_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1246_ (
    .C(clk_i),
    .D(_0302_),
    .E(_0294_),
    .Q(_0334_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1247_ (
    .C(clk_i),
    .D(_0303_),
    .E(_0294_),
    .Q(_0335_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1248_ (
    .C(clk_i),
    .D(_0304_),
    .E(_0294_),
    .Q(_0336_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1249_ (
    .C(clk_i),
    .D(_0305_),
    .E(_0294_),
    .Q(_0337_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1250_ (
    .C(clk_i),
    .D(_0306_),
    .E(_0294_),
    .Q(_0338_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1251_ (
    .C(clk_i),
    .D(_0307_),
    .E(_0294_),
    .Q(_0339_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1252_ (
    .C(clk_i),
    .D(_0308_),
    .E(_0294_),
    .Q(_0340_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1253_ (
    .C(clk_i),
    .D(_0309_),
    .E(_0294_),
    .Q(_0341_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1254_ (
    .C(clk_i),
    .D(_0310_),
    .E(_0294_),
    .Q(_0342_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1255_ (
    .C(clk_i),
    .D(_0311_),
    .E(_0294_),
    .Q(_0343_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1256_ (
    .C(clk_i),
    .D(_0312_),
    .E(_0294_),
    .Q(_0344_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1257_ (
    .C(clk_i),
    .D(_0313_),
    .E(_0294_),
    .Q(_0345_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1258_ (
    .C(clk_i),
    .D(_0314_),
    .E(_0294_),
    .Q(_0346_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1259_ (
    .C(clk_i),
    .D(_0315_),
    .E(_0294_),
    .Q(_0347_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1260_ (
    .C(clk_i),
    .D(_0316_),
    .E(_0294_),
    .Q(_0348_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1261_ (
    .C(clk_i),
    .D(_0317_),
    .E(_0294_),
    .Q(_0349_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1262_ (
    .C(clk_i),
    .D(_0318_),
    .E(_0294_),
    .Q(_0350_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1263_ (
    .C(clk_i),
    .D(_0319_),
    .E(_0294_),
    .Q(_0351_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1264_ (
    .C(clk_i),
    .D(_0320_),
    .E(_0294_),
    .Q(_0352_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1265_ (
    .C(clk_i),
    .D(_0321_),
    .E(_0294_),
    .Q(_0353_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1266_ (
    .C(clk_i),
    .D(_0322_),
    .E(_0294_),
    .Q(_0354_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1267_ (
    .C(clk_i),
    .D(_0323_),
    .E(_0294_),
    .Q(_0355_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1268_ (
    .C(clk_i),
    .D(_0324_),
    .E(_0294_),
    .Q(_0356_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1269_ (
    .C(clk_i),
    .D(_0325_),
    .E(_0294_),
    .Q(_0357_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1270_ (
    .C(clk_i),
    .D(_0326_),
    .E(_0294_),
    .Q(_0358_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1271_ (
    .C(clk_i),
    .D(_0360_),
    .E(_0359_),
    .Q(_0361_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1272_ (
    .C(clk_i),
    .D(_0363_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1273_ (
    .C(clk_i),
    .D(_0364_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1274_ (
    .C(clk_i),
    .D(_0365_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1275_ (
    .C(clk_i),
    .D(_0366_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1276_ (
    .C(clk_i),
    .D(_0367_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1277_ (
    .C(clk_i),
    .D(_0368_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1278_ (
    .C(clk_i),
    .D(_0369_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1279_ (
    .C(clk_i),
    .D(_0370_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1280_ (
    .C(clk_i),
    .D(_0371_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1281_ (
    .C(clk_i),
    .D(_0372_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1282_ (
    .C(clk_i),
    .D(_0373_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1283_ (
    .C(clk_i),
    .D(_0374_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1284_ (
    .C(clk_i),
    .D(_0375_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1285_ (
    .C(clk_i),
    .D(_0376_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1286_ (
    .C(clk_i),
    .D(_0377_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1287_ (
    .C(clk_i),
    .D(_0378_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [15]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1288_ (
    .C(clk_i),
    .D(_0379_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1289_ (
    .C(clk_i),
    .D(_0380_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1290_ (
    .C(clk_i),
    .D(_0381_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1291_ (
    .C(clk_i),
    .D(_0382_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1292_ (
    .C(clk_i),
    .D(_0383_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1293_ (
    .C(clk_i),
    .D(_0384_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1294_ (
    .C(clk_i),
    .D(_0385_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1295_ (
    .C(clk_i),
    .D(_0386_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1296_ (
    .C(clk_i),
    .D(_0387_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1297_ (
    .C(clk_i),
    .D(_0388_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1298_ (
    .C(clk_i),
    .D(_0389_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1299_ (
    .C(clk_i),
    .D(_0390_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1300_ (
    .C(clk_i),
    .D(_0391_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1301_ (
    .C(clk_i),
    .D(_0392_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1302_ (
    .C(clk_i),
    .D(_0393_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1303_ (
    .C(clk_i),
    .D(_0394_),
    .E(_0362_),
    .Q(\u_reg.aon_wdog_bite_thold_wdata [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1304_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_cause_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0617_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1305_ (
    .C(clk_aon_i),
    .D(_0617_),
    .E(1'b1),
    .Q(_0404_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1306_ (
    .C(clk_aon_i),
    .D(_0395_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_cause_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1307_ (
    .C(clk_aon_i),
    .D(_0404_),
    .E(1'b1),
    .Q(_0405_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1308_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wdog_count_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0618_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1309_ (
    .C(clk_aon_i),
    .D(_0618_),
    .E(1'b1),
    .Q(_0406_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1310_ (
    .C(clk_aon_i),
    .D(_0396_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_count_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1311_ (
    .C(clk_aon_i),
    .D(_0406_),
    .E(1'b1),
    .Q(_0407_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1312_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wdog_bite_thold_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0619_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1313_ (
    .C(clk_aon_i),
    .D(_0619_),
    .E(1'b1),
    .Q(_0408_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1314_ (
    .C(clk_aon_i),
    .D(_0397_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_bite_thold_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1315_ (
    .C(clk_aon_i),
    .D(_0408_),
    .E(1'b1),
    .Q(_0409_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1316_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wdog_bark_thold_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0620_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1317_ (
    .C(clk_aon_i),
    .D(_0620_),
    .E(1'b1),
    .Q(_0410_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1318_ (
    .C(clk_aon_i),
    .D(_0398_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_bark_thold_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1319_ (
    .C(clk_aon_i),
    .D(_0410_),
    .E(1'b1),
    .Q(_0411_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1320_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wdog_ctrl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0621_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1321_ (
    .C(clk_aon_i),
    .D(_0621_),
    .E(1'b1),
    .Q(_0412_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1322_ (
    .C(clk_aon_i),
    .D(_0399_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_ctrl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1323_ (
    .C(clk_aon_i),
    .D(_0412_),
    .E(1'b1),
    .Q(_0413_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1324_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_count_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0622_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1325_ (
    .C(clk_aon_i),
    .D(_0622_),
    .E(1'b1),
    .Q(_0414_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1326_ (
    .C(clk_aon_i),
    .D(_0400_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_count_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1327_ (
    .C(clk_aon_i),
    .D(_0414_),
    .E(1'b1),
    .Q(_0415_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1328_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_thold_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0623_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1329_ (
    .C(clk_aon_i),
    .D(_0623_),
    .E(1'b1),
    .Q(_0416_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1330_ (
    .C(clk_aon_i),
    .D(_0401_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_thold_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1331_ (
    .C(clk_aon_i),
    .D(_0416_),
    .E(1'b1),
    .Q(_0417_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1332_ (
    .C(clk_aon_i),
    .D(\u_reg.u_wkup_ctrl_cdc.u_prim_sync.req_sync.d_i ),
    .E(1'b1),
    .Q(_0624_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1333_ (
    .C(clk_aon_i),
    .D(_0624_),
    .E(1'b1),
    .Q(_0418_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1334_ (
    .C(clk_aon_i),
    .D(_0402_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_ctrl_cdc.u_prim_sync.ack_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1335_ (
    .C(clk_aon_i),
    .D(_0418_),
    .E(1'b1),
    .Q(_0419_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1336_ (
    .C(clk_aon_i),
    .D(_0625_),
    .E(1'b1),
    .Q(_0420_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1337_ (
    .C(clk_aon_i),
    .D(_0420_),
    .E(1'b1),
    .Q(_0421_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1338_ (
    .C(clk_aon_i),
    .D(_0403_),
    .E(1'b1),
    .Q(\u_reg.u_aon_tgl.req_sync.d_i ),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1339_ (
    .C(clk_aon_i),
    .D(\u_reg.u_aon_tgl.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0625_),
    .R(rst_aon_ni),
    .S(1'b1)
  );
  dffsre _1340_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_cause_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0626_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1341_ (
    .C(clk_i),
    .D(_0626_),
    .E(1'b1),
    .Q(_0445_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1342_ (
    .C(clk_i),
    .D(_0422_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_cause_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1343_ (
    .C(clk_i),
    .D(_0423_),
    .E(1'b1),
    .Q(_0446_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1344_ (
    .C(clk_i),
    .D(\u_reg.u_wdog_count_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0627_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1345_ (
    .C(clk_i),
    .D(_0627_),
    .E(1'b1),
    .Q(_0447_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1346_ (
    .C(clk_i),
    .D(_0424_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_count_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1347_ (
    .C(clk_i),
    .D(_0425_),
    .E(1'b1),
    .Q(_0448_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1348_ (
    .C(clk_i),
    .D(\u_reg.u_wdog_bite_thold_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0628_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1349_ (
    .C(clk_i),
    .D(_0628_),
    .E(1'b1),
    .Q(_0449_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1350_ (
    .C(clk_i),
    .D(_0426_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_bite_thold_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1351_ (
    .C(clk_i),
    .D(_0427_),
    .E(1'b1),
    .Q(_0450_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1352_ (
    .C(clk_i),
    .D(\u_reg.u_wdog_bark_thold_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0629_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1353_ (
    .C(clk_i),
    .D(_0629_),
    .E(1'b1),
    .Q(_0451_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1354_ (
    .C(clk_i),
    .D(_0428_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_bark_thold_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1355_ (
    .C(clk_i),
    .D(_0429_),
    .E(1'b1),
    .Q(_0452_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1356_ (
    .C(clk_i),
    .D(\u_reg.u_wdog_ctrl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0630_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1357_ (
    .C(clk_i),
    .D(_0630_),
    .E(1'b1),
    .Q(_0453_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1358_ (
    .C(clk_i),
    .D(_0430_),
    .E(1'b1),
    .Q(\u_reg.u_wdog_ctrl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1359_ (
    .C(clk_i),
    .D(_0431_),
    .E(1'b1),
    .Q(_0454_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1360_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_count_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0631_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1361_ (
    .C(clk_i),
    .D(_0631_),
    .E(1'b1),
    .Q(_0455_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1362_ (
    .C(clk_i),
    .D(_0432_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_count_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1363_ (
    .C(clk_i),
    .D(_0433_),
    .E(1'b1),
    .Q(_0456_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1364_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_thold_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0632_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1365_ (
    .C(clk_i),
    .D(_0632_),
    .E(1'b1),
    .Q(_0457_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1366_ (
    .C(clk_i),
    .D(_0434_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_thold_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1367_ (
    .C(clk_i),
    .D(_0435_),
    .E(1'b1),
    .Q(_0458_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1368_ (
    .C(clk_i),
    .D(\u_reg.u_wkup_ctrl_cdc.u_prim_sync.ack_sync.d_i ),
    .E(1'b1),
    .Q(_0633_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1369_ (
    .C(clk_i),
    .D(_0633_),
    .E(1'b1),
    .Q(_0459_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1370_ (
    .C(clk_i),
    .D(_0436_),
    .E(1'b1),
    .Q(\u_reg.u_wkup_ctrl_cdc.u_prim_sync.req_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1371_ (
    .C(clk_i),
    .D(_0437_),
    .E(1'b1),
    .Q(_0460_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1372_ (
    .C(clk_i),
    .D(_0462_),
    .E(1'b1),
    .Q(_0461_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1373_ (
    .C(clk_i),
    .D(_0438_),
    .E(1'b1),
    .Q(\u_reg.u_aon_tgl.ack_sync.d_i ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1374_ (
    .C(clk_i),
    .D(\u_reg.u_aon_tgl.req_sync.d_i ),
    .E(1'b1),
    .Q(_0634_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1375_ (
    .C(clk_i),
    .D(_0634_),
    .E(1'b1),
    .Q(_0462_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1376_ (
    .C(clk_i),
    .D(_0635_),
    .E(1'b1),
    .Q(_0463_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1377_ (
    .C(clk_i),
    .D(_0463_),
    .E(1'b1),
    .Q(_0464_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1378_ (
    .C(clk_i),
    .D(_0636_),
    .E(1'b1),
    .Q(_0465_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1379_ (
    .C(clk_i),
    .D(_0465_),
    .E(1'b1),
    .Q(_0466_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1380_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1381_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_0635_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1382_ (
    .C(clk_i),
    .D(_0439_),
    .E(1'b1),
    .Q(_0636_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1383_ (
    .C(clk_i),
    .D(_0637_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1384_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_0467_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1385_ (
    .C(clk_i),
    .D(_0638_),
    .E(1'b1),
    .Q(_0468_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1386_ (
    .C(clk_i),
    .D(_0468_),
    .E(1'b1),
    .Q(_0469_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1387_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_0637_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1388_ (
    .C(clk_i),
    .D(_0440_),
    .E(1'b1),
    .Q(_0638_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1389_ (
    .C(clk_i),
    .D(_0441_),
    .E(1'b1),
    .Q(_0470_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1390_ (
    .C(clk_i),
    .D(_0442_),
    .E(1'b1),
    .Q(_0471_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1391_ (
    .C(clk_i),
    .D(_0443_),
    .E(1'b1),
    .Q(_0472_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1392_ (
    .C(clk_i),
    .D(_0444_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1393_ (
    .C(clk_i),
    .D(\u_core.reg2hw_i.intr_state.wkup_timer_expired.q ),
    .E(1'b1),
    .Q(intr_wkup_timer_expired_o),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1394_ (
    .C(clk_i),
    .D(\u_core.reg2hw_i.intr_state.wdog_timer_bark.q ),
    .E(1'b1),
    .Q(intr_wdog_timer_bark_o),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1395_ (
    .C(clk_i),
    .D(_0474_),
    .E(_0473_),
    .Q(_0475_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1396_ (
    .C(clk_i),
    .D(_0477_),
    .E(_0476_),
    .Q(_0479_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1397_ (
    .C(clk_i),
    .D(_0478_),
    .E(_0476_),
    .Q(_0480_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1398_ (
    .C(clk_i),
    .D(_0481_),
    .E(\u_intr_hw.hw2reg_intr_state_de_o ),
    .Q(\u_core.reg2hw_i.intr_state.wdog_timer_bark.q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1399_ (
    .C(clk_i),
    .D(_0482_),
    .E(\u_intr_hw.hw2reg_intr_state_de_o ),
    .Q(\u_core.reg2hw_i.intr_state.wkup_timer_expired.q ),
    .R(rst_ni),
    .S(1'b1)
  );
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_sink  = 1'b0;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign nmi_wdog_timer_bark_o = intr_wdog_timer_bark_o;
  assign aon_timer_rst_req_o = 1'b0;
  assign wkup_req_o = 1'b0;
endmodule
