#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 18 14:54:41 2020
# Process ID: 8756
# Current directory: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.runs/synth_1
# Command line: vivado.exe -log modulPrincipal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulPrincipal.tcl
# Log file: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.runs/synth_1/modulPrincipal.vds
# Journal file: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source modulPrincipal.tcl -notrace
Command: synth_design -top modulPrincipal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.156 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port probe_in0 is neither a static name nor a globally static expression [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/modulPrincipal.vhd:56]
INFO: [Synth 8-638] synthesizing module 'modulPrincipal' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/modulPrincipal.vhd:42]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/uart_tx.vhd:46]
	Parameter BitRate bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/uart_tx.vhd:46]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/imports/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/imports/new/debounce.vhd:41]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.runs/synth_1/.Xil/Vivado-8756-LAPTOP-FAE0D0IA/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VIO'. This will prevent further optimization [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/modulPrincipal.vhd:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UART_TX'. This will prevent further optimization [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/modulPrincipal.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'modulPrincipal' (3#1) [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/new/modulPrincipal.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1024.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO'
Finished Parsing XDC File [c:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO'
Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulPrincipal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulPrincipal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1054.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.160 ; gain = 30.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.160 ; gain = 30.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VIO. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.160 ; gain = 30.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'St_reg' in module 'uart_tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'St_reg' in module 'uart_tx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   ready |                              000 |                              000
                    load |                              001 |                              001
                    send |                              010 |                              010
                 waitbit |                              011 |                              011
                   shift |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.160 ; gain = 30.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1054.160 ; gain = 30.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1054.160 ; gain = 30.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.781 ; gain = 47.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1073.152 ; gain = 48.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |vio    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    16|
|4     |LUT3   |     6|
|5     |LUT4   |    43|
|6     |LUT5   |    39|
|7     |LUT6   |    11|
|8     |FDRE   |    80|
|9     |IBUF   |     3|
|10    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.887 ; gain = 24.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1078.887 ; gain = 54.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1090.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1090.992 ; gain = 66.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 8/project_6.2/project_6.2.runs/synth_1/modulPrincipal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modulPrincipal_utilization_synth.rpt -pb modulPrincipal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 14:55:32 2020...
