<div id="pf84" class="pf w0 h0" data-page-no="84"><div class="pc pc84 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg84.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">6.2.3.1<span class="_ _b"> </span>POR Only</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The POR Only reset asserts on the POR reset source only. It resets the PMC and RTC.</div><div class="t m0 x9 hf y798 ff3 fs5 fc0 sc0 ls0 ws0">The POR Only reset also causes all other reset types to occur.</div><div class="t m0 x9 h1b ya47 ff1 fsc fc0 sc0 ls0 ws0">6.2.3.2<span class="_ _b"> </span>Chip POR not VLLS</div><div class="t m0 x9 hf ya48 ff3 fs5 fc0 sc0 ls0 ws0">The Chip POR not VLLS reset asserts on POR and LVD reset sources. It resets parts of</div><div class="t m0 x9 hf ya49 ff3 fs5 fc0 sc0 ls0 ws0">the SMC and SIM. It also resets the LPTMR.</div><div class="t m0 x9 hf ya4a ff3 fs5 fc0 sc0 ls0 ws0">The Chip POR not VLLS reset also causes these resets to occur: Chip POR, Chip Reset</div><div class="t m0 x9 hf ya4b ff3 fs5 fc0 sc0 ls0 ws0">not VLLS, and Chip Reset (including Early Chip Reset).</div><div class="t m0 x9 h1b ya4c ff1 fsc fc0 sc0 ls0 ws0">6.2.3.3<span class="_ _b"> </span>Chip POR</div><div class="t m0 x9 hf ya4d ff3 fs5 fc0 sc0 ls0 ws0">The Chip POR asserts on POR, LVD, and VLLS Wakeup reset sources. It resets the</div><div class="t m0 x9 hf ya4e ff3 fs5 fc0 sc0 ls0 ws0">Reset Pin Filter registers and parts of the SIM and MCG.</div><div class="t m0 x9 hf ya4f ff3 fs5 fc0 sc0 ls0 ws0">The Chip POR also causes the Chip Reset (including Early Chip Reset) to occur.</div><div class="t m0 x9 h1b ya50 ff1 fsc fc0 sc0 ls0 ws0">6.2.3.4<span class="_ _b"> </span>Chip Reset not VLLS</div><div class="t m0 x9 hf ya51 ff3 fs5 fc0 sc0 ls0 ws0">The Chip Reset not VLLS reset asserts on all reset sources except a VLLS Wakeup that</div><div class="t m0 x9 hf ya52 ff3 fs5 fc0 sc0 ls0 ws0">does not occur via the RESET pin. It resets parts of the SMC, LLWU, and other modules</div><div class="t m0 x9 hf ya53 ff3 fs5 fc0 sc0 ls0 ws0">that remain powered during VLLS mode.</div><div class="t m0 x9 hf ya54 ff3 fs5 fc0 sc0 ls0 ws0">The Chip Reset not VLLS reset also causes the Chip Reset (including Early Chip Reset)</div><div class="t m0 x9 hf ya55 ff3 fs5 fc0 sc0 ls0 ws0">to occur.</div><div class="t m0 x9 h1b ya56 ff1 fsc fc0 sc0 ls0 ws0">6.2.3.5<span class="_ _b"> </span>Early Chip Reset</div><div class="t m0 x9 hf ya57 ff3 fs5 fc0 sc0 ls0 ws0">The Early Chip Reset asserts on all reset sources. It resets only the flash memory module.</div><div class="t m0 x9 hf ya58 ff3 fs5 fc0 sc0 ls0 ws0">It negates before flash memory initialization begins (&quot;earlier&quot; than when the Chip Reset</div><div class="t m0 x9 hf ya59 ff3 fs5 fc0 sc0 ls0">negates).</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Reset</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">132<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
