and r0, r1, r2, lsr 1
mvn r2, r0, lsr 1
