Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema_testSchema_sch_tb_isim_beh.exe -prj C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema_testSchema_sch_tb_beh.prj work.testSchema_testSchema_sch_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/writeByte.vhd" into library work
Parsing VHDL file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/readByte.vhd" into library work
Parsing VHDL file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/modul.vhd" into library work
Parsing VHDL file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema.vhf" into library work
Parsing VHDL file "C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 109256 KB
Fuse CPU Usage: 374 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity writeByte [writebyte_default]
Compiling architecture behavioral of entity readByte [readbyte_default]
Compiling architecture behavioral of entity modul [modul_default]
Compiling architecture behavioral of entity testSchema [testschema_default]
Compiling architecture behavioral of entity testschema_testschema_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/lab/Downloads/projekt-master/projekt-master/v4/testSchema_testSchema_sch_tb_isim_beh.exe
Fuse Memory Usage: 130296 KB
Fuse CPU Usage: 639 ms
