// Seed: 3848124468
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output wand id_2,
    input tri1 id_3,
    output wire id_4,
    output wor id_5
    , id_16,
    output wire id_6,
    input tri0 module_0,
    input supply1 id_8,
    output tri0 id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12,
    output tri id_13,
    output tri0 id_14
);
  assign id_6 = id_10;
  wire id_17;
  wire id_18;
  assign id_9 = !id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri id_2,
    input tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 module_1,
    input tri id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri0 id_13,
    output wor id_14,
    output tri1 id_15
);
  assign id_12 = id_9;
  module_0(
      id_0,
      id_15,
      id_14,
      id_3,
      id_15,
      id_15,
      id_15,
      id_3,
      id_1,
      id_12,
      id_8,
      id_6,
      id_6,
      id_12,
      id_7
  );
endmodule
