BEGIN fifo32

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL

## Bus Interfaces
BUS_INTERFACE BUS=SFIFO32, BUS_STD=SFIFO32_STD, BUS_TYPE=INITIATOR
BUS_INTERFACE BUS=MFIFO32, BUS_STD=MFIFO32_STD, BUS_TYPE=INITIATOR

PARAMETER C_FIFO32_DEPTH = 16, DT = INTEGER, RANGE = (1:65535), DESC = Depth of the FIFO, BUS = SFIFO32:MFIFO32
#PARAMETER C_FIFO32_AWIDTH = 4, DT = INTEGER, RANGE = (1:32), DESC = Width of remainder and fill signals, IPLEVEL_UPDATE_VALUE_PROC = update_awidth, BUS=SFIFO32:MFIFO32


## Peripheral ports
PORT Rst = "", DIR=I

PORT FIFO32_S_Clk  = FIFO32_S_Clk,  DIR=I, SIGIS=Clk	#,  BUS=SFIFO32
PORT FIFO32_S_Data = FIFO32_S_Data, DIR=O, VEC=[0:31], BUS=SFIFO32
PORT FIFO32_S_Rd   = FIFO32_S_Rd,   DIR=I,             BUS=SFIFO32
PORT FIFO32_S_Fill = FIFO32_S_Fill, DIR=O, VEC=[0:15], BUS=SFIFO32

PORT FIFO32_M_Clk  = FIFO32_M_Clk,  DIR=I, SIGIS=Clk	#,  BUS=MFIFO32
PORT FIFO32_M_Data = FIFO32_M_Data, DIR=I, VEC=[0:31], BUS=MFIFO32
PORT FIFO32_M_Wr   = FIFO32_M_Wr,   DIR=I,             BUS=MFIFO32
PORT FIFO32_M_Rem  = FIFO32_M_Rem,  DIR=O, VEC=[0:15], BUS=MFIFO32


END
