0.6
2019.2
Nov  6 2019
21:42:20
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/AESL_autobram_res.v,1626126035,systemVerilog,,,,AESL_autobram_res,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/AESL_autobram_x.v,1626126035,systemVerilog,,,,AESL_autobram_x,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v,1626126035,systemVerilog,,,,AESL_axi_slave_CRTL_BUS,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.autotb.v,1626126035,systemVerilog,,,,apatb_crazyFunction_top,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.v,1626125904,systemVerilog,,,,crazyFunction,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_CRTL_BUS_s_axi.v,1626125906,systemVerilog,,,,crazyFunction_CRTL_BUS_s_axi,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fadfYi.v,1626125905,systemVerilog,,,,crazyFunction_fadfYi,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fexibs.v,1626125906,systemVerilog,,,,crazyFunction_fexibs,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fmug8j.v,1626125905,systemVerilog,,,,crazyFunction_fmug8j,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fsqhbi.v,1626125906,systemVerilog,,,,crazyFunction_fsqhbi,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_muljbC.v,1626125906,systemVerilog,,,,crazyFunction_muljbC;crazyFunction_muljbC_MulnS_0,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_mulmb6.v,1626125906,systemVerilog,,,,crazyFunction_mulmb6;crazyFunction_mulmb6_DSP48_0,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_mulncg.v,1626125906,systemVerilog,,,,crazyFunction_mulncg;crazyFunction_mulncg_DSP48_1,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_muxkbM.v,1626125906,systemVerilog,,,,crazyFunction_muxkbM,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_muxlbW.v,1626125906,systemVerilog,,,,crazyFunction_muxlbW,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_refbkb.v,1626125906,systemVerilog,,,,crazyFunction_refbkb;crazyFunction_refbkb_rom,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_seccud.v,1626125906,systemVerilog,,,,crazyFunction_seccud;crazyFunction_seccud_rom,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_secdEe.v,1626125906,systemVerilog,,,,crazyFunction_secdEe;crazyFunction_secdEe_rom,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_seceOg.v,1626125906,systemVerilog,,,,crazyFunction_seceOg;crazyFunction_seceOg_rom,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fadd_3_full_dsp_32.vhd,1626126071,vhdl,,,,crazyfunction_ap_fadd_3_full_dsp_32,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fexp_7_full_dsp_32.vhd,1626126066,vhdl,,,,crazyfunction_ap_fexp_7_full_dsp_32,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fmul_2_max_dsp_32.vhd,1626126078,vhdl,,,,crazyfunction_ap_fmul_2_max_dsp_32,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fsqrt_10_no_dsp_32.vhd,1626126061,vhdl,,,,crazyfunction_ap_fsqrt_10_no_dsp_32,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/scaled_fixed2ieee.v,1626125904,systemVerilog,,,,scaled_fixed2ieee,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
