strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a87dc90>",
		fillcolor=cadetblue,
		label="17:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a87dc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"17:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3b0a871090>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:CA" -> "17:BS"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f3b0a87d510>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:CS" -> "17:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3b0a5ce590>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3b0a863e50>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3b0a863150>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3b0a866690>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "19:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f3b0a5c3690>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3b0a8f5e50>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3b0a86a090>",
		fillcolor=turquoise,
		label="6:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "6:BL"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a863510>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a863510>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a871490>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a871490>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a5ce2d0>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a5ce2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"19:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a866b10>",
		fillcolor=cadetblue,
		label="19:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a866b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a5d6850>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3b0a5d6850>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:BL" -> "7:CS"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"19:CA" -> "19:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
}
