============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Jan 24 2024  03:16:27 am
  Module:                 picorv32
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       58  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          58  100.00                     79.94  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops              1706   87.00                     84.35  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops           1706   87.00                         -  
 Total Ungated Flip-flops          255   13.00                         -  
 Enable not found                  238   93.33                         -  
 Register bank width too small      17    6.67                         -  
--------------------------------------------------------------------------
 Total Flip-flops                 1961  100.00                         -  
--------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     1961       1961     1706 (87.00%) 255 (13.00%) 
---------------------------------------------------------


