# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RED_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_SL_BY_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_SL_BY_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_SL_BY_1
# -- Compiling architecture Behavioral of RED_SL_BY_1
# End time: 17:43:08 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:08 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RED
# -- Compiling architecture Behavioral of RED
# End time: 17:43:10 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:10 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RED_PC
# -- Compiling architecture Behavioral of RED_PC
# End time: 17:43:12 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_INST_MEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:12 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_INST_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_INST_MEM
# -- Compiling architecture Behavioral of RED_INST_MEM
# End time: 17:43:15 on May 09,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_CONTROL_UNIT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:15 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_CONTROL_UNIT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_CONTROL_UNIT
# -- Compiling architecture Behavioral of RED_CONTROL_UNIT
# End time: 17:43:17 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_REGISTER_FILE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:17 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_REGISTER_FILE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_REGISTER_FILE
# -- Compiling architecture Behavioral of RED_REGISTER_FILE
# End time: 17:43:19 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:19 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_ALU
# -- Compiling architecture Behavioral of RED_ALU
# End time: 17:43:21 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_ALU_SRC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:21 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_ALU_SRC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_MUX_FOR_ALU_SRC
# -- Compiling architecture Behavioral of RED_MUX_FOR_ALU_SRC
# End time: 17:43:23 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_MEM_TO_REG.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:23 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_MEM_TO_REG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_MUX_FOR_MEM_TO_REG
# -- Compiling architecture Behavioral of RED_MUX_FOR_MEM_TO_REG
# End time: 17:43:25 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_RED_PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:26 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_MUX_FOR_RED_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_MUX_FOR_RED_PC
# -- Compiling architecture Behavioral of RED_MUX_FOR_RED_PC
# End time: 17:43:27 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_DATA_MEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:28 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_DATA_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_DATA_MEM
# -- Compiling architecture Behavioral of RED_DATA_MEM
# End time: 17:43:29 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_ADDER_PC_P4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:30 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_ADDER_PC_P4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_ADDER_FOR_PC_P4
# -- Compiling architecture Behavioral of RED_ADDER_FOR_PC_P4
# End time: 17:43:32 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_ADDER_FOR_BRANCH.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:32 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_ADDER_FOR_BRANCH.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_ADDER_FOR_BRANCH
# -- Compiling architecture Behavioral of RED_ADDER_FOR_BRANCH
# End time: 17:43:34 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:34 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RED_STAGE1
# -- Compiling architecture Behavioral of RED_STAGE1
# End time: 17:43:36 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:36 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_STAGE2
# -- Compiling architecture Behavioral of RED_STAGE2
# End time: 17:43:38 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_IMM_GEN.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:38 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_IMM_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_IMM_GEN
# -- Compiling architecture Behavioral of RED_IMM_GEN
# End time: 17:43:40 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:40 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_STAGE3
# -- Compiling architecture Behavioral of RED_STAGE3
# End time: 17:43:42 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:42 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_STAGE4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_STAGE4
# -- Compiling architecture Behavioral of RED_STAGE4
# End time: 17:43:44 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_REG1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:45 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_REG1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_REG1
# -- Compiling architecture Behavioral of RED_REG1
# End time: 17:43:47 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_REG2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:47 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_REG2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_REG2
# -- Compiling architecture Behavioral of RED_REG2
# End time: 17:43:48 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {//wsl.localhost/Ubuntu/home/gaith/red/RED_REG3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:49 on May 09,2025
# vcom -reportprogress 300 -93 -work work //wsl.localhost/Ubuntu/home/gaith/red/RED_REG3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RED_REG3
# -- Compiling architecture Behavioral of RED_REG3
# End time: 17:43:51 on May 09,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vsim work.red
# vsim work.red 
# Start time: 17:44:59 on May 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.red(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.red_stage1(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.red_mux_for_red_pc(behavioral)
# Loading work.red_pc(behavioral)
# Loading work.red_adder_for_pc_p4(behavioral)
# Loading work.red_inst_mem(behavioral)
# Loading work.red_reg1(behavioral)
# Loading work.red_stage2(behavioral)
# Loading work.red_control_unit(behavioral)
# Loading work.red_register_file(behavioral)
# Loading work.red_imm_gen(behavioral)
# Loading work.red_reg2(behavioral)
# Loading work.red_stage3(behavioral)
# Loading work.red_sl_by_1(behavioral)
# Loading work.red_adder_for_branch(behavioral)
# Loading work.red_mux_for_alu_src(behavioral)
# Loading work.red_alu(behavioral)
# Loading work.red_reg3(behavioral)
# Loading work.red_stage4(behavioral)
# Loading work.red_data_mem(behavioral)
# Loading work.red_mux_for_mem_to_reg(behavioral)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -position end  sim:/red/RED_CLOCK
add wave -position end  sim:/red/temp1
add wave -position end  sim:/red/temp3
add wave -position end  sim:/red/temp2
add wave -position end  sim:/red/RED_STAGE1_INPUT_RED_SELECT
add wave -position end  sim:/red/RED_STAGE1_INPUT_RED_BRANCH_ADD
add wave -position end  sim:/red/RED_STAGE1_INPUT_RED_Pc_P4
add wave -position end  sim:/red/RED_STAGE1_OUTPUT_RED_ADDRESS
add wave -position end  sim:/red/RED_STAGE1_OUTPUT_RED_Pc_P4
add wave -position end  sim:/red/RED_STAGE1_OUTPUT_RED_INSTRUCTION
add wave -position end  sim:/red/RED_STAGE2_INPUT_RED_INSTRUCTION
add wave -position end  sim:/red/RED_STAGE2_INPUT_RED_ADDRESS
add wave -position end  sim:/red/RED_STAGE2_INPUT_RED_WRITE_DATA
add wave -position end  sim:/red/RED_STAGE2_INPUT_RED_WRITE_REG
add wave -position end  sim:/red/RED_STAGE2_INPUT_RED_REG_WRITE_IN
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_ADDRESS_OUT
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_DATA1
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_DATA2
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_EXTENDET_IMM
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_INSTRUCTION_OUT
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_ALU_OP
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_ALU_SRC
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_BRANCH
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_MEM_TO_REG
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_MEM_READ
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_MEM_WRITE
add wave -position end  sim:/red/RED_STAGE2_OUTPUT_RED_REG_WRITE_CTRL
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_PC_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_READ_DATA1_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_READ_DATA2_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_IMMEDIATE_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_INSTRUCTION_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_ALU_SRC_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_BRANCH_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_MEM_TO_REG_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_MEM_READ_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_MEM_WRITE_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_REG_WRITE_CTRL_IN
add wave -position end  sim:/red/RED_STAGE3_INPUT_RED_ALU_OP_IN
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_INSTRUCTION_OUT
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_ALU_INPUT_B
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_BRANCH_TARGET
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_ALU_RESULTS
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_ALU_ZERO
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_BRANCH
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_MEM_TO_REG
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_MEM_READ
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_MEM_WRITE
add wave -position end  sim:/red/RED_STAGE3_OUTPUT_RED_REG_WRITE_CTRL
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_MEM_TO_REG_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_MEM_READ_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_MEM_WRITE_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_REG_WRITE_CTRL_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_ALU_RESULTS_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_ALU_ZERO_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_ALU_INPUT_B_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_BRANCH_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_BRANCH_TARGET_IN
add wave -position end  sim:/red/RED_STAGE4_INPUT_RED_INSTRUCTION_IN
add wave -position end  sim:/red/RED_STAGE4_OUTPUT_RED_REG_WRITE_CTRL_OUT
add wave -position end  sim:/red/RED_STAGE4_OUTPUT_RED_INSTRUCTION_OUT
add wave -position end  sim:/red/RED_STAGE4_OUTPUT_RED_BRANCH_SELECT
add wave -position end  sim:/red/RED_STAGE4_OUTPUT_RED_BRANCH_TARGET
add wave -position end  sim:/red/RED_STAGE4_OUTPUT_RED_WRITE_BACK_DATA
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lolde  Hostname: GAITH  ProcessID: 43484
#           Attempting to use alternate WLF file "./wlftv4ctdj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv4ctdj
add wave -position 1  sim:/red/STAGE2/RF/RED_REG_WRITE
add wave -position 2  sim:/red/STAGE2/RF/RED_REG1
add wave -position 3  sim:/red/STAGE2/RF/RED_REG2
add wave -position 4  sim:/red/STAGE2/RF/RED_WRITE_REG
add wave -position 5  sim:/red/STAGE2/RF/RED_WRITE_DATA
add wave -position 6  sim:/red/STAGE2/RF/RED_DATA1
add wave -position 7  sim:/red/STAGE2/RF/RED_DATA2
add wave -position 8  sim:/red/STAGE2/RF/RED_REGISTER
force -freeze sim:/red/RED_CLOCK 1 0, 0 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /red/STAGE4/DATA_MEMORY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /red/STAGE2/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /red/STAGE2/RF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /red/STAGE1/U3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 2  Instance: /red/STAGE4/DATA_MEMORY
run
run
run
run
run
run
run
run
# End time: 17:53:00 on May 09,2025, Elapsed time: 0:08:01
# Errors: 14, Warnings: 7
