# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/pink/share/ysyx-2024/verilog_ex/mux/vsrc/mux.v /home/pink/share/ysyx-2024/verilog_ex/mux/vsrc/mux_temple.v /home/pink/share/ysyx-2024/verilog_ex/mux/vsrc/top.v /home/pink/share/ysyx-2024/verilog_ex/mux/csrc/main.cpp /home/pink/share/ysyx-2024/verilog_ex/mux/build/auto_bind.cpp /home/pink/share/ysyx-2024/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/pink/share/ysyx-2024/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/pink/share/ysyx-2024/verilog_ex/mux/build/top"
T      3000      364  1740816820           0  1740816820           0 "./build/obj_dir/Vtop.cpp"
T      2708      363  1740816820           0  1740816820           0 "./build/obj_dir/Vtop.h"
T      2455      372  1740816820           0  1740816820           0 "./build/obj_dir/Vtop.mk"
T       738      361  1740816820           0  1740816820           0 "./build/obj_dir/Vtop__Syms.cpp"
T       921      362  1740816820           0  1740816820           0 "./build/obj_dir/Vtop__Syms.h"
T      1152      365  1740816820           0  1740816820           0 "./build/obj_dir/Vtop___024root.h"
T      1357      369  1740816820           0  1740816820           0 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833      367  1740816820           0  1740816820           0 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7780      370  1740816820           0  1740816820           0 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6198      368  1740816820           0  1740816820           0 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614      366  1740816820           0  1740816820           0 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       782      373  1740816820           0  1740816820           0 "./build/obj_dir/Vtop__ver.d"
T         0        0  1740816820           0  1740816820           0 "./build/obj_dir/Vtop__verFiles.dat"
T      1621      371  1740816820           0  1740816820           0 "./build/obj_dir/Vtop_classes.mk"
S       852      160  1740728877           0  1740728877           0 "/home/pink/share/ysyx-2024/verilog_ex/mux/vsrc/mux.v"
S      1804      107  1740726393           0  1740726393           0 "/home/pink/share/ysyx-2024/verilog_ex/mux/vsrc/mux_temple.v"
S       221      106  1740814584           0  1740814584           0 "/home/pink/share/ysyx-2024/verilog_ex/mux/vsrc/top.v"
S  20938328  1319054  1737784464   376393045  1737784464   376393045 "/usr/local/bin/verilator_bin"
S      3275  1319124  1737784464   571401153  1737784464   571401153 "/usr/local/share/verilator/include/verilated_std.sv"
