// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_we0,
        exp_x_31_d0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_we0,
        exp_x_30_d0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_we0,
        exp_x_29_d0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_we0,
        exp_x_28_d0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_we0,
        exp_x_27_d0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_we0,
        exp_x_26_d0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_we0,
        exp_x_25_d0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_we0,
        exp_x_24_d0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_we0,
        exp_x_23_d0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_we0,
        exp_x_22_d0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_we0,
        exp_x_21_d0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_we0,
        exp_x_20_d0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_we0,
        exp_x_19_d0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_we0,
        exp_x_18_d0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_we0,
        exp_x_17_d0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_we0,
        exp_x_16_d0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_we0,
        exp_x_15_d0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_we0,
        exp_x_14_d0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_we0,
        exp_x_13_d0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_we0,
        exp_x_12_d0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_we0,
        exp_x_11_d0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_we0,
        exp_x_10_d0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_we0,
        exp_x_9_d0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_we0,
        exp_x_8_d0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_we0,
        exp_x_7_d0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_we0,
        exp_x_6_d0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_we0,
        exp_x_5_d0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_we0,
        exp_x_4_d0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_we0,
        exp_x_3_d0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_we0,
        exp_x_2_d0,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_we0,
        exp_x_1_d0,
        exp_x_address0,
        exp_x_ce0,
        exp_x_we0,
        exp_x_d0,
        select_ln1256,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        max_val_31,
        sub_ln1179,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] exp_x_31_address0;
output   exp_x_31_ce0;
output   exp_x_31_we0;
output  [31:0] exp_x_31_d0;
output  [7:0] exp_x_30_address0;
output   exp_x_30_ce0;
output   exp_x_30_we0;
output  [31:0] exp_x_30_d0;
output  [7:0] exp_x_29_address0;
output   exp_x_29_ce0;
output   exp_x_29_we0;
output  [31:0] exp_x_29_d0;
output  [7:0] exp_x_28_address0;
output   exp_x_28_ce0;
output   exp_x_28_we0;
output  [31:0] exp_x_28_d0;
output  [7:0] exp_x_27_address0;
output   exp_x_27_ce0;
output   exp_x_27_we0;
output  [31:0] exp_x_27_d0;
output  [7:0] exp_x_26_address0;
output   exp_x_26_ce0;
output   exp_x_26_we0;
output  [31:0] exp_x_26_d0;
output  [7:0] exp_x_25_address0;
output   exp_x_25_ce0;
output   exp_x_25_we0;
output  [31:0] exp_x_25_d0;
output  [7:0] exp_x_24_address0;
output   exp_x_24_ce0;
output   exp_x_24_we0;
output  [31:0] exp_x_24_d0;
output  [7:0] exp_x_23_address0;
output   exp_x_23_ce0;
output   exp_x_23_we0;
output  [31:0] exp_x_23_d0;
output  [7:0] exp_x_22_address0;
output   exp_x_22_ce0;
output   exp_x_22_we0;
output  [31:0] exp_x_22_d0;
output  [7:0] exp_x_21_address0;
output   exp_x_21_ce0;
output   exp_x_21_we0;
output  [31:0] exp_x_21_d0;
output  [7:0] exp_x_20_address0;
output   exp_x_20_ce0;
output   exp_x_20_we0;
output  [31:0] exp_x_20_d0;
output  [7:0] exp_x_19_address0;
output   exp_x_19_ce0;
output   exp_x_19_we0;
output  [31:0] exp_x_19_d0;
output  [7:0] exp_x_18_address0;
output   exp_x_18_ce0;
output   exp_x_18_we0;
output  [31:0] exp_x_18_d0;
output  [7:0] exp_x_17_address0;
output   exp_x_17_ce0;
output   exp_x_17_we0;
output  [31:0] exp_x_17_d0;
output  [7:0] exp_x_16_address0;
output   exp_x_16_ce0;
output   exp_x_16_we0;
output  [31:0] exp_x_16_d0;
output  [7:0] exp_x_15_address0;
output   exp_x_15_ce0;
output   exp_x_15_we0;
output  [31:0] exp_x_15_d0;
output  [7:0] exp_x_14_address0;
output   exp_x_14_ce0;
output   exp_x_14_we0;
output  [31:0] exp_x_14_d0;
output  [7:0] exp_x_13_address0;
output   exp_x_13_ce0;
output   exp_x_13_we0;
output  [31:0] exp_x_13_d0;
output  [7:0] exp_x_12_address0;
output   exp_x_12_ce0;
output   exp_x_12_we0;
output  [31:0] exp_x_12_d0;
output  [7:0] exp_x_11_address0;
output   exp_x_11_ce0;
output   exp_x_11_we0;
output  [31:0] exp_x_11_d0;
output  [7:0] exp_x_10_address0;
output   exp_x_10_ce0;
output   exp_x_10_we0;
output  [31:0] exp_x_10_d0;
output  [7:0] exp_x_9_address0;
output   exp_x_9_ce0;
output   exp_x_9_we0;
output  [31:0] exp_x_9_d0;
output  [7:0] exp_x_8_address0;
output   exp_x_8_ce0;
output   exp_x_8_we0;
output  [31:0] exp_x_8_d0;
output  [7:0] exp_x_7_address0;
output   exp_x_7_ce0;
output   exp_x_7_we0;
output  [31:0] exp_x_7_d0;
output  [7:0] exp_x_6_address0;
output   exp_x_6_ce0;
output   exp_x_6_we0;
output  [31:0] exp_x_6_d0;
output  [7:0] exp_x_5_address0;
output   exp_x_5_ce0;
output   exp_x_5_we0;
output  [31:0] exp_x_5_d0;
output  [7:0] exp_x_4_address0;
output   exp_x_4_ce0;
output   exp_x_4_we0;
output  [31:0] exp_x_4_d0;
output  [7:0] exp_x_3_address0;
output   exp_x_3_ce0;
output   exp_x_3_we0;
output  [31:0] exp_x_3_d0;
output  [7:0] exp_x_2_address0;
output   exp_x_2_ce0;
output   exp_x_2_we0;
output  [31:0] exp_x_2_d0;
output  [7:0] exp_x_1_address0;
output   exp_x_1_ce0;
output   exp_x_1_we0;
output  [31:0] exp_x_1_d0;
output  [7:0] exp_x_address0;
output   exp_x_ce0;
output   exp_x_we0;
output  [31:0] exp_x_d0;
input  [11:0] select_ln1256;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
input  [31:0] max_val_31;
input  [7:0] sub_ln1179;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;

reg ap_idle;
reg exp_x_31_ce0;
reg exp_x_31_we0;
reg exp_x_30_ce0;
reg exp_x_30_we0;
reg exp_x_29_ce0;
reg exp_x_29_we0;
reg exp_x_28_ce0;
reg exp_x_28_we0;
reg exp_x_27_ce0;
reg exp_x_27_we0;
reg exp_x_26_ce0;
reg exp_x_26_we0;
reg exp_x_25_ce0;
reg exp_x_25_we0;
reg exp_x_24_ce0;
reg exp_x_24_we0;
reg exp_x_23_ce0;
reg exp_x_23_we0;
reg exp_x_22_ce0;
reg exp_x_22_we0;
reg exp_x_21_ce0;
reg exp_x_21_we0;
reg exp_x_20_ce0;
reg exp_x_20_we0;
reg exp_x_19_ce0;
reg exp_x_19_we0;
reg exp_x_18_ce0;
reg exp_x_18_we0;
reg exp_x_17_ce0;
reg exp_x_17_we0;
reg exp_x_16_ce0;
reg exp_x_16_we0;
reg exp_x_15_ce0;
reg exp_x_15_we0;
reg exp_x_14_ce0;
reg exp_x_14_we0;
reg exp_x_13_ce0;
reg exp_x_13_we0;
reg exp_x_12_ce0;
reg exp_x_12_we0;
reg exp_x_11_ce0;
reg exp_x_11_we0;
reg exp_x_10_ce0;
reg exp_x_10_we0;
reg exp_x_9_ce0;
reg exp_x_9_we0;
reg exp_x_8_ce0;
reg exp_x_8_we0;
reg exp_x_7_ce0;
reg exp_x_7_we0;
reg exp_x_6_ce0;
reg exp_x_6_we0;
reg exp_x_5_ce0;
reg exp_x_5_we0;
reg exp_x_4_ce0;
reg exp_x_4_we0;
reg exp_x_3_ce0;
reg exp_x_3_we0;
reg exp_x_2_ce0;
reg exp_x_2_we0;
reg exp_x_1_ce0;
reg exp_x_1_we0;
reg exp_x_ce0;
reg exp_x_we0;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1167_fu_1320_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] lshr_ln2_reg_1524;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter1_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter2_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter3_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter4_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter5_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter6_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter7_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter8_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter9_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter10_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter11_reg;
reg   [4:0] lshr_ln2_reg_1524_pp0_iter12_reg;
reg   [31:0] x_0_load_reg_1684;
reg   [31:0] x_1_load_reg_1689;
reg   [31:0] x_2_load_reg_1694;
reg   [31:0] x_3_load_reg_1699;
reg   [31:0] x_4_load_reg_1704;
reg   [31:0] x_5_load_reg_1709;
reg   [31:0] x_6_load_reg_1714;
reg   [31:0] x_7_load_reg_1719;
reg   [31:0] x_8_load_reg_1724;
reg   [31:0] x_9_load_reg_1729;
reg   [31:0] x_10_load_reg_1734;
reg   [31:0] x_11_load_reg_1739;
reg   [31:0] x_12_load_reg_1744;
reg   [31:0] x_13_load_reg_1749;
reg   [31:0] x_14_load_reg_1754;
reg   [31:0] x_15_load_reg_1759;
reg   [31:0] x_0_load_2_reg_1764;
reg   [31:0] x_1_load_2_reg_1769;
reg   [31:0] x_2_load_2_reg_1774;
reg   [31:0] x_3_load_2_reg_1779;
reg   [31:0] x_4_load_2_reg_1784;
reg   [31:0] x_5_load_2_reg_1789;
reg   [31:0] x_6_load_2_reg_1794;
reg   [31:0] x_7_load_2_reg_1799;
reg   [31:0] x_8_load_2_reg_1804;
reg   [31:0] x_9_load_2_reg_1809;
reg   [31:0] x_10_load_2_reg_1814;
reg   [31:0] x_11_load_2_reg_1819;
reg   [31:0] x_12_load_2_reg_1824;
reg   [31:0] x_13_load_2_reg_1829;
reg   [31:0] x_14_load_2_reg_1834;
reg   [31:0] x_15_load_2_reg_1839;
wire   [31:0] grp_fu_992_p2;
reg   [31:0] x_assign_reg_1844;
wire   [31:0] grp_fu_996_p2;
reg   [31:0] x_assign_1_reg_1849;
wire   [31:0] grp_fu_1000_p2;
reg   [31:0] x_assign_2_reg_1854;
wire   [31:0] grp_fu_1004_p2;
reg   [31:0] x_assign_3_reg_1859;
wire   [31:0] grp_fu_1008_p2;
reg   [31:0] x_assign_4_reg_1864;
wire   [31:0] grp_fu_1012_p2;
reg   [31:0] x_assign_5_reg_1869;
wire   [31:0] grp_fu_1016_p2;
reg   [31:0] x_assign_6_reg_1874;
wire   [31:0] grp_fu_1020_p2;
reg   [31:0] x_assign_7_reg_1879;
wire   [31:0] grp_fu_1024_p2;
reg   [31:0] x_assign_8_reg_1884;
wire   [31:0] grp_fu_1028_p2;
reg   [31:0] x_assign_9_reg_1889;
wire   [31:0] grp_fu_1032_p2;
reg   [31:0] x_assign_s_reg_1894;
wire   [31:0] grp_fu_1036_p2;
reg   [31:0] x_assign_10_reg_1899;
wire   [31:0] grp_fu_1040_p2;
reg   [31:0] x_assign_11_reg_1904;
wire   [31:0] grp_fu_1044_p2;
reg   [31:0] x_assign_12_reg_1909;
wire   [31:0] grp_fu_1048_p2;
reg   [31:0] x_assign_13_reg_1914;
wire   [31:0] grp_fu_1052_p2;
reg   [31:0] x_assign_14_reg_1919;
wire   [31:0] grp_fu_1056_p2;
reg   [31:0] x_assign_15_reg_1924;
wire   [31:0] grp_fu_1060_p2;
reg   [31:0] x_assign_16_reg_1929;
wire   [31:0] grp_fu_1064_p2;
reg   [31:0] x_assign_17_reg_1934;
wire   [31:0] grp_fu_1068_p2;
reg   [31:0] x_assign_18_reg_1939;
wire   [31:0] grp_fu_1072_p2;
reg   [31:0] x_assign_19_reg_1944;
wire   [31:0] grp_fu_1076_p2;
reg   [31:0] x_assign_20_reg_1949;
wire   [31:0] grp_fu_1080_p2;
reg   [31:0] x_assign_21_reg_1954;
wire   [31:0] grp_fu_1084_p2;
reg   [31:0] x_assign_22_reg_1959;
wire   [31:0] grp_fu_1088_p2;
reg   [31:0] x_assign_23_reg_1964;
wire   [31:0] grp_fu_1092_p2;
reg   [31:0] x_assign_24_reg_1969;
wire   [31:0] grp_fu_1096_p2;
reg   [31:0] x_assign_25_reg_1974;
wire   [31:0] grp_fu_1100_p2;
reg   [31:0] x_assign_26_reg_1979;
wire   [31:0] grp_fu_1104_p2;
reg   [31:0] x_assign_27_reg_1984;
wire   [31:0] grp_fu_1108_p2;
reg   [31:0] x_assign_28_reg_1989;
wire   [31:0] grp_fu_1112_p2;
reg   [31:0] x_assign_29_reg_1994;
wire   [31:0] grp_fu_1116_p2;
reg   [31:0] x_assign_30_reg_1999;
wire   [63:0] zext_ln1177_1_fu_1346_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1177_3_fu_1392_p1;
wire   [63:0] zext_ln1179_1_fu_1431_p1;
reg   [9:0] idx_fu_154;
wire   [9:0] add_ln1167_fu_1412_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
wire   [31:0] grp_fu_1120_p2;
wire   [31:0] grp_fu_1126_p2;
wire   [31:0] grp_fu_1132_p2;
wire   [31:0] grp_fu_1138_p2;
wire   [31:0] grp_fu_1144_p2;
wire   [31:0] grp_fu_1150_p2;
wire   [31:0] grp_fu_1156_p2;
wire   [31:0] grp_fu_1162_p2;
wire   [31:0] grp_fu_1168_p2;
wire   [31:0] grp_fu_1174_p2;
wire   [31:0] grp_fu_1180_p2;
wire   [31:0] grp_fu_1186_p2;
wire   [31:0] grp_fu_1192_p2;
wire   [31:0] grp_fu_1198_p2;
wire   [31:0] grp_fu_1204_p2;
wire   [31:0] grp_fu_1210_p2;
wire   [31:0] grp_fu_1216_p2;
wire   [31:0] grp_fu_1222_p2;
wire   [31:0] grp_fu_1228_p2;
wire   [31:0] grp_fu_1234_p2;
wire   [31:0] grp_fu_1240_p2;
wire   [31:0] grp_fu_1246_p2;
wire   [31:0] grp_fu_1252_p2;
wire   [31:0] grp_fu_1258_p2;
wire   [31:0] grp_fu_1264_p2;
wire   [31:0] grp_fu_1270_p2;
wire   [31:0] grp_fu_1276_p2;
wire   [31:0] grp_fu_1282_p2;
wire   [31:0] grp_fu_1288_p2;
wire   [31:0] grp_fu_1294_p2;
wire   [31:0] grp_fu_1300_p2;
wire   [31:0] grp_fu_1306_p2;
wire   [5:0] lshr_ln1_fu_1326_p4;
wire   [11:0] zext_ln1177_fu_1336_p1;
wire   [11:0] add_ln1177_fu_1340_p2;
wire   [5:0] or_ln1177_fu_1376_p2;
wire   [11:0] zext_ln1177_2_fu_1382_p1;
wire   [11:0] add_ln1177_1_fu_1386_p2;
wire   [7:0] zext_ln1179_fu_1423_p1;
wire   [7:0] add_ln1179_fu_1426_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_reg_1684),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_992_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_reg_1689),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_996_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_reg_1694),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1000_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_reg_1699),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1004_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_reg_1704),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1008_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_5_load_reg_1709),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1012_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_reg_1714),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1016_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_reg_1719),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1020_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_reg_1724),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1024_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_reg_1729),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1028_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_reg_1734),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1032_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_reg_1739),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1036_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_reg_1744),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1040_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_reg_1749),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1044_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_reg_1754),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1048_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_reg_1759),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1052_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_2_reg_1764),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1056_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_2_reg_1769),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1060_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_2_reg_1774),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1064_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_2_reg_1779),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1068_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_2_reg_1784),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1072_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_5_load_2_reg_1789),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1076_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_2_reg_1794),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1080_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_2_reg_1799),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1084_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_2_reg_1804),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1088_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_2_reg_1809),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1092_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_2_reg_1814),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1096_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_2_reg_1819),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1100_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_2_reg_1824),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1104_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_2_reg_1829),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1108_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_2_reg_1834),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1112_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_2_reg_1839),
    .din1(max_val_31),
    .ce(1'b1),
    .dout(grp_fu_1116_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_reg_1844),
    .ce(1'b1),
    .dout(grp_fu_1120_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_1_reg_1849),
    .ce(1'b1),
    .dout(grp_fu_1126_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_2_reg_1854),
    .ce(1'b1),
    .dout(grp_fu_1132_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_3_reg_1859),
    .ce(1'b1),
    .dout(grp_fu_1138_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_4_reg_1864),
    .ce(1'b1),
    .dout(grp_fu_1144_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_5_reg_1869),
    .ce(1'b1),
    .dout(grp_fu_1150_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_6_reg_1874),
    .ce(1'b1),
    .dout(grp_fu_1156_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_7_reg_1879),
    .ce(1'b1),
    .dout(grp_fu_1162_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_8_reg_1884),
    .ce(1'b1),
    .dout(grp_fu_1168_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_9_reg_1889),
    .ce(1'b1),
    .dout(grp_fu_1174_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_s_reg_1894),
    .ce(1'b1),
    .dout(grp_fu_1180_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_10_reg_1899),
    .ce(1'b1),
    .dout(grp_fu_1186_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_11_reg_1904),
    .ce(1'b1),
    .dout(grp_fu_1192_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_12_reg_1909),
    .ce(1'b1),
    .dout(grp_fu_1198_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_13_reg_1914),
    .ce(1'b1),
    .dout(grp_fu_1204_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_14_reg_1919),
    .ce(1'b1),
    .dout(grp_fu_1210_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_15_reg_1924),
    .ce(1'b1),
    .dout(grp_fu_1216_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_16_reg_1929),
    .ce(1'b1),
    .dout(grp_fu_1222_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_17_reg_1934),
    .ce(1'b1),
    .dout(grp_fu_1228_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_18_reg_1939),
    .ce(1'b1),
    .dout(grp_fu_1234_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_19_reg_1944),
    .ce(1'b1),
    .dout(grp_fu_1240_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_20_reg_1949),
    .ce(1'b1),
    .dout(grp_fu_1246_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_21_reg_1954),
    .ce(1'b1),
    .dout(grp_fu_1252_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_22_reg_1959),
    .ce(1'b1),
    .dout(grp_fu_1258_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_23_reg_1964),
    .ce(1'b1),
    .dout(grp_fu_1264_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_24_reg_1969),
    .ce(1'b1),
    .dout(grp_fu_1270_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_25_reg_1974),
    .ce(1'b1),
    .dout(grp_fu_1276_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_26_reg_1979),
    .ce(1'b1),
    .dout(grp_fu_1282_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_27_reg_1984),
    .ce(1'b1),
    .dout(grp_fu_1288_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_28_reg_1989),
    .ce(1'b1),
    .dout(grp_fu_1294_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_29_reg_1994),
    .ce(1'b1),
    .dout(grp_fu_1300_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_30_reg_1999),
    .ce(1'b1),
    .dout(grp_fu_1306_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1167_fu_1320_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_154 <= add_ln1167_fu_1412_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_154 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln2_reg_1524_pp0_iter10_reg <= lshr_ln2_reg_1524_pp0_iter9_reg;
        lshr_ln2_reg_1524_pp0_iter11_reg <= lshr_ln2_reg_1524_pp0_iter10_reg;
        lshr_ln2_reg_1524_pp0_iter12_reg <= lshr_ln2_reg_1524_pp0_iter11_reg;
        lshr_ln2_reg_1524_pp0_iter2_reg <= lshr_ln2_reg_1524_pp0_iter1_reg;
        lshr_ln2_reg_1524_pp0_iter3_reg <= lshr_ln2_reg_1524_pp0_iter2_reg;
        lshr_ln2_reg_1524_pp0_iter4_reg <= lshr_ln2_reg_1524_pp0_iter3_reg;
        lshr_ln2_reg_1524_pp0_iter5_reg <= lshr_ln2_reg_1524_pp0_iter4_reg;
        lshr_ln2_reg_1524_pp0_iter6_reg <= lshr_ln2_reg_1524_pp0_iter5_reg;
        lshr_ln2_reg_1524_pp0_iter7_reg <= lshr_ln2_reg_1524_pp0_iter6_reg;
        lshr_ln2_reg_1524_pp0_iter8_reg <= lshr_ln2_reg_1524_pp0_iter7_reg;
        lshr_ln2_reg_1524_pp0_iter9_reg <= lshr_ln2_reg_1524_pp0_iter8_reg;
        x_assign_10_reg_1899 <= grp_fu_1036_p2;
        x_assign_11_reg_1904 <= grp_fu_1040_p2;
        x_assign_12_reg_1909 <= grp_fu_1044_p2;
        x_assign_13_reg_1914 <= grp_fu_1048_p2;
        x_assign_14_reg_1919 <= grp_fu_1052_p2;
        x_assign_15_reg_1924 <= grp_fu_1056_p2;
        x_assign_16_reg_1929 <= grp_fu_1060_p2;
        x_assign_17_reg_1934 <= grp_fu_1064_p2;
        x_assign_18_reg_1939 <= grp_fu_1068_p2;
        x_assign_19_reg_1944 <= grp_fu_1072_p2;
        x_assign_1_reg_1849 <= grp_fu_996_p2;
        x_assign_20_reg_1949 <= grp_fu_1076_p2;
        x_assign_21_reg_1954 <= grp_fu_1080_p2;
        x_assign_22_reg_1959 <= grp_fu_1084_p2;
        x_assign_23_reg_1964 <= grp_fu_1088_p2;
        x_assign_24_reg_1969 <= grp_fu_1092_p2;
        x_assign_25_reg_1974 <= grp_fu_1096_p2;
        x_assign_26_reg_1979 <= grp_fu_1100_p2;
        x_assign_27_reg_1984 <= grp_fu_1104_p2;
        x_assign_28_reg_1989 <= grp_fu_1108_p2;
        x_assign_29_reg_1994 <= grp_fu_1112_p2;
        x_assign_2_reg_1854 <= grp_fu_1000_p2;
        x_assign_30_reg_1999 <= grp_fu_1116_p2;
        x_assign_3_reg_1859 <= grp_fu_1004_p2;
        x_assign_4_reg_1864 <= grp_fu_1008_p2;
        x_assign_5_reg_1869 <= grp_fu_1012_p2;
        x_assign_6_reg_1874 <= grp_fu_1016_p2;
        x_assign_7_reg_1879 <= grp_fu_1020_p2;
        x_assign_8_reg_1884 <= grp_fu_1024_p2;
        x_assign_9_reg_1889 <= grp_fu_1028_p2;
        x_assign_reg_1844 <= grp_fu_992_p2;
        x_assign_s_reg_1894 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln2_reg_1524_pp0_iter1_reg <= lshr_ln2_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1167_fu_1320_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_1524 <= {{ap_sig_allocacmp_i[9:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_load_2_reg_1764 <= x_0_q0;
        x_0_load_reg_1684 <= x_0_q1;
        x_10_load_2_reg_1814 <= x_10_q0;
        x_10_load_reg_1734 <= x_10_q1;
        x_11_load_2_reg_1819 <= x_11_q0;
        x_11_load_reg_1739 <= x_11_q1;
        x_12_load_2_reg_1824 <= x_12_q0;
        x_12_load_reg_1744 <= x_12_q1;
        x_13_load_2_reg_1829 <= x_13_q0;
        x_13_load_reg_1749 <= x_13_q1;
        x_14_load_2_reg_1834 <= x_14_q0;
        x_14_load_reg_1754 <= x_14_q1;
        x_15_load_2_reg_1839 <= x_15_q0;
        x_15_load_reg_1759 <= x_15_q1;
        x_1_load_2_reg_1769 <= x_1_q0;
        x_1_load_reg_1689 <= x_1_q1;
        x_2_load_2_reg_1774 <= x_2_q0;
        x_2_load_reg_1694 <= x_2_q1;
        x_3_load_2_reg_1779 <= x_3_q0;
        x_3_load_reg_1699 <= x_3_q1;
        x_4_load_2_reg_1784 <= x_4_q0;
        x_4_load_reg_1704 <= x_4_q1;
        x_5_load_2_reg_1789 <= x_5_q0;
        x_5_load_reg_1709 <= x_5_q1;
        x_6_load_2_reg_1794 <= x_6_q0;
        x_6_load_reg_1714 <= x_6_q1;
        x_7_load_2_reg_1799 <= x_7_q0;
        x_7_load_reg_1719 <= x_7_q1;
        x_8_load_2_reg_1804 <= x_8_q0;
        x_8_load_reg_1724 <= x_8_q1;
        x_9_load_2_reg_1809 <= x_9_q0;
        x_9_load_reg_1729 <= x_9_q1;
    end
end

always @ (*) begin
    if (((icmp_ln1167_fu_1320_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_10_we0 = 1'b1;
    end else begin
        exp_x_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_11_we0 = 1'b1;
    end else begin
        exp_x_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_12_we0 = 1'b1;
    end else begin
        exp_x_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_13_we0 = 1'b1;
    end else begin
        exp_x_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_14_we0 = 1'b1;
    end else begin
        exp_x_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_15_we0 = 1'b1;
    end else begin
        exp_x_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_16_we0 = 1'b1;
    end else begin
        exp_x_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_17_we0 = 1'b1;
    end else begin
        exp_x_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_18_we0 = 1'b1;
    end else begin
        exp_x_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_19_we0 = 1'b1;
    end else begin
        exp_x_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_1_we0 = 1'b1;
    end else begin
        exp_x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_20_we0 = 1'b1;
    end else begin
        exp_x_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_21_we0 = 1'b1;
    end else begin
        exp_x_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_22_we0 = 1'b1;
    end else begin
        exp_x_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_23_we0 = 1'b1;
    end else begin
        exp_x_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_24_we0 = 1'b1;
    end else begin
        exp_x_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_25_we0 = 1'b1;
    end else begin
        exp_x_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_26_we0 = 1'b1;
    end else begin
        exp_x_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_27_we0 = 1'b1;
    end else begin
        exp_x_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_28_we0 = 1'b1;
    end else begin
        exp_x_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_29_we0 = 1'b1;
    end else begin
        exp_x_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_2_we0 = 1'b1;
    end else begin
        exp_x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_30_we0 = 1'b1;
    end else begin
        exp_x_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_31_we0 = 1'b1;
    end else begin
        exp_x_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_3_we0 = 1'b1;
    end else begin
        exp_x_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_4_we0 = 1'b1;
    end else begin
        exp_x_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_5_we0 = 1'b1;
    end else begin
        exp_x_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_6_we0 = 1'b1;
    end else begin
        exp_x_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_7_we0 = 1'b1;
    end else begin
        exp_x_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_8_we0 = 1'b1;
    end else begin
        exp_x_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_9_we0 = 1'b1;
    end else begin
        exp_x_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        exp_x_we0 = 1'b1;
    end else begin
        exp_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1167_fu_1412_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1177_1_fu_1386_p2 = (zext_ln1177_2_fu_1382_p1 + select_ln1256);

assign add_ln1177_fu_1340_p2 = (zext_ln1177_fu_1336_p1 + select_ln1256);

assign add_ln1179_fu_1426_p2 = (sub_ln1179 + zext_ln1179_fu_1423_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_x_10_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_10_d0 = grp_fu_1180_p2;

assign exp_x_11_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_11_d0 = grp_fu_1186_p2;

assign exp_x_12_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_12_d0 = grp_fu_1192_p2;

assign exp_x_13_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_13_d0 = grp_fu_1198_p2;

assign exp_x_14_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_14_d0 = grp_fu_1204_p2;

assign exp_x_15_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_15_d0 = grp_fu_1210_p2;

assign exp_x_16_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_16_d0 = grp_fu_1216_p2;

assign exp_x_17_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_17_d0 = grp_fu_1222_p2;

assign exp_x_18_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_18_d0 = grp_fu_1228_p2;

assign exp_x_19_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_19_d0 = grp_fu_1234_p2;

assign exp_x_1_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_1_d0 = grp_fu_1126_p2;

assign exp_x_20_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_20_d0 = grp_fu_1240_p2;

assign exp_x_21_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_21_d0 = grp_fu_1246_p2;

assign exp_x_22_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_22_d0 = grp_fu_1252_p2;

assign exp_x_23_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_23_d0 = grp_fu_1258_p2;

assign exp_x_24_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_24_d0 = grp_fu_1264_p2;

assign exp_x_25_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_25_d0 = grp_fu_1270_p2;

assign exp_x_26_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_26_d0 = grp_fu_1276_p2;

assign exp_x_27_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_27_d0 = grp_fu_1282_p2;

assign exp_x_28_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_28_d0 = grp_fu_1288_p2;

assign exp_x_29_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_29_d0 = grp_fu_1294_p2;

assign exp_x_2_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_2_d0 = grp_fu_1132_p2;

assign exp_x_30_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_30_d0 = grp_fu_1300_p2;

assign exp_x_31_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_31_d0 = grp_fu_1306_p2;

assign exp_x_3_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_3_d0 = grp_fu_1138_p2;

assign exp_x_4_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_4_d0 = grp_fu_1144_p2;

assign exp_x_5_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_5_d0 = grp_fu_1150_p2;

assign exp_x_6_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_6_d0 = grp_fu_1156_p2;

assign exp_x_7_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_7_d0 = grp_fu_1162_p2;

assign exp_x_8_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_8_d0 = grp_fu_1168_p2;

assign exp_x_9_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_9_d0 = grp_fu_1174_p2;

assign exp_x_address0 = zext_ln1179_1_fu_1431_p1;

assign exp_x_d0 = grp_fu_1120_p2;

assign icmp_ln1167_fu_1320_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1326_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign or_ln1177_fu_1376_p2 = (lshr_ln1_fu_1326_p4 | 6'd1);

assign x_0_address0 = zext_ln1177_3_fu_1392_p1;

assign x_0_address1 = zext_ln1177_1_fu_1346_p1;

assign x_10_address0 = zext_ln1177_3_fu_1392_p1;

assign x_10_address1 = zext_ln1177_1_fu_1346_p1;

assign x_11_address0 = zext_ln1177_3_fu_1392_p1;

assign x_11_address1 = zext_ln1177_1_fu_1346_p1;

assign x_12_address0 = zext_ln1177_3_fu_1392_p1;

assign x_12_address1 = zext_ln1177_1_fu_1346_p1;

assign x_13_address0 = zext_ln1177_3_fu_1392_p1;

assign x_13_address1 = zext_ln1177_1_fu_1346_p1;

assign x_14_address0 = zext_ln1177_3_fu_1392_p1;

assign x_14_address1 = zext_ln1177_1_fu_1346_p1;

assign x_15_address0 = zext_ln1177_3_fu_1392_p1;

assign x_15_address1 = zext_ln1177_1_fu_1346_p1;

assign x_1_address0 = zext_ln1177_3_fu_1392_p1;

assign x_1_address1 = zext_ln1177_1_fu_1346_p1;

assign x_2_address0 = zext_ln1177_3_fu_1392_p1;

assign x_2_address1 = zext_ln1177_1_fu_1346_p1;

assign x_3_address0 = zext_ln1177_3_fu_1392_p1;

assign x_3_address1 = zext_ln1177_1_fu_1346_p1;

assign x_4_address0 = zext_ln1177_3_fu_1392_p1;

assign x_4_address1 = zext_ln1177_1_fu_1346_p1;

assign x_5_address0 = zext_ln1177_3_fu_1392_p1;

assign x_5_address1 = zext_ln1177_1_fu_1346_p1;

assign x_6_address0 = zext_ln1177_3_fu_1392_p1;

assign x_6_address1 = zext_ln1177_1_fu_1346_p1;

assign x_7_address0 = zext_ln1177_3_fu_1392_p1;

assign x_7_address1 = zext_ln1177_1_fu_1346_p1;

assign x_8_address0 = zext_ln1177_3_fu_1392_p1;

assign x_8_address1 = zext_ln1177_1_fu_1346_p1;

assign x_9_address0 = zext_ln1177_3_fu_1392_p1;

assign x_9_address1 = zext_ln1177_1_fu_1346_p1;

assign zext_ln1177_1_fu_1346_p1 = add_ln1177_fu_1340_p2;

assign zext_ln1177_2_fu_1382_p1 = or_ln1177_fu_1376_p2;

assign zext_ln1177_3_fu_1392_p1 = add_ln1177_1_fu_1386_p2;

assign zext_ln1177_fu_1336_p1 = lshr_ln1_fu_1326_p4;

assign zext_ln1179_1_fu_1431_p1 = add_ln1179_fu_1426_p2;

assign zext_ln1179_fu_1423_p1 = lshr_ln2_reg_1524_pp0_iter12_reg;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_exp_and_bucket
