Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jun 14 11:49:58 2024
| Host         : LAPTOP-66OF9HIK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.936     -216.298                     32                 8962        0.056        0.000                      0                 8962        2.000        0.000                       0                  4341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_System_clk_wiz_0_0                                                               {0.000 50.000}       100.000         10.000          
  clkfbout_System_clk_wiz_0_0                                                               {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        2.161        0.000                      0                 5746        0.056        0.000                      0                 5746        3.750        0.000                       0                  2921  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.364        0.000                      0                  926        0.121        0.000                      0                  926       15.250        0.000                       0                   481  
sys_clock                                                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_System_clk_wiz_0_0                                                                    29.130        0.000                      0                  995        0.084        0.000                      0                  995       49.500        0.000                       0                   935  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                                                                                12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_System_clk_wiz_0_0  clk_fpga_0                        -7.936     -216.298                     32                   96        0.064        0.000                      0                   96  
clk_fpga_0                   clk_out1_System_clk_wiz_0_0        0.177        0.000                      0                  527        0.825        0.000                      0                  527  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        7.012        0.000                      0                   91        0.344        0.000                      0                   91  
**async_default**                                                                           clk_fpga_0                                                                                  clk_out1_System_clk_wiz_0_0                                                                       0.241        0.000                      0                  497        1.048        0.000                      0                  497  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.888        0.000                      0                  100        0.349        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[16]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[16]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[17]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[17]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[18]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[18]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[19]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[19]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[20]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[20]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[21]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[21]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[22]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[22]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.958ns (27.178%)  route 5.246ns (72.822%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.831     9.410    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X18Y56         LUT4 (Prop_lut4_I3_O)        0.348     9.758 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1/O
                         net (fo=8, routed)           0.519    10.277    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.490    12.682    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X18Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[23]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.439    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[23]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.958ns (27.291%)  route 5.217ns (72.709%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.088     8.666    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I3_O)        0.348     9.014 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_1/O
                         net (fo=8, routed)           1.233    10.247    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.533    12.725    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y62          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[24]/C
                         clock pessimism              0.116    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X0Y62          FDRE (Setup_fdre_C_CE)      -0.169    12.518    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[24]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.958ns (27.457%)  route 5.173ns (72.543%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.769     6.176    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y53          LUT4 (Prop_lut4_I2_O)        0.124     6.300 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=5, routed)           1.126     7.427    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I1_O)        0.152     7.579 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2/O
                         net (fo=16, routed)          1.088     8.666    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I3_O)        0.348     9.014 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_1/O
                         net (fo=8, routed)           1.190    10.204    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9[31]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.536    12.728    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X3Y64          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[28]/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X3Y64          FDRE (Setup_fdre_C_CE)      -0.205    12.485    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg9_reg[28]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  2.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.146%)  route 0.229ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.552     0.893    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y67         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=20, routed)          0.229     1.262    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[1]
    SLICE_X18Y66         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.823     1.193    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X18Y66         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y66         FDRE (Hold_fdre_C_D)         0.047     1.206    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.524%)  route 0.231ns (58.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.582     0.923    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.231     1.318    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[28]
    SLICE_X5Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.066     1.261    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.990%)  route 0.186ns (45.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.545     0.886    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X21Y74         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/Q
                         net (fo=1, routed)           0.186     1.199    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[3]
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.099     1.298 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.298    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]
    SLICE_X22Y74         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.811     1.181    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X22Y74         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
                         clock pessimism             -0.034     1.147    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.091     1.238    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.531%)  route 0.241ns (56.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.545     0.886    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X21Y74         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/Q
                         net (fo=1, routed)           0.241     1.268    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[2]
    SLICE_X22Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.313 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.313    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]
    SLICE_X22Y73         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.812     1.182    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X22Y73         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.092     1.240    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 System_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.874%)  route 0.180ns (56.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.559     0.900    System_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y52         FDRE                                         r  System_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  System_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.180     1.221    System_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X23Y52         FDRE                                         r  System_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.828     1.198    System_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X23Y52         FDRE                                         r  System_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y52         FDRE (Hold_fdre_C_R)        -0.018     1.146    System_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.285%)  route 0.218ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.584     0.925    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.218     1.284    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0
    SLICE_X4Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_R)         0.009     1.204    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.285%)  route 0.218ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.584     0.925    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.218     1.284    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv
    SLICE_X4Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_R)         0.009     1.204    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.285%)  route 0.218ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.584     0.925    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.218     1.284    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]_inv
    SLICE_X4Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y48          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_R)         0.009     1.204    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.584     0.925    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X5Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=68, routed)          0.220     1.285    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X4Y47          FDSE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y47          FDSE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDSE (Hold_fdse_C_S)         0.009     1.204    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.584     0.925    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X5Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=68, routed)          0.220     1.285    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X4Y47          FDSE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.854     1.224    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y47          FDSE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDSE (Hold_fdse_C_S)         0.009     1.204    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y71  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.340ns (23.685%)  route 4.318ns (76.315%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.155     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X25Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.562     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X22Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.601     9.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.433    36.608    
                         clock uncertainty           -0.035    36.572    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.079    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 27.364    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.952ns (19.136%)  route 4.023ns (80.864%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.843     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     5.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.986     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.876     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.498     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    36.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.952ns (19.136%)  route 4.023ns (80.864%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.843     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     5.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.986     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.876     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.498     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    36.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.952ns (19.136%)  route 4.023ns (80.864%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.843     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     5.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.986     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.876     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.498     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    36.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.952ns (19.136%)  route 4.023ns (80.864%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.843     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     5.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.986     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.876     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.498     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    36.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.952ns (19.136%)  route 4.023ns (80.864%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.843     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     5.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.986     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.876     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.498     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    36.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.952ns (19.136%)  route 4.023ns (80.864%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.843     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT5 (Prop_lut5_I3_O)        0.124     5.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.986     6.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.876     7.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.498     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X29Y57         FDRE (Setup_fdre_C_R)       -0.429    36.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.340ns (24.770%)  route 4.070ns (75.230%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.155     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X25Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.562     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X22Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.353     8.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y56         LUT5 (Prop_lut5_I3_O)        0.124     9.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.433    36.608    
                         clock uncertainty           -0.035    36.572    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.077    36.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.649    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 27.610    

Slack (MET) :             27.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.340ns (24.784%)  route 4.067ns (75.216%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.155     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X25Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.562     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X22Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.350     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.433    36.608    
                         clock uncertainty           -0.035    36.572    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.081    36.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.653    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 27.617    

Slack (MET) :             27.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.340ns (25.756%)  route 3.863ns (74.244%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     4.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.155     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X25Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.365 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           0.562     6.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X22Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X22Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.146     8.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I2_O)        0.124     8.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X27Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.395    36.570    
                         clock uncertainty           -0.035    36.535    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)        0.029    36.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.563    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 27.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X31Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.056     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X31Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.824     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X31Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.386     1.327    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.076     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.817     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.386     1.320    
    SLICE_X23Y69         FDCE (Hold_fdce_C_D)         0.076     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.561     1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.472 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.068     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X32Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.830     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X32Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.375     1.344    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.120     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.585     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.854     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.388     1.355    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.586     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X37Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.856     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.389     1.356    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.075     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.586     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X37Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.856     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.389     1.356    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.075     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.552     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X33Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     1.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X33Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.819     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X33Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.386     1.322    
    SLICE_X33Y70         FDCE (Hold_fdce_C_D)         0.075     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.550     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDCE (Prop_fdce_C_Q)         0.141     1.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.817     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.386     1.320    
    SLICE_X23Y69         FDCE (Hold_fdce_C_D)         0.075     1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.586     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X37Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.856     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.389     1.356    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.071     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.584     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.056     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.853     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X37Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                         clock pessimism             -0.388     1.354    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.071     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y58   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X24Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.130ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.657ns  (logic 3.896ns (18.861%)  route 16.761ns (81.139%))
  Logic Levels:           18  (CARRY4=5 LUT3=2 LUT4=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.388 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.388    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.722 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_20/O[1]
                         net (fo=2, routed)           1.128    64.850    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/af/mod_reg_reg[14]_1[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I4_O)        0.303    65.153 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/af/filter_input[12]_INST_0_i_10/O
                         net (fo=2, routed)           1.218    66.371    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[13]_1
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124    66.495 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[12]_INST_0_i_1/O
                         net (fo=2, routed)           1.481    67.976    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[13]_0[1]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455    68.431 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[3]
                         net (fo=3, routed)           0.000    68.431    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[15]
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][15]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y40         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][15]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -68.431    
  -------------------------------------------------------------------
                         slack                                 29.130    

Slack (MET) :             29.277ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.510ns  (logic 4.234ns (20.644%)  route 16.276ns (79.356%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.936 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.936    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/CO[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    68.284 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[1]
                         net (fo=3, routed)           0.000    68.284    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[13]
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][13]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y40         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][13]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -68.284    
  -------------------------------------------------------------------
                         slack                                 29.277    

Slack (MET) :             29.331ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.456ns  (logic 3.879ns (18.963%)  route 16.577ns (81.037%))
  Logic Levels:           18  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.388 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.388    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.610 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_20/O[0]
                         net (fo=2, routed)           1.037    64.647    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.299    64.946 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_14/O
                         net (fo=2, routed)           1.201    66.147    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_14_n_0
    SLICE_X23Y41         LUT5 (Prop_lut5_I3_O)        0.124    66.271 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_2/O
                         net (fo=2, routed)           1.405    67.676    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_2_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    68.230 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[2]
                         net (fo=3, routed)           0.000    68.230    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[14]
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][14]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y40         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][14]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -68.230    
  -------------------------------------------------------------------
                         slack                                 29.331    

Slack (MET) :             29.390ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.397ns  (logic 4.121ns (20.204%)  route 16.276ns (79.796%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.936 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.936    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/CO[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    68.171 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[0]
                         net (fo=3, routed)           0.000    68.171    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[12]
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][12]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y40         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][12]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -68.171    
  -------------------------------------------------------------------
                         slack                                 29.390    

Slack (MET) :             29.535ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.252ns  (logic 3.976ns (19.633%)  route 16.276ns (80.367%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    68.026 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/O[3]
                         net (fo=3, routed)           0.000    68.026    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[11]
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][11]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][11]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -68.026    
  -------------------------------------------------------------------
                         slack                                 29.535    

Slack (MET) :             29.539ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.248ns  (logic 3.959ns (19.553%)  route 16.289ns (80.447%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.494 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.000    64.494    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_2[1]
    SLICE_X24Y37         LUT3 (Prop_lut3_I2_O)        0.303    64.797 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_15/O
                         net (fo=2, routed)           1.077    65.874    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_15_n_0
    SLICE_X24Y37         LUT5 (Prop_lut5_I3_O)        0.124    65.998 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_2/O
                         net (fo=2, routed)           1.278    67.276    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    67.674 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.674    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    68.022 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/O[1]
                         net (fo=3, routed)           0.000    68.022    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[9]
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][9]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][9]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -68.022    
  -------------------------------------------------------------------
                         slack                                 29.539    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.192ns  (logic 3.916ns (19.394%)  route 16.276ns (80.606%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.966 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/O[2]
                         net (fo=3, routed)           0.000    67.966    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[10]
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][10]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][10]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -67.966    
  -------------------------------------------------------------------
                         slack                                 29.595    

Slack (MET) :             29.652ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        20.135ns  (logic 3.846ns (19.101%)  route 16.289ns (80.899%))
  Logic Levels:           17  (CARRY4=4 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 98.112 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.494 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.000    64.494    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_2[1]
    SLICE_X24Y37         LUT3 (Prop_lut3_I2_O)        0.303    64.797 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_15/O
                         net (fo=2, routed)           1.077    65.874    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_15_n_0
    SLICE_X24Y37         LUT5 (Prop_lut5_I3_O)        0.124    65.998 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_2/O
                         net (fo=2, routed)           1.278    67.276    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    67.674 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.674    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    67.909 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/O[0]
                         net (fo=3, routed)           0.000    67.909    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[8]
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.496    98.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y39         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][8]/C
                         clock pessimism             -0.402    97.710    
                         clock uncertainty           -0.201    97.510    
    SLICE_X22Y39         FDCE (Setup_fdce_C_D)        0.051    97.561    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][8]
  -------------------------------------------------------------------
                         required time                         97.561    
                         arrival time                         -67.909    
  -------------------------------------------------------------------
                         slack                                 29.652    

Slack (MET) :             29.804ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        19.879ns  (logic 3.898ns (19.609%)  route 15.981ns (80.391%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.889ns = ( 98.111 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.224ns = ( 47.776 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    47.776    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_clock
    SLICE_X19Y44         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.459    48.235 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6/Q
                         net (fo=136, routed)         1.491    49.727    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6_n_0
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.124    49.851 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/g36_b11__1/O
                         net (fo=3, routed)           1.002    50.853    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/g36_b11__1_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I3_O)        0.124    50.977 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_341/O
                         net (fo=1, routed)           1.073    52.050    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_341_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.124    52.174 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_225/O
                         net (fo=1, routed)           1.029    53.203    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_225_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I3_O)        0.124    53.327 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_164/O
                         net (fo=1, routed)           1.002    54.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table_n_51
    SLICE_X21Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.454 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/filter_input[12]_INST_0_i_104/O
                         net (fo=3, routed)           1.371    55.825    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/salida5_cos[10]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124    55.949 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_58/O
                         net (fo=7, routed)           1.330    57.279    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_58_n_0
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.118    57.397 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_131/O
                         net (fo=1, routed)           0.981    58.378    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_131_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I4_O)        0.326    58.704 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_68/O
                         net (fo=5, routed)           1.133    59.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    59.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_72/O
                         net (fo=2, routed)           0.891    60.852    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_0
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124    60.976 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_37/O
                         net (fo=2, routed)           1.275    62.252    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_37_n_0
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.376 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    62.376    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_40_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    62.956 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/O[2]
                         net (fo=3, routed)           1.011    63.967    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/O[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.302    64.269 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_12/O
                         net (fo=3, routed)           1.033    65.301    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/delay_line_reg[30][3]_1
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.124    65.425 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.357    66.782    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I3_O)        0.124    66.906 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    66.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.307 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.307    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    67.655 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[1]
                         net (fo=3, routed)           0.000    67.655    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[5]
    SLICE_X22Y38         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.495    98.111    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y38         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][5]/C
                         clock pessimism             -0.503    97.609    
                         clock uncertainty           -0.201    97.408    
    SLICE_X22Y38         FDCE (Setup_fdce_C_D)        0.051    97.459    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][5]
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                         -67.655    
  -------------------------------------------------------------------
                         slack                                 29.804    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        19.860ns  (logic 3.879ns (19.532%)  route 15.981ns (80.468%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.889ns = ( 98.111 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.224ns = ( 47.776 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    47.776    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_clock
    SLICE_X19Y44         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.459    48.235 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6/Q
                         net (fo=136, routed)         1.491    49.727    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[4]_rep__6_n_0
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.124    49.851 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/g36_b11__1/O
                         net (fo=3, routed)           1.002    50.853    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/g36_b11__1_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I3_O)        0.124    50.977 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_341/O
                         net (fo=1, routed)           1.073    52.050    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_341_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I0_O)        0.124    52.174 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_225/O
                         net (fo=1, routed)           1.029    53.203    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_225_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I3_O)        0.124    53.327 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_164/O
                         net (fo=1, routed)           1.002    54.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table_n_51
    SLICE_X21Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.454 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/filter_input[12]_INST_0_i_104/O
                         net (fo=3, routed)           1.371    55.825    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/salida5_cos[10]
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124    55.949 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_58/O
                         net (fo=7, routed)           1.330    57.279    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_58_n_0
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.118    57.397 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_131/O
                         net (fo=1, routed)           0.981    58.378    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_131_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I4_O)        0.326    58.704 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_68/O
                         net (fo=5, routed)           1.133    59.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.124    59.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_72/O
                         net (fo=2, routed)           0.891    60.852    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_0
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124    60.976 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_37/O
                         net (fo=2, routed)           1.275    62.252    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_37_n_0
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.376 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    62.376    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_40_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    62.956 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/O[2]
                         net (fo=3, routed)           1.011    63.967    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/O[2]
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.302    64.269 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_12/O
                         net (fo=3, routed)           1.033    65.301    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/delay_line_reg[30][3]_1
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.124    65.425 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.357    66.782    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I3_O)        0.124    66.906 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    66.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    67.307 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.307    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    67.636 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           0.000    67.636    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[7]
    SLICE_X22Y38         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.495    98.111    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X22Y38         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][7]/C
                         clock pessimism             -0.503    97.609    
                         clock uncertainty           -0.201    97.408    
    SLICE_X22Y38         FDCE (Setup_fdce_C_D)        0.051    97.459    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[30][7]
  -------------------------------------------------------------------
                         required time                         97.459    
                         arrival time                         -67.636    
  -------------------------------------------------------------------
                         slack                                 29.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.233%)  route 0.244ns (59.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y47         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][12]/Q
                         net (fo=2, routed)           0.244    -0.066    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16]__0[12]
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][12]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.060    -0.150    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][12]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.170%)  route 0.284ns (66.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y47          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][9]/Q
                         net (fo=2, routed)           0.284    -0.049    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16]__0[9]
    SLICE_X11Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][9]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X11Y52         FDCE (Hold_fdce_C_D)         0.072    -0.138    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][9]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.663%)  route 0.278ns (66.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y46         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][7]/Q
                         net (fo=2, routed)           0.278    -0.056    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15]__0[7]
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X12Y51         FDCE (Hold_fdce_C_D)         0.063    -0.147    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.436%)  route 0.294ns (67.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y46         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][5]/Q
                         net (fo=2, routed)           0.294    -0.040    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15]__0[5]
    SLICE_X13Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X13Y51         FDCE (Hold_fdce_C_D)         0.070    -0.140    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.905%)  route 0.288ns (67.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y46         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][6]/Q
                         net (fo=2, routed)           0.288    -0.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15]__0[6]
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X12Y51         FDCE (Hold_fdce_C_D)         0.063    -0.147    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.556%)  route 0.297ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y46         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.311 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][11]/Q
                         net (fo=2, routed)           0.297    -0.013    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15]__0[11]
    SLICE_X11Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][11]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X11Y52         FDCE (Hold_fdce_C_D)         0.070    -0.140    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][11]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.830%)  route 0.332ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y45         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][1]/Q
                         net (fo=2, routed)           0.332    -0.002    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15]__0[1]
    SLICE_X11Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][1]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.072    -0.138    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.383%)  route 0.300ns (64.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y47         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][10]/Q
                         net (fo=2, routed)           0.300    -0.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16]__0[10]
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][10]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.063    -0.147    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][10]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.830%)  route 0.321ns (66.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y48         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][8]/Q
                         net (fo=2, routed)           0.321     0.011    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15]__0[8]
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][8]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.076    -0.134    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][8]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.097%)  route 0.286ns (65.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y47         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16][14]/Q
                         net (fo=2, routed)           0.286    -0.040    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[16]__0[14]
    SLICE_X11Y53         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.831    -0.245    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y53         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][14]/C
                         clock pessimism              0.034    -0.211    
    SLICE_X11Y53         FDCE (Hold_fdce_C_D)         0.018    -0.193    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[15][14]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_System_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         100.000     96.116     DSP48_X0Y34     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  System_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X11Y65    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X8Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X8Y75     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X9Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X8Y78     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X9Y78     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X8Y80     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[2][10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[2][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X11Y77    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y77     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X11Y65    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y75     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y78     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y78     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y80     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y65    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y65    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y75     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y65    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X8Y80     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  System_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack       -7.936ns,  Total Violation     -216.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.936ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        22.129ns  (logic 4.234ns (19.133%)  route 17.895ns (80.867%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.936 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.936    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/CO[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    68.284 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[1]
                         net (fo=3, routed)           1.620    69.904    System_i/ila_0/U0/ila_core_inst/probe0[13]
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X24Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.209    61.968    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         61.968    
                         arrival time                         -69.904    
  -------------------------------------------------------------------
                         slack                                 -7.936    

Slack (VIOLATED) :        -7.834ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        22.270ns  (logic 4.202ns (18.869%)  route 18.068ns (81.131%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=5 LUT6=5)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 62.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.388 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.388    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.722 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_20/O[1]
                         net (fo=2, routed)           1.128    64.850    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/af/mod_reg_reg[14]_1[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I4_O)        0.303    65.153 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/af/filter_input[12]_INST_0_i_10/O
                         net (fo=2, routed)           1.218    66.371    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[13]_1
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124    66.495 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[12]_INST_0_i_1/O
                         net (fo=2, routed)           1.481    67.976    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[13]_0[1]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455    68.431 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[3]
                         net (fo=3, routed)           1.307    69.738    System_i/ila_0/U0/ila_core_inst/probe0[15]
    SLICE_X23Y42         LUT3 (Prop_lut3_I1_O)        0.306    70.044 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[15]_i_1/O
                         net (fo=1, routed)           0.000    70.044    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][15]
    SLICE_X23Y42         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.494    62.686    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y42         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000    62.686    
                         clock uncertainty           -0.509    62.178    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.032    62.210    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         62.210    
                         arrival time                         -70.044    
  -------------------------------------------------------------------
                         slack                                 -7.834    

Slack (VIOLATED) :        -7.817ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        22.197ns  (logic 3.896ns (17.552%)  route 18.301ns (82.448%))
  Logic Levels:           18  (CARRY4=5 LUT3=2 LUT4=1 LUT5=5 LUT6=5)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.388 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.388    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.722 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_20/O[1]
                         net (fo=2, routed)           1.128    64.850    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/af/mod_reg_reg[14]_1[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I4_O)        0.303    65.153 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/af/filter_input[12]_INST_0_i_10/O
                         net (fo=2, routed)           1.218    66.371    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[13]_1
    SLICE_X22Y41         LUT5 (Prop_lut5_I4_O)        0.124    66.495 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[12]_INST_0_i_1/O
                         net (fo=2, routed)           1.481    67.976    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[13]_0[1]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455    68.431 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[3]
                         net (fo=3, routed)           1.540    69.971    System_i/ila_0/U0/ila_core_inst/probe0[15]
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X24Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.023    62.154    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         62.154    
                         arrival time                         -69.971    
  -------------------------------------------------------------------
                         slack                                 -7.817    

Slack (VIOLATED) :        -7.796ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        22.230ns  (logic 4.537ns (20.409%)  route 17.693ns (79.591%))
  Logic Levels:           20  (CARRY4=5 LUT3=4 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.936 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.936    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/CO[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    68.284 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[1]
                         net (fo=3, routed)           1.417    69.701    System_i/ila_0/U0/ila_core_inst/probe0[13]
    SLICE_X23Y40         LUT3 (Prop_lut3_I1_O)        0.303    70.004 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[13]_i_1/O
                         net (fo=1, routed)           0.000    70.004    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][13]
    SLICE_X23Y40         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y40         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.031    62.208    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         62.208    
                         arrival time                         -70.004    
  -------------------------------------------------------------------
                         slack                                 -7.796    

Slack (VIOLATED) :        -7.778ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        22.213ns  (logic 4.181ns (18.823%)  route 18.032ns (81.177%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.388 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.388    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.610 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_20/O[0]
                         net (fo=2, routed)           1.037    64.647    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.299    64.946 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_14/O
                         net (fo=2, routed)           1.201    66.147    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_14_n_0
    SLICE_X23Y41         LUT5 (Prop_lut5_I3_O)        0.124    66.271 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_2/O
                         net (fo=2, routed)           1.405    67.676    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_2_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    68.230 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[2]
                         net (fo=3, routed)           1.455    69.685    System_i/ila_0/U0/ila_core_inst/probe0[14]
    SLICE_X25Y40         LUT3 (Prop_lut3_I1_O)        0.302    69.987 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[14]_i_1/O
                         net (fo=1, routed)           0.000    69.987    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][14]
    SLICE_X25Y40         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X25Y40         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X25Y40         FDRE (Setup_fdre_C_D)        0.032    62.209    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         62.209    
                         arrival time                         -69.987    
  -------------------------------------------------------------------
                         slack                                 -7.778    

Slack (VIOLATED) :        -7.765ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        21.947ns  (logic 3.976ns (18.116%)  route 17.971ns (81.884%))
  Logic Levels:           18  (CARRY4=4 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    68.026 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/O[3]
                         net (fo=3, routed)           1.695    69.721    System_i/ila_0/U0/ila_core_inst/probe0[11]
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X24Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.221    61.956    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         61.956    
                         arrival time                         -69.721    
  -------------------------------------------------------------------
                         slack                                 -7.765    

Slack (VIOLATED) :        -7.730ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        21.936ns  (logic 3.879ns (17.683%)  route 18.057ns (82.317%))
  Logic Levels:           18  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.388 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.388    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    63.610 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_20/O[0]
                         net (fo=2, routed)           1.037    64.647    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.299    64.946 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_14/O
                         net (fo=2, routed)           1.201    66.147    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_14_n_0
    SLICE_X23Y41         LUT5 (Prop_lut5_I3_O)        0.124    66.271 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_2/O
                         net (fo=2, routed)           1.405    67.676    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_2_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554    68.230 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[2]
                         net (fo=3, routed)           1.480    69.710    System_i/ila_0/U0/ila_core_inst/probe0[14]
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X24Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.197    61.980    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         61.980    
                         arrival time                         -69.710    
  -------------------------------------------------------------------
                         slack                                 -7.730    

Slack (VIOLATED) :        -7.714ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        21.898ns  (logic 4.121ns (18.819%)  route 17.777ns (81.181%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 62.685 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.936 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.936    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/CO[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    68.171 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[0]
                         net (fo=3, routed)           1.501    69.672    System_i/ila_0/U0/ila_core_inst/probe0[12]
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.493    62.685    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X24Y40         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000    62.685    
                         clock uncertainty           -0.509    62.177    
    SLICE_X24Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219    61.958    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         61.958    
                         arrival time                         -69.672    
  -------------------------------------------------------------------
                         slack                                 -7.714    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        22.034ns  (logic 4.420ns (20.060%)  route 17.614ns (79.940%))
  Logic Levels:           20  (CARRY4=5 LUT3=4 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 62.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.274 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    63.497 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_12/O[0]
                         net (fo=2, routed)           0.850    64.347    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_4[0]
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.299    64.646 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19/O
                         net (fo=2, routed)           1.191    65.837    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_19_n_0
    SLICE_X24Y38         LUT5 (Prop_lut5_I4_O)        0.124    65.961 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3/O
                         net (fo=2, routed)           1.301    67.262    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_3_n_0
    SLICE_X22Y39         LUT4 (Prop_lut4_I0_O)        0.124    67.386 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    67.386    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_7_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.936 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.936    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/CO[0]
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    68.171 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[12]_INST_0/O[0]
                         net (fo=3, routed)           1.338    69.509    System_i/ila_0/U0/ila_core_inst/probe0[12]
    SLICE_X23Y42         LUT3 (Prop_lut3_I1_O)        0.299    69.808 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[12]_i_1/O
                         net (fo=1, routed)           0.000    69.808    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][12]
    SLICE_X23Y42         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.494    62.686    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y42         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000    62.686    
                         clock uncertainty           -0.509    62.178    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.029    62.207    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         62.207    
                         arrival time                         -69.808    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.486ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        21.969ns  (logic 4.262ns (19.400%)  route 17.707ns (80.600%))
  Logic Levels:           18  (CARRY4=4 LUT3=4 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 62.686 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X33Y39         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6/Q
                         net (fo=182, routed)         1.356    49.589    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[5]_rep__6_n_0
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124    49.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9/O
                         net (fo=2, routed)           1.016    50.729    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g6_b9_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I0_O)        0.124    50.853 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345/O
                         net (fo=1, routed)           1.009    51.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_345_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238/O
                         net (fo=1, routed)           1.060    53.046    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_238_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.124    53.170 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_173/O
                         net (fo=1, routed)           1.277    54.447    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table_n_46
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    54.571 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/filter_input[12]_INST_0_i_108/O
                         net (fo=3, routed)           1.278    55.849    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[10]
    SLICE_X27Y39         LUT6 (Prop_lut6_I0_O)        0.124    55.973 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[12]_INST_0_i_60/O
                         net (fo=7, routed)           1.247    57.220    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][15]_1
    SLICE_X26Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.344 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_61/O
                         net (fo=6, routed)           1.219    58.563    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I1_O)        0.150    58.713 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_67/O
                         net (fo=4, routed)           1.024    59.737    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/delay_line_reg[30][11]
    SLICE_X25Y36         LUT5 (Prop_lut5_I3_O)        0.326    60.063 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_67/O
                         net (fo=2, routed)           1.240    61.303    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    61.427 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_35/O
                         net (fo=2, routed)           1.208    62.635    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[30][7]_3[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I3_O)        0.124    62.759 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    62.759    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_5[0]
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.160 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.160    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/CO[0]
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.494 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_15/O[1]
                         net (fo=3, routed)           1.000    64.494    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_2[1]
    SLICE_X24Y37         LUT3 (Prop_lut3_I2_O)        0.303    64.797 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_15/O
                         net (fo=2, routed)           1.077    65.874    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_15_n_0
    SLICE_X24Y37         LUT5 (Prop_lut5_I3_O)        0.124    65.998 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_2/O
                         net (fo=2, routed)           1.278    67.276    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    67.674 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    67.674    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    68.022 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0/O[1]
                         net (fo=3, routed)           1.418    69.440    System_i/ila_0/U0/ila_core_inst/probe0[9]
    SLICE_X24Y42         LUT3 (Prop_lut3_I1_O)        0.303    69.743 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000    69.743    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][9]
    SLICE_X24Y42         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.494    62.686    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X24Y42         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000    62.686    
                         clock uncertainty           -0.509    62.178    
    SLICE_X24Y42         FDRE (Setup_fdre_C_D)        0.079    62.257    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         62.257    
                         arrival time                         -69.743    
  -------------------------------------------------------------------
                         slack                                 -7.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 0.427ns (7.984%)  route 4.921ns (92.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[27]
                         net (fo=1, routed)           1.132    -0.370    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_78
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.123    -0.247 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[27]_INST_0/O
                         net (fo=2, routed)           3.789     3.542    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[27]
    SLICE_X18Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.649     2.957    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X18Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.000     2.957    
                         clock uncertainty            0.509     3.466    
    SLICE_X18Y78         FDRE (Hold_fdre_C_D)         0.013     3.479    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.427ns (7.806%)  route 5.043ns (92.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[27]
                         net (fo=1, routed)           1.132    -0.370    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_78
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.123    -0.247 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[27]_INST_0/O
                         net (fo=2, routed)           3.911     3.665    System_i/ila_0/U0/ila_core_inst/probe1[27]
    SLICE_X24Y75         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.638     2.946    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X24Y75         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.509     3.455    
    SLICE_X24Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.101     3.556    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.404ns (7.192%)  route 5.213ns (92.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[14]
                         net (fo=1, routed)           1.125    -0.377    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_91
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.100    -0.277 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[14]_INST_0/O
                         net (fo=2, routed)           4.088     3.811    System_i/ila_0/U0/ila_core_inst/probe1[14]
    SLICE_X10Y75         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.650     2.958    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X10Y75         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.000     2.958    
                         clock uncertainty            0.509     3.467    
    SLICE_X10Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.228     3.695    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.467ns (8.216%)  route 5.217ns (91.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -1.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.486    -1.898    System_i/FIR_Filter_EXTCLK_0/filter_clock
    SLICE_X11Y82         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.367    -1.531 r  System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/Q
                         net (fo=32, routed)          0.954    -0.577    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[31]_INST_0_i_1
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.100    -0.477 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[20]_INST_0/O
                         net (fo=2, routed)           4.263     3.786    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[20]
    SLICE_X11Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.656     2.964    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000     2.964    
                         clock uncertainty            0.509     3.473    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.191     3.664    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 0.427ns (7.879%)  route 4.993ns (92.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[17]
                         net (fo=1, routed)           1.248    -0.254    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_88
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.123    -0.131 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[17]_INST_0/O
                         net (fo=2, routed)           3.745     3.614    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[17]
    SLICE_X11Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.656     2.964    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.000     2.964    
                         clock uncertainty            0.509     3.473    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.005     3.478    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.460ns (8.314%)  route 5.073ns (91.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    -1.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.486    -1.898    System_i/FIR_Filter_EXTCLK_0/filter_clock
    SLICE_X11Y82         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.367    -1.531 r  System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/Q
                         net (fo=32, routed)          0.954    -0.577    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[31]_INST_0_i_1
    SLICE_X10Y82         LUT2 (Prop_lut2_I1_O)        0.093    -0.484 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[21]_INST_0/O
                         net (fo=2, routed)           4.119     3.635    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[21]
    SLICE_X11Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.656     2.964    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y78         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000     2.964    
                         clock uncertainty            0.509     3.473    
    SLICE_X11Y78         FDRE (Hold_fdre_C_D)         0.015     3.488    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.404ns (7.188%)  route 5.216ns (92.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[4]
                         net (fo=1, routed)           1.153    -0.348    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_101
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.100    -0.248 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[4]_INST_0/O
                         net (fo=2, routed)           4.063     3.814    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[4]
    SLICE_X13Y74         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.650     2.958    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y74         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     2.958    
                         clock uncertainty            0.509     3.467    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.191     3.658    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.404ns (7.183%)  route 5.220ns (92.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[12]
                         net (fo=1, routed)           1.292    -0.210    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_93
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.100    -0.110 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[12]_INST_0/O
                         net (fo=2, routed)           3.928     3.819    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[12]
    SLICE_X11Y76         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.652     2.960    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y76         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000     2.960    
                         clock uncertainty            0.509     3.469    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.170     3.639    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/af/mod_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.154ns (19.812%)  route 4.671ns (80.188%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.497    -1.887    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/af/filter_clock
    SLICE_X28Y14         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/af/mod_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.418    -1.469 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/af/mod_reg_reg[13]/Q
                         net (fo=71, routed)          1.247    -0.222    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Q[0]
    SLICE_X34Y15         LUT5 (Prop_lut5_I1_O)        0.100    -0.122 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/filter_input[8]_INST_0_i_50/O
                         net (fo=5, routed)           1.015     0.893    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/salida3_cos[6]
    SLICE_X27Y19         LUT6 (Prop_lut6_I2_O)        0.100     0.993 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_21/O
                         net (fo=5, routed)           1.627     2.620    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[8]_INST_0_i_21_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I2_O)        0.100     2.720 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.720    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_5_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     2.909 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           0.782     3.691    System_i/ila_0/U0/ila_core_inst/probe0[7]
    SLICE_X25Y39         LUT3 (Prop_lut3_I1_O)        0.247     3.938 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.938    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][7]
    SLICE_X25Y39         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.667     2.975    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X25Y39         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.509     3.484    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.270     3.754    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.754    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 0.404ns (7.138%)  route 5.256ns (92.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    -1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    -1.806    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.304    -1.502 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/P[14]
                         net (fo=1, routed)           1.125    -0.377    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28_n_91
    SLICE_X11Y82         LUT2 (Prop_lut2_I0_O)        0.100    -0.277 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[14]_INST_0/O
                         net (fo=2, routed)           4.131     3.854    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[14]
    SLICE_X11Y76         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.652     2.960    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y76         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000     2.960    
                         clock uncertainty            0.509     3.469    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.191     3.660    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.024ns  (logic 0.456ns (11.332%)  route 3.568ns (88.668%))
  Logic Levels:           0  
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 98.206 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.568    97.013    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    DSP48_X0Y7           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.590    98.206    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y7           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1/CLK
                         clock pessimism              0.000    98.206    
                         clock uncertainty           -0.509    97.697    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.190    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1
  -------------------------------------------------------------------
                         required time                         97.190    
                         arrival time                         -97.013    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.006ns  (logic 0.456ns (11.384%)  route 3.550ns (88.616%))
  Logic Levels:           0  
  Clock Path Skew:        -4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.550    96.995    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    DSP48_X0Y10          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.585    98.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y10          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    98.201    
                         clock uncertainty           -0.509    97.692    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.185    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         97.185    
                         arrival time                         -96.995    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.972ns  (logic 0.456ns (11.481%)  route 3.516ns (88.519%))
  Logic Levels:           0  
  Clock Path Skew:        -4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 98.194 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 92.990 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.682    92.990    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456    93.446 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/Q
                         net (fo=103, routed)         3.516    96.962    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[0]
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    98.194    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y34          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28/CLK
                         clock pessimism              0.000    98.194    
                         clock uncertainty           -0.509    97.686    
    DSP48_X0Y34          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.179    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__28
  -------------------------------------------------------------------
                         required time                         97.179    
                         arrival time                         -96.962    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__26/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.950ns  (logic 0.456ns (11.545%)  route 3.494ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        -4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 98.189 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 92.990 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.682    92.990    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456    93.446 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/Q
                         net (fo=103, routed)         3.494    96.940    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[0]
    DSP48_X0Y32          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__26/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.573    98.189    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y32          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__26/CLK
                         clock pessimism              0.000    98.189    
                         clock uncertainty           -0.509    97.681    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.174    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__26
  -------------------------------------------------------------------
                         required time                         97.174    
                         arrival time                         -96.940    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__25/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.937ns  (logic 0.456ns (11.583%)  route 3.481ns (88.417%))
  Logic Levels:           0  
  Clock Path Skew:        -4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 98.187 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 92.990 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.682    92.990    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456    93.446 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/Q
                         net (fo=103, routed)         3.481    96.927    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[0]
    DSP48_X0Y31          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__25/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.571    98.187    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y31          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__25/CLK
                         clock pessimism              0.000    98.187    
                         clock uncertainty           -0.509    97.679    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.172    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__25
  -------------------------------------------------------------------
                         required time                         97.172    
                         arrival time                         -96.927    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__27/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.928ns  (logic 0.456ns (11.609%)  route 3.472ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        -4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 98.192 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 92.990 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.682    92.990    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456    93.446 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/Q
                         net (fo=103, routed)         3.472    96.918    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[0]
    DSP48_X0Y33          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__27/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.576    98.192    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y33          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__27/CLK
                         clock pessimism              0.000    98.192    
                         clock uncertainty           -0.509    97.684    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.177    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__27
  -------------------------------------------------------------------
                         required time                         97.177    
                         arrival time                         -96.918    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__2/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.687ns  (logic 0.456ns (12.369%)  route 3.231ns (87.631%))
  Logic Levels:           0  
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 98.204 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.231    96.676    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    DSP48_X0Y8           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__2/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.588    98.204    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y8           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__2/CLK
                         clock pessimism              0.000    98.204    
                         clock uncertainty           -0.509    97.695    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.188    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__2
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                         -96.676    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.668ns  (logic 0.456ns (12.432%)  route 3.212ns (87.568%))
  Logic Levels:           0  
  Clock Path Skew:        -4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 98.204 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.212    96.657    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    DSP48_X0Y11          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.588    98.204    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y11          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/CLK
                         clock pessimism              0.000    98.204    
                         clock uncertainty           -0.509    97.695    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.188    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                         -96.657    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__3/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.355ns  (logic 0.456ns (13.590%)  route 2.899ns (86.410%))
  Logic Levels:           0  
  Clock Path Skew:        -4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 98.201 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         2.899    96.344    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    DSP48_X0Y9           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__3/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.585    98.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y9           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__3/CLK
                         clock pessimism              0.000    98.201    
                         clock uncertainty           -0.509    97.692    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.185    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__3
  -------------------------------------------------------------------
                         required time                         97.185    
                         arrival time                         -96.344    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.237ns  (logic 0.478ns (14.769%)  route 2.759ns (85.231%))
  Logic Levels:           0  
  Clock Path Skew:        -4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 98.206 - 100.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 92.976 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.668    92.976    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y60         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.478    93.454 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=3, routed)           2.759    96.213    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg2_reg[15][14]
    DSP48_X0Y7           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.590    98.206    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y7           DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1/CLK
                         clock pessimism              0.000    98.206    
                         clock uncertainty           -0.509    97.697    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.533    97.164    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__1
  -------------------------------------------------------------------
                         required time                         97.164    
                         arrival time                         -96.213    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg15_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.515%)  route 0.199ns (58.485%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg15_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg15_reg[11]/Q
                         net (fo=2, routed)           0.199     1.245    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg15_reg[15][11]
    DSP48_X0Y20          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.922    -0.155    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y20          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14/CLK
                         clock pessimism              0.000    -0.155    
                         clock uncertainty            0.509     0.354    
    DSP48_X0Y20          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     0.420    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.486%)  route 0.199ns (58.514%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=3, routed)           0.199     1.245    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][1]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.365%)  route 0.200ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[2]/Q
                         net (fo=3, routed)           0.200     1.246    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][2]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.079%)  route 0.202ns (58.921%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=3, routed)           0.202     1.249    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][0]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     0.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__16/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.605%)  route 0.224ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y56         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg13_reg[11]/Q
                         net (fo=3, routed)           0.224     1.270    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg13_reg[15][11]
    DSP48_X0Y22          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__16/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y22          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__16/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y22          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     0.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__16
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.363%)  route 0.236ns (62.637%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y51         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[11]/Q
                         net (fo=3, routed)           0.236     1.283    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][11]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     0.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.785%)  route 0.202ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[7]/Q
                         net (fo=3, routed)           0.202     1.236    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][7]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.013     0.366    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.966%)  route 0.209ns (62.034%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[4]/Q
                         net (fo=3, routed)           0.209     1.243    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][4]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.012     0.365    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg15_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.560%)  route 0.256ns (64.440%))
  Logic Levels:           0  
  Clock Path Skew:        -1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.155ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg15_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg15_reg[12]/Q
                         net (fo=2, routed)           0.256     1.302    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg15_reg[15][12]
    DSP48_X0Y20          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.922    -0.155    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y20          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14/CLK
                         clock pessimism              0.000    -0.155    
                         clock uncertainty            0.509     0.354    
    DSP48_X0Y20          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                      0.066     0.420    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__14
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.070%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.156ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg14_reg[3]/Q
                         net (fo=3, routed)           0.261     1.308    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg14_reg[15][3]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.921    -0.156    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15/CLK
                         clock pessimism              0.000    -0.156    
                         clock uncertainty            0.509     0.353    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066     0.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__15
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.889    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.773ns (33.069%)  route 1.565ns (66.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X38Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.478     3.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.295     4.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.711     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.482    12.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    12.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.773ns (33.069%)  route 1.565ns (66.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X38Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.478     3.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.295     4.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.711     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.482    12.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    12.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.773ns (33.069%)  route 1.565ns (66.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X38Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.478     3.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X38Y66         LUT2 (Prop_lut2_I1_O)        0.295     4.667 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.711     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.482    12.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    12.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.456ns (25.356%)  route 1.342ns (74.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.733     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          1.342     4.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_fdce_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128     1.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X27Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.828     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X27Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.282     0.916    
    SLICE_X27Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.441%)  route 0.191ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_fdce_C_Q)         0.141     1.040 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X28Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.826     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X28Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.263     0.933    
    SLICE_X28Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.093%)  route 0.134ns (44.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.582     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X38Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.134     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X39Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.850     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.284     0.936    
    SLICE_X39Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.093%)  route 0.134ns (44.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.582     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X38Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.134     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X39Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.850     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.284     0.936    
    SLICE_X39Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.729%)  route 0.254ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.555     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.254     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.821     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.928    
    SLICE_X30Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.729%)  route 0.254ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.555     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.254     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X30Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.821     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X30Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.928    
    SLICE_X30Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.234%)  route 0.259ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.555     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.259     1.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.820     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.234%)  route 0.259ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.555     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.259     1.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.820     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.234%)  route 0.259ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.555     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.259     1.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.820     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.234%)  route 0.259ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.555     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.259     1.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.820     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.263     0.927    
    SLICE_X30Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][2]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 98.120 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.565    97.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X10Y15         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.120    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y15         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][2]/C
                         clock pessimism              0.000    98.120    
                         clock uncertainty           -0.509    97.612    
    SLICE_X10Y15         FDCE (Recov_fdce_C_CLR)     -0.361    97.251    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][2]
  -------------------------------------------------------------------
                         required time                         97.251    
                         arrival time                         -97.010    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][7]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 98.120 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.565    97.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X10Y15         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.120    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y15         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][7]/C
                         clock pessimism              0.000    98.120    
                         clock uncertainty           -0.509    97.612    
    SLICE_X10Y15         FDCE (Recov_fdce_C_CLR)     -0.361    97.251    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][7]
  -------------------------------------------------------------------
                         required time                         97.251    
                         arrival time                         -97.010    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.920ns  (logic 0.456ns (11.632%)  route 3.464ns (88.368%))
  Logic Levels:           0  
  Clock Path Skew:        -4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 98.102 - 100.000 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 92.990 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.682    92.990    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456    93.446 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__2/Q
                         net (fo=103, routed)         3.464    96.910    System_i/FIR_Filter_EXTCLK_0/U0_n_48
    SLICE_X11Y82         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.486    98.102    System_i/FIR_Filter_EXTCLK_0/filter_clock
    SLICE_X11Y82         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1/C
                         clock pessimism              0.000    98.102    
                         clock uncertainty           -0.509    97.593    
    SLICE_X11Y82         FDCE (Recov_fdce_C_CLR)     -0.405    97.188    System_i/FIR_Filter_EXTCLK_0/filter_output[31]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                         -96.910    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][0]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 98.120 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.565    97.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X10Y15         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.120    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y15         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][0]/C
                         clock pessimism              0.000    98.120    
                         clock uncertainty           -0.509    97.612    
    SLICE_X10Y15         FDCE (Recov_fdce_C_CLR)     -0.319    97.293    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][0]
  -------------------------------------------------------------------
                         required time                         97.293    
                         arrival time                         -97.010    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][2]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 98.120 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.565    97.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X10Y15         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.120    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y15         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][2]/C
                         clock pessimism              0.000    98.120    
                         clock uncertainty           -0.509    97.612    
    SLICE_X10Y15         FDCE (Recov_fdce_C_CLR)     -0.319    97.293    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][2]
  -------------------------------------------------------------------
                         required time                         97.293    
                         arrival time                         -97.010    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][7]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 98.120 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.565    97.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X10Y15         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.120    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y15         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][7]/C
                         clock pessimism              0.000    98.120    
                         clock uncertainty           -0.509    97.612    
    SLICE_X10Y15         FDCE (Recov_fdce_C_CLR)     -0.319    97.293    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[27][7]
  -------------------------------------------------------------------
                         required time                         97.293    
                         arrival time                         -97.010    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][0]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.021ns  (logic 0.456ns (11.340%)  route 3.565ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.880ns = ( 98.120 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.565    97.010    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X10Y15         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.120    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y15         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][0]/C
                         clock pessimism              0.000    98.120    
                         clock uncertainty           -0.509    97.612    
    SLICE_X10Y15         FDCE (Recov_fdce_C_CLR)     -0.319    97.293    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[28][0]
  -------------------------------------------------------------------
                         required time                         97.293    
                         arrival time                         -97.010    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][11]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.818ns  (logic 0.456ns (11.942%)  route 3.362ns (88.058%))
  Logic Levels:           0  
  Clock Path Skew:        -4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 98.109 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.362    96.807    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X9Y24          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.493    98.109    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y24          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][11]/C
                         clock pessimism              0.000    98.109    
                         clock uncertainty           -0.509    97.601    
    SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.405    97.196    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][11]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                         -96.807    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][13]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.818ns  (logic 0.456ns (11.942%)  route 3.362ns (88.058%))
  Logic Levels:           0  
  Clock Path Skew:        -4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 98.109 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.362    96.807    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X9Y24          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.493    98.109    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y24          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][13]/C
                         clock pessimism              0.000    98.109    
                         clock uncertainty           -0.509    97.601    
    SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.405    97.196    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][13]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                         -96.807    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][3]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        3.818ns  (logic 0.456ns (11.942%)  route 3.362ns (88.058%))
  Logic Levels:           0  
  Clock Path Skew:        -4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 98.109 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.456    93.445 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]/Q
                         net (fo=108, routed)         3.362    96.807    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/AR[1]
    SLICE_X9Y24          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.493    98.109    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y24          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][3]/C
                         clock pessimism              0.000    98.109    
                         clock uncertainty           -0.509    97.601    
    SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.405    97.196    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[25][3]
  -------------------------------------------------------------------
                         required time                         97.196    
                         arrival time                         -96.807    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][12]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.108%)  route 0.202ns (58.892%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep/Q
                         net (fo=106, routed)         0.202     1.250    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[1]
    SLICE_X10Y44         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][12]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.509     0.269    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][12]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][7]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.108%)  route 0.202ns (58.892%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep/Q
                         net (fo=106, routed)         0.202     1.250    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[1]
    SLICE_X10Y44         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][7]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.509     0.269    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[17][7]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][6]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X12Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][6]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.198    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][7]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X12Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][7]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.198    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][7]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X12Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.198    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X12Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X12Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X12Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.198    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][2]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X13Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][2]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X13Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.173    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][2]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][5]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X13Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][5]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X13Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.173    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][5]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.969%)  route 0.212ns (60.031%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.212     1.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X13Y51         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y51         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X13Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.173    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][8]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.506%)  route 0.245ns (63.494%))
  Logic Levels:           0  
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2921, routed)        0.564     0.905    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg16_reg[0]_rep__0/Q
                         net (fo=106, routed)         0.245     1.291    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg16_reg[0]_rep[0]
    SLICE_X10Y52         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][8]/C
                         clock pessimism              0.000    -0.244    
                         clock uncertainty            0.509     0.265    
    SLICE_X10Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.198    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[13][8]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.093    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.181%)  route 2.905ns (77.819%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.749     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.430    36.605    
                         clock uncertainty           -0.035    36.569    
    SLICE_X30Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.250    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 28.888    

Slack (MET) :             28.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.181%)  route 2.905ns (77.819%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.749     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.430    36.605    
                         clock uncertainty           -0.035    36.569    
    SLICE_X30Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.250    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 28.888    

Slack (MET) :             28.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.828ns (22.181%)  route 2.905ns (77.819%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 36.175 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.749     7.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.489    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.430    36.605    
                         clock uncertainty           -0.035    36.569    
    SLICE_X30Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.250    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 28.888    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.913%)  route 2.496ns (75.087%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.174 - 33.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.866     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.663     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.456     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.030 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.608     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT4 (Prop_lut4_I3_O)        0.124     5.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.728     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.340     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.595    34.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.488    36.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.430    36.604    
                         clock uncertainty           -0.035    36.569    
    SLICE_X31Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                 29.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.556     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X32Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.822     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.372     1.339    
    SLICE_X32Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.556     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.150     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X32Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.822     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.372     1.339    
    SLICE_X32Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X40Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.479 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X39Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.847     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.353     1.383    
    SLICE_X39Y70         FDPE (Remov_fdpe_C_PRE)     -0.149     1.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.515%)  route 0.207ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.207     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X37Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.373     1.364    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.515%)  route 0.207ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.207     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X37Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.373     1.364    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.515%)  route 0.207ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.207     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X37Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.373     1.364    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.515%)  route 0.207ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.207     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X37Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.373     1.364    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.515%)  route 0.207ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.207     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X37Y69         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X37Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.373     1.364    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.015%)  route 0.211ns (59.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X36Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.373     1.364    
    SLICE_X36Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.015%)  route 0.211ns (59.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.744     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X36Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.860     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.848     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X36Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.373     1.364    
    SLICE_X36Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.429    





