// Seed: 2000731931
module module_0;
  tri id_1, id_2, id_3, id_4;
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(id_3 | id_3),
      .id_3(1),
      .id_4(id_1 + 1),
      .id_5(id_4),
      .id_6(1 - (~id_3 & id_1 - id_1)),
      .id_7(1'b0),
      .id_8(1)
  );
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    output tri id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    output tri1 id_14,
    input tri0 id_15,
    output wire id_16,
    output tri id_17,
    output uwire id_18,
    output wor id_19,
    input wor id_20,
    input wand id_21,
    input supply1 id_22,
    output wor id_23,
    input supply1 id_24,
    input tri0 id_25,
    output wor id_26
);
  assign id_7 = 1;
  module_0();
  tri0 id_28 = id_4;
endmodule
