xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.xst" -ofn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.xst" -ofn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.xst" -ofn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.xst" -ofn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.xst" -ofn "E:/FPGA/my.verilog.learn/uart_tx_001/prj/uart_tx/uart_tx.syr" 
