#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5647ca9dd350 .scope module, "tb_spi_adc_debug" "tb_spi_adc_debug" 2 3;
 .timescale -9 -12;
P_0x5647ca9fac90 .param/l "ADC_WIDTH" 0 2 9, +C4<00000000000000000000000000001100>;
P_0x5647ca9facd0 .param/l "SYS_CLK_FREQ" 0 2 8, +C4<00000010111110101111000010000000>;
L_0x5647caa325b0 .functor BUFZ 2, v0x5647caa1a9b0_0, C4<00>, C4<00>, C4<00>;
L_0x5647caa32730 .functor BUFZ 1, L_0x5647caa20680, C4<0>, C4<0>, C4<0>;
L_0x5647caa32820 .functor BUFZ 1, v0x5647caa1d9d0_0, C4<0>, C4<0>, C4<0>;
v0x5647caa1f410_0 .var "analog_input_val", 11 0;
v0x5647caa1f4f0_0 .var "comparator", 0 0;
v0x5647caa1f600_0 .var "cs", 0 0;
v0x5647caa1f6f0_0 .net "dac", 11 0, L_0x5647caa31870;  1 drivers
v0x5647caa1f7e0_0 .net "dac_rst", 0 0, L_0x5647caa31340;  1 drivers
v0x5647caa1f920_0 .net "internal_adc_state", 1 0, L_0x5647caa325b0;  1 drivers
v0x5647caa1f9e0_0 .net "internal_en_n", 0 0, L_0x5647caa32820;  1 drivers
v0x5647caa1faa0_0 .net "internal_start_bit", 0 0, L_0x5647caa32730;  1 drivers
v0x5647caa1fb60_0 .net "irq", 0 0, L_0x5647ca9e2220;  1 drivers
v0x5647caa1fc00_0 .net "miso", 0 0, L_0x5647caa324c0;  1 drivers
v0x5647caa1fca0_0 .var "miso_shift", 15 0;
v0x5647caa1fd60_0 .var "mosi", 0 0;
v0x5647caa1fe50_0 .net "pwr_gate", 0 0, L_0x5647ca9ca3b0;  1 drivers
v0x5647caa1ff40_0 .var "reset_", 0 0;
v0x5647caa20030_0 .net "sample_and_hold", 0 0, L_0x5647caa30d10;  1 drivers
v0x5647caa20120_0 .var "sck", 0 0;
v0x5647caa20210_0 .var "spi_read_data", 11 0;
v0x5647caa20400_0 .var "sys_clk", 0 0;
v0x5647caa204f0_0 .net "vref_sel", 0 0, L_0x5647ca9aecd0;  1 drivers
E_0x5647ca9bb210 .event posedge, v0x5647caa1e600_0;
E_0x5647ca9ba8a0 .event posedge, v0x5647caa19cf0_0;
E_0x5647ca9bafa0 .event negedge, v0x5647caa19db0_0;
E_0x5647ca9bcd80 .event posedge, v0x5647caa19db0_0;
E_0x5647ca9bdf70 .event negedge, v0x5647caa1faa0_0;
E_0x5647ca984260 .event anyedge, v0x5647caa1f920_0;
E_0x5647ca997520 .event posedge, v0x5647caa1ccb0_0;
E_0x5647ca997a30 .event anyedge, v0x5647caa1f410_0, v0x5647caa1a0d0_0;
S_0x5647ca9f0460 .scope task, "spi_read" "spi_read" 2 74, 2 74 0, S_0x5647ca9dd350;
 .timescale -9 -12;
v0x5647ca9ef6d0_0 .var "addr", 1 0;
v0x5647ca9ef7a0_0 .var "frame", 15 0;
v0x5647ca9e9130_0 .var/i "i", 31 0;
TD_tb_spi_adc_debug.spi_read ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5647ca9ef6d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5647ca9ef7a0_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5647caa20210_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1f600_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5647ca9e9130_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x5647ca9e9130_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5647ca9ef7a0_0;
    %load/vec4 v0x5647ca9e9130_0;
    %part/s 1;
    %store/vec4 v0x5647caa1fd60_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647caa20120_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa20120_0, 0, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x5647ca9e9130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5647ca9e9130_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647caa1f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1fd60_0, 0, 1;
    %delay 200000, 0;
    %end;
S_0x5647caa181f0 .scope task, "spi_write" "spi_write" 2 58, 2 58 0, S_0x5647ca9dd350;
 .timescale -9 -12;
v0x5647ca9e9230_0 .var "addr", 1 0;
v0x5647ca9e2330_0 .var "data", 11 0;
v0x5647ca9e2430_0 .var "frame", 15 0;
v0x5647ca9e8290_0 .var/i "i", 31 0;
TD_tb_spi_adc_debug.spi_write ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5647ca9e9230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5647ca9e2330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5647ca9e2430_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1f600_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x5647ca9e8290_0, 0, 32;
T_1.3 ; Top of for-loop
    %load/vec4 v0x5647ca9e8290_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_1.4, 5;
    %load/vec4 v0x5647ca9e2430_0;
    %load/vec4 v0x5647ca9e8290_0;
    %part/s 1;
    %store/vec4 v0x5647caa1fd60_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647caa20120_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa20120_0, 0, 1;
T_1.5 ; for-loop step statement
    %load/vec4 v0x5647ca9e8290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5647ca9e8290_0, 0, 32;
    %jmp T_1.3;
T_1.4 ; for-loop exit label
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647caa1f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1fd60_0, 0, 1;
    %delay 200000, 0;
    %end;
S_0x5647caa184d0 .scope module, "u_dut" "spi_adc" 2 33, 3 9 0, S_0x5647ca9dd350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "sck";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /INPUT 1 "comparator";
    .port_info 7 /OUTPUT 12 "dac";
    .port_info 8 /OUTPUT 1 "sample_and_hold";
    .port_info 9 /OUTPUT 1 "pwr_gate";
    .port_info 10 /OUTPUT 1 "dac_rst";
    .port_info 11 /OUTPUT 1 "irq";
    .port_info 12 /OUTPUT 1 "vref_sel";
P_0x5647ca9f0890 .param/l "ADC_WIDTH" 0 3 11, +C4<00000000000000000000000000001100>;
P_0x5647ca9f08d0 .param/l "DIV_16K" 1 3 54, +C4<00000000000000000000011000011010>;
P_0x5647ca9f0910 .param/l "DIV_8K" 1 3 55, +C4<00000000000000000000110000110101>;
P_0x5647ca9f0950 .param/l "SYS_CLK_FREQ" 0 3 10, +C4<00000010111110101111000010000000>;
L_0x5647ca9e5c60 .functor BUFZ 1, v0x5647caa1d840_0, C4<0>, C4<0>, C4<0>;
L_0x5647ca9e2220 .functor AND 1, v0x5647caa1c540_0, L_0x5647caa20860, C4<1>, C4<1>;
L_0x5647ca9aecd0 .functor BUFZ 1, L_0x5647caa207c0, C4<0>, C4<0>, C4<0>;
L_0x5647caa31a80 .functor AND 1, v0x5647caa1ff40_0, L_0x5647caa20590, C4<1>, C4<1>;
L_0x70593fd86018 .functor BUFT 1, C4<00000000000000000000011000011010>, C4<0>, C4<0>, C4<0>;
v0x5647caa1d3b0_0 .net/2s *"_ivl_14", 31 0, L_0x70593fd86018;  1 drivers
L_0x70593fd86060 .functor BUFT 1, C4<00000000000000000000110000110101>, C4<0>, C4<0>, C4<0>;
v0x5647caa1d4b0_0 .net/2s *"_ivl_16", 31 0, L_0x70593fd86060;  1 drivers
v0x5647caa1d590_0 .net "adc_ack", 0 0, L_0x5647caa30e00;  1 drivers
v0x5647caa1d660_0 .net "adc_busy", 0 0, L_0x5647caa31250;  1 drivers
v0x5647caa1d750_0 .net "adc_clk", 0 0, L_0x5647ca9e5c60;  1 drivers
v0x5647caa1d840_0 .var "adc_clk_reg", 0 0;
v0x5647caa1d8e0_0 .net "adc_data_out", 11 0, L_0x5647caa31a10;  1 drivers
v0x5647caa1d9d0_0 .var "adc_en_n", 0 0;
v0x5647caa1da70_0 .net "bit_auto", 0 0, L_0x5647caa20720;  1 drivers
v0x5647caa1db10_0 .net "bit_clk_sel", 0 0, L_0x5647caa20900;  1 drivers
v0x5647caa1dbd0_0 .net "bit_en", 0 0, L_0x5647caa20590;  1 drivers
v0x5647caa1dc90_0 .net "bit_int_en", 0 0, L_0x5647caa20860;  1 drivers
v0x5647caa1dd50_0 .net "bit_start", 0 0, L_0x5647caa20680;  1 drivers
v0x5647caa1de10_0 .net "bit_vref", 0 0, L_0x5647caa207c0;  1 drivers
v0x5647caa1ded0_0 .var "clk_cnt", 31 0;
v0x5647caa1dfb0_0 .net "comparator", 0 0, v0x5647caa1f4f0_0;  1 drivers
v0x5647caa1e050_0 .net "cs", 0 0, v0x5647caa1f600_0;  1 drivers
v0x5647caa1e200_0 .net "ctrl_reg", 11 0, v0x5647caa1c1e0_0;  1 drivers
v0x5647caa1e2d0_0 .net "current_div", 31 0, L_0x5647caa309f0;  1 drivers
v0x5647caa1e370_0 .net "dac", 11 0, L_0x5647caa31870;  alias, 1 drivers
v0x5647caa1e460_0 .net "dac_rst", 0 0, L_0x5647caa31340;  alias, 1 drivers
v0x5647caa1e530_0 .net "eoc_flag", 0 0, v0x5647caa1c540_0;  1 drivers
v0x5647caa1e600_0 .net "irq", 0 0, L_0x5647ca9e2220;  alias, 1 drivers
v0x5647caa1e6a0_0 .net "miso", 0 0, L_0x5647caa324c0;  alias, 1 drivers
v0x5647caa1e770_0 .net "mosi", 0 0, v0x5647caa1fd60_0;  1 drivers
v0x5647caa1e840_0 .net "pwr_gate", 0 0, L_0x5647ca9ca3b0;  alias, 1 drivers
v0x5647caa1e910_0 .net "reset_", 0 0, v0x5647caa1ff40_0;  1 drivers
v0x5647caa1e9e0_0 .net "sample_and_hold", 0 0, L_0x5647caa30d10;  alias, 1 drivers
v0x5647caa1eab0_0 .net "sck", 0 0, v0x5647caa20120_0;  1 drivers
v0x5647caa1eb80_0 .var "start_clear_req", 0 0;
v0x5647caa1ec50_0 .net "sys_clk", 0 0, v0x5647caa20400_0;  1 drivers
v0x5647caa1ed20_0 .net "vref_sel", 0 0, L_0x5647ca9aecd0;  alias, 1 drivers
L_0x5647caa20590 .part v0x5647caa1c1e0_0, 0, 1;
L_0x5647caa20680 .part v0x5647caa1c1e0_0, 1, 1;
L_0x5647caa20720 .part v0x5647caa1c1e0_0, 2, 1;
L_0x5647caa207c0 .part v0x5647caa1c1e0_0, 3, 1;
L_0x5647caa20860 .part v0x5647caa1c1e0_0, 4, 1;
L_0x5647caa20900 .part v0x5647caa1c1e0_0, 6, 1;
L_0x5647caa309f0 .functor MUXZ 32, L_0x70593fd86060, L_0x70593fd86018, L_0x5647caa20900, C4<>;
S_0x5647caa18a30 .scope module, "u_controller" "adc_controller" 3 127, 4 18 0, S_0x5647caa184d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "en_";
    .port_info 3 /INPUT 1 "comparator";
    .port_info 4 /OUTPUT 1 "sample_and_hold";
    .port_info 5 /OUTPUT 1 "pwr_gate";
    .port_info 6 /OUTPUT 1 "dac_rst";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 12 "dac";
    .port_info 10 /OUTPUT 12 "data";
P_0x5647caa18c10 .param/l "S_CONVERT" 1 4 42, C4<10>;
P_0x5647caa18c50 .param/l "S_FINISH" 1 4 43, C4<11>;
P_0x5647caa18c90 .param/l "S_IDLE" 1 4 40, C4<00>;
P_0x5647caa18cd0 .param/l "S_INIT" 1 4 41, C4<01>;
P_0x5647caa18d10 .param/l "WIDTH" 0 4 19, +C4<00000000000000000000000000001100>;
L_0x5647ca9ca3b0 .functor OR 1, L_0x5647caa30f90, L_0x5647caa31080, C4<0>, C4<0>;
L_0x5647ca9fb7a0 .functor OR 12, v0x5647caa1a1b0_0, v0x5647caa19ff0_0, C4<000000000000>, C4<000000000000>;
L_0x5647caa31a10 .functor BUFZ 12, v0x5647caa1a430_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x70593fd860a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5647caa19170_0 .net/2u *"_ivl_0", 1 0, L_0x70593fd860a8;  1 drivers
v0x5647caa19270_0 .net *"_ivl_10", 0 0, L_0x5647caa30f90;  1 drivers
L_0x70593fd86180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5647caa19330_0 .net/2u *"_ivl_12", 1 0, L_0x70593fd86180;  1 drivers
v0x5647caa19420_0 .net *"_ivl_14", 0 0, L_0x5647caa31080;  1 drivers
L_0x70593fd861c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5647caa194e0_0 .net/2u *"_ivl_18", 1 0, L_0x70593fd861c8;  1 drivers
L_0x70593fd86210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5647caa19610_0 .net/2u *"_ivl_22", 1 0, L_0x70593fd86210;  1 drivers
v0x5647caa196f0_0 .net *"_ivl_28", 31 0, L_0x5647caa31470;  1 drivers
L_0x70593fd86258 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647caa197d0_0 .net *"_ivl_31", 19 0, L_0x70593fd86258;  1 drivers
L_0x70593fd862a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5647caa198b0_0 .net/2u *"_ivl_32", 31 0, L_0x70593fd862a0;  1 drivers
L_0x70593fd862e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5647caa19990_0 .net/2u *"_ivl_36", 1 0, L_0x70593fd862e8;  1 drivers
v0x5647caa19a70_0 .net *"_ivl_38", 0 0, L_0x5647caa31780;  1 drivers
L_0x70593fd860f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5647caa19b30_0 .net/2u *"_ivl_4", 1 0, L_0x70593fd860f0;  1 drivers
L_0x70593fd86138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5647caa19c10_0 .net/2u *"_ivl_8", 1 0, L_0x70593fd86138;  1 drivers
v0x5647caa19cf0_0 .net "ack", 0 0, L_0x5647caa30e00;  alias, 1 drivers
v0x5647caa19db0_0 .net "busy", 0 0, L_0x5647caa31250;  alias, 1 drivers
v0x5647caa19e70_0 .net "clk", 0 0, L_0x5647ca9e5c60;  alias, 1 drivers
v0x5647caa19f30_0 .net "comparator", 0 0, v0x5647caa1f4f0_0;  alias, 1 drivers
v0x5647caa19ff0_0 .var "counter_reg", 11 0;
v0x5647caa1a0d0_0 .net "dac", 11 0, L_0x5647caa31870;  alias, 1 drivers
v0x5647caa1a1b0_0 .var "dac_reg", 11 0;
v0x5647caa1a290_0 .net "dac_rst", 0 0, L_0x5647caa31340;  alias, 1 drivers
v0x5647caa1a350_0 .net "data", 11 0, L_0x5647caa31a10;  alias, 1 drivers
v0x5647caa1a430_0 .var "data_out_reg", 11 0;
v0x5647caa1a510_0 .net "en_", 0 0, v0x5647caa1d9d0_0;  1 drivers
v0x5647caa1a5d0_0 .net "is_final_bit", 0 0, L_0x5647caa31640;  1 drivers
v0x5647caa1a690_0 .var "next_state", 1 0;
v0x5647caa1a770_0 .net "pwr_gate", 0 0, L_0x5647ca9ca3b0;  alias, 1 drivers
v0x5647caa1a830_0 .net "reset_", 0 0, L_0x5647caa31a80;  1 drivers
v0x5647caa1a8f0_0 .net "sample_and_hold", 0 0, L_0x5647caa30d10;  alias, 1 drivers
v0x5647caa1a9b0_0 .var "state", 1 0;
v0x5647caa1aa90_0 .net "test_value", 11 0, L_0x5647ca9fb7a0;  1 drivers
E_0x5647ca9b8470/0 .event negedge, v0x5647caa1a830_0;
E_0x5647ca9b8470/1 .event posedge, v0x5647caa19e70_0;
E_0x5647ca9b8470 .event/or E_0x5647ca9b8470/0, E_0x5647ca9b8470/1;
E_0x5647ca997f40 .event anyedge, v0x5647caa1a9b0_0, v0x5647caa1a510_0, v0x5647caa1a5d0_0;
L_0x5647caa30d10 .cmp/eq 2, v0x5647caa1a9b0_0, L_0x70593fd860a8;
L_0x5647caa30e00 .cmp/eq 2, v0x5647caa1a9b0_0, L_0x70593fd860f0;
L_0x5647caa30f90 .cmp/eq 2, v0x5647caa1a9b0_0, L_0x70593fd86138;
L_0x5647caa31080 .cmp/eq 2, v0x5647caa1a9b0_0, L_0x70593fd86180;
L_0x5647caa31250 .cmp/ne 2, v0x5647caa1a9b0_0, L_0x70593fd861c8;
L_0x5647caa31340 .cmp/eq 2, v0x5647caa1a9b0_0, L_0x70593fd86210;
L_0x5647caa31470 .concat [ 12 20 0 0], v0x5647caa19ff0_0, L_0x70593fd86258;
L_0x5647caa31640 .cmp/eq 32, L_0x5647caa31470, L_0x70593fd862a0;
L_0x5647caa31780 .cmp/eq 2, v0x5647caa1a9b0_0, L_0x70593fd862e8;
L_0x5647caa31870 .functor MUXZ 12, v0x5647caa1a1b0_0, L_0x5647ca9fb7a0, L_0x5647caa31780, C4<>;
S_0x5647caa1ad30 .scope module, "u_spi" "adc_spi_slave" 3 142, 5 6 0, S_0x5647caa184d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "sck";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /INPUT 12 "adc_data_in";
    .port_info 7 /INPUT 1 "adc_busy_in";
    .port_info 8 /INPUT 1 "adc_eoc_pulse";
    .port_info 9 /INPUT 1 "hw_clear_start";
    .port_info 10 /OUTPUT 12 "ctrl_reg_out";
    .port_info 11 /OUTPUT 1 "eoc_flag_out";
P_0x5647caa1aee0 .param/l "ADDR_CTRL" 1 5 27, C4<00>;
P_0x5647caa1af20 .param/l "ADDR_DATA" 1 5 29, C4<10>;
P_0x5647caa1af60 .param/l "ADDR_INFO" 1 5 30, C4<11>;
P_0x5647caa1afa0 .param/l "ADDR_STATUS" 1 5 28, C4<01>;
P_0x5647caa1afe0 .param/l "CMD_CLEAR" 1 5 36, C4<11>;
P_0x5647caa1b020 .param/l "CMD_READ" 1 5 33, C4<00>;
P_0x5647caa1b060 .param/l "CMD_SET" 1 5 35, C4<10>;
P_0x5647caa1b0a0 .param/l "CMD_WRITE" 1 5 34, C4<01>;
P_0x5647caa1b0e0 .param/l "S_IDLE" 1 5 68, C4<00>;
P_0x5647caa1b120 .param/l "S_LATCH" 1 5 70, C4<10>;
P_0x5647caa1b160 .param/l "S_SHIFT" 1 5 69, C4<01>;
L_0x5647caa31be0 .functor AND 1, v0x5647caa1cef0_0, L_0x5647caa31b40, C4<1>, C4<1>;
L_0x5647caa31d90 .functor AND 1, L_0x5647caa31ca0, v0x5647caa1cfb0_0, C4<1>, C4<1>;
v0x5647caa1b830_0 .net *"_ivl_1", 0 0, L_0x5647caa31b40;  1 drivers
o0x70593fdcf978 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x5647caa1b910_0 name=_ivl_18
v0x5647caa1b9f0_0 .net *"_ivl_21", 0 0, L_0x5647caa32380;  1 drivers
v0x5647caa1bab0_0 .net *"_ivl_5", 0 0, L_0x5647caa31ca0;  1 drivers
v0x5647caa1bb70_0 .net "adc_busy_in", 0 0, L_0x5647caa31250;  alias, 1 drivers
v0x5647caa1bc60_0 .net "adc_data_in", 11 0, L_0x5647caa31a10;  alias, 1 drivers
v0x5647caa1bd30_0 .net "adc_eoc_pulse", 0 0, L_0x5647caa30e00;  alias, 1 drivers
v0x5647caa1be00_0 .net "addr", 1 0, L_0x5647caa31f40;  1 drivers
v0x5647caa1bea0_0 .var "bit_cnt", 4 0;
v0x5647caa1bf80_0 .net "clk", 0 0, v0x5647caa20400_0;  alias, 1 drivers
v0x5647caa1c040_0 .net "cmd", 1 0, L_0x5647caa31ea0;  1 drivers
v0x5647caa1c120_0 .net "cs", 0 0, v0x5647caa1f600_0;  alias, 1 drivers
v0x5647caa1c1e0_0 .var "ctrl_reg", 11 0;
v0x5647caa1c2c0_0 .net "ctrl_reg_out", 11 0, v0x5647caa1c1e0_0;  alias, 1 drivers
v0x5647caa1c3a0_0 .var "data_reg", 11 0;
v0x5647caa1c480_0 .net "eoc_flag_out", 0 0, v0x5647caa1c540_0;  alias, 1 drivers
v0x5647caa1c540_0 .var "eoc_latch", 0 0;
v0x5647caa1c710_0 .net "hw_clear_start", 0 0, v0x5647caa1eb80_0;  1 drivers
v0x5647caa1c7d0_0 .var "info_reg", 11 0;
v0x5647caa1c8b0_0 .net "miso", 0 0, L_0x5647caa324c0;  alias, 1 drivers
v0x5647caa1c970_0 .var "miso_buffer", 11 0;
v0x5647caa1ca50_0 .net "mosi", 0 0, v0x5647caa1fd60_0;  alias, 1 drivers
v0x5647caa1cb10_0 .net "pay", 11 0, L_0x5647caa32060;  1 drivers
v0x5647caa1cbf0_0 .net "reset_", 0 0, v0x5647caa1ff40_0;  alias, 1 drivers
v0x5647caa1ccb0_0 .net "sck", 0 0, v0x5647caa20120_0;  alias, 1 drivers
v0x5647caa1cd70_0 .net "sck_fall", 0 0, L_0x5647caa31d90;  1 drivers
v0x5647caa1ce30_0 .net "sck_rise", 0 0, L_0x5647caa31be0;  1 drivers
v0x5647caa1cef0_0 .var "sck_s1", 0 0;
v0x5647caa1cfb0_0 .var "sck_s2", 0 0;
v0x5647caa1d070_0 .var "shift_reg", 15 0;
v0x5647caa1d150_0 .var "state", 1 0;
E_0x5647ca9da480/0 .event negedge, v0x5647caa1cbf0_0;
E_0x5647ca9da480/1 .event posedge, v0x5647caa1bf80_0;
E_0x5647ca9da480 .event/or E_0x5647ca9da480/0, E_0x5647ca9da480/1;
L_0x5647caa31b40 .reduce/nor v0x5647caa1cfb0_0;
L_0x5647caa31ca0 .reduce/nor v0x5647caa1cef0_0;
L_0x5647caa31ea0 .part v0x5647caa1d070_0, 14, 2;
L_0x5647caa31f40 .part v0x5647caa1d070_0, 12, 2;
L_0x5647caa32060 .part v0x5647caa1d070_0, 0, 12;
L_0x5647caa32380 .part v0x5647caa1c970_0, 11, 1;
L_0x5647caa324c0 .functor MUXZ 1, L_0x5647caa32380, o0x70593fdcf978, v0x5647caa1f600_0, C4<>;
S_0x5647caa1ee40 .scope fork, "wait_logic" "wait_logic" 2 142, 2 142 0, S_0x5647ca9dd350;
 .timescale -9 -12;
S_0x5647caa1efd0 .scope begin, "success_thread" "success_thread" 2 143, 2 143 0, S_0x5647caa1ee40;
 .timescale -9 -12;
E_0x5647ca9efd30 .event anyedge, v0x5647caa1e600_0;
S_0x5647caa1f210 .scope begin, "timeout_thread" "timeout_thread" 2 157, 2 157 0, S_0x5647caa1ee40;
 .timescale -9 -12;
    .scope S_0x5647caa18a30;
T_2 ;
    %wait E_0x5647ca9b8470;
    %load/vec4 v0x5647caa1a830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5647caa1a9b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5647caa1a690_0;
    %assign/vec4 v0x5647caa1a9b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5647caa18a30;
T_3 ;
    %wait E_0x5647ca997f40;
    %load/vec4 v0x5647caa1a9b0_0;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
    %load/vec4 v0x5647caa1a9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5647caa1a510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
T_3.6 ;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x5647caa1a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x5647caa1a5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
T_3.10 ;
T_3.9 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5647caa1a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5647caa1a690_0, 0, 2;
T_3.13 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5647caa18a30;
T_4 ;
    %wait E_0x5647ca9b8470;
    %load/vec4 v0x5647caa1a830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa1a1b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa19ff0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa1a430_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5647caa1a9b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v0x5647caa1a1b0_0;
    %assign/vec4 v0x5647caa1a1b0_0, 0;
    %load/vec4 v0x5647caa19ff0_0;
    %assign/vec4 v0x5647caa19ff0_0, 0;
    %load/vec4 v0x5647caa1a430_0;
    %assign/vec4 v0x5647caa1a430_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa1a1b0_0, 0;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x5647caa19ff0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5647caa19f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5647caa1aa90_0;
    %assign/vec4 v0x5647caa1a1b0_0, 0;
T_4.6 ;
    %load/vec4 v0x5647caa19ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5647caa19ff0_0, 0;
    %load/vec4 v0x5647caa1a5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5647caa19f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x5647caa1aa90_0;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x5647caa1a1b0_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x5647caa1a430_0, 0;
T_4.8 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5647caa1ad30;
T_5 ;
    %wait E_0x5647ca9da480;
    %load/vec4 v0x5647caa1cbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1cfb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5647caa1ccb0_0;
    %assign/vec4 v0x5647caa1cef0_0, 0;
    %load/vec4 v0x5647caa1cef0_0;
    %assign/vec4 v0x5647caa1cfb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5647caa1ad30;
T_6 ;
    %wait E_0x5647ca9da480;
    %load/vec4 v0x5647caa1cbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5647caa1d150_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa1c1e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa1c3a0_0, 0;
    %pushi/vec4 10, 0, 12;
    %assign/vec4 v0x5647caa1c7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1c540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5647caa1bea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5647caa1d070_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5647caa1c970_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5647caa1bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647caa1c540_0, 0;
T_6.2 ;
    %load/vec4 v0x5647caa1c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5647caa1c1e0_0, 4, 5;
T_6.4 ;
    %load/vec4 v0x5647caa1d150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5647caa1bea0_0, 0;
    %load/vec4 v0x5647caa1bc60_0;
    %assign/vec4 v0x5647caa1c3a0_0, 0;
    %load/vec4 v0x5647caa1c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5647caa1d150_0, 0;
T_6.10 ;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5647caa1c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5647caa1d150_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5647caa1ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x5647caa1d070_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5647caa1ca50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5647caa1d070_0, 0;
    %load/vec4 v0x5647caa1bea0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5647caa1bea0_0, 0;
    %load/vec4 v0x5647caa1bea0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5647caa1d150_0, 0;
T_6.16 ;
T_6.14 ;
T_6.13 ;
    %load/vec4 v0x5647caa1c120_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.20, 9;
    %load/vec4 v0x5647caa1cd70_0;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x5647caa1c970_0;
    %parti/s 11, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1c970_0, 0;
T_6.18 ;
    %load/vec4 v0x5647caa1c120_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.24, 10;
    %load/vec4 v0x5647caa1bea0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.23, 9;
    %load/vec4 v0x5647caa1cd70_0;
    %and;
T_6.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %load/vec4 v0x5647caa1d070_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.25, 4;
    %load/vec4 v0x5647caa1d070_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %jmp T_6.31;
T_6.27 ;
    %load/vec4 v0x5647caa1c1e0_0;
    %assign/vec4 v0x5647caa1c970_0, 0;
    %jmp T_6.31;
T_6.28 ;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x5647caa1bb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5647caa1c540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5647caa1c970_0, 0;
    %jmp T_6.31;
T_6.29 ;
    %load/vec4 v0x5647caa1c3a0_0;
    %assign/vec4 v0x5647caa1c970_0, 0;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v0x5647caa1c7d0_0;
    %assign/vec4 v0x5647caa1c970_0, 0;
    %jmp T_6.31;
T_6.31 ;
    %pop/vec4 1;
T_6.25 ;
T_6.21 ;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5647caa1d150_0, 0;
    %load/vec4 v0x5647caa1be00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.32, 4;
    %load/vec4 v0x5647caa1c040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %jmp T_6.37;
T_6.34 ;
    %load/vec4 v0x5647caa1cb10_0;
    %assign/vec4 v0x5647caa1c1e0_0, 0;
    %jmp T_6.37;
T_6.35 ;
    %load/vec4 v0x5647caa1c1e0_0;
    %load/vec4 v0x5647caa1cb10_0;
    %or;
    %assign/vec4 v0x5647caa1c1e0_0, 0;
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v0x5647caa1c1e0_0;
    %load/vec4 v0x5647caa1cb10_0;
    %inv;
    %and;
    %assign/vec4 v0x5647caa1c1e0_0, 0;
    %jmp T_6.37;
T_6.37 ;
    %pop/vec4 1;
T_6.32 ;
    %load/vec4 v0x5647caa1c040_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.40, 4;
    %load/vec4 v0x5647caa1be00_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1c540_0, 0;
T_6.38 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5647caa184d0;
T_7 ;
    %wait E_0x5647ca9da480;
    %load/vec4 v0x5647caa1e910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5647caa1ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1d840_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5647caa1e2d0_0;
    %subi 1, 0, 32;
    %load/vec4 v0x5647caa1ded0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5647caa1ded0_0, 0;
    %load/vec4 v0x5647caa1d840_0;
    %inv;
    %assign/vec4 v0x5647caa1d840_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5647caa1ded0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5647caa1ded0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5647caa184d0;
T_8 ;
    %wait E_0x5647ca9da480;
    %load/vec4 v0x5647caa1e910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647caa1d9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1eb80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5647caa1dbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647caa1d9d0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5647caa1da70_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.7, 8;
    %load/vec4 v0x5647caa1dd50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.7;
    %jmp/1 T_8.6, 8;
    %load/vec4 v0x5647caa1d660_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v0x5647caa1d590_0;
    %nor/r;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.6;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1d9d0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647caa1d9d0_0, 0;
T_8.5 ;
T_8.3 ;
    %load/vec4 v0x5647caa1dd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v0x5647caa1d660_0;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5647caa1eb80_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5647caa1eb80_0, 0;
T_8.10 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5647ca9dd350;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa20400_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5647ca9dd350;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v0x5647caa20400_0;
    %inv;
    %store/vec4 v0x5647caa20400_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5647ca9dd350;
T_11 ;
    %wait E_0x5647ca997a30;
    %delay 5000, 0;
    %load/vec4 v0x5647caa1f6f0_0;
    %load/vec4 v0x5647caa1f410_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x5647caa1f4f0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5647ca9dd350;
T_12 ;
    %wait E_0x5647ca997520;
    %load/vec4 v0x5647caa1f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5647caa1fca0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5647caa1fc00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5647caa1fca0_0, 0, 16;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5647ca9dd350;
T_13 ;
    %wait E_0x5647ca984260;
    %load/vec4 v0x5647caa1f920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %vpi_call 2 105 "$display", "[TIME %0t] ADC State: IDLE", $time {0 0 0};
    %jmp T_13.4;
T_13.1 ;
    %vpi_call 2 106 "$display", "[TIME %0t] ADC State: INIT", $time {0 0 0};
    %jmp T_13.4;
T_13.2 ;
    %vpi_call 2 107 "$display", "[TIME %0t] ADC State: CONVERT", $time {0 0 0};
    %jmp T_13.4;
T_13.3 ;
    %vpi_call 2 108 "$display", "[TIME %0t] ADC State: FINISH", $time {0 0 0};
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5647ca9dd350;
T_14 ;
    %wait E_0x5647ca9bdf70;
    %load/vec4 v0x5647caa1ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 113 "$display", "[TIME %0t] SPI Logic: START bit cleared by hardware.", $time {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5647ca9dd350;
T_15 ;
    %wait E_0x5647ca9bcd80;
    %vpi_call 2 116 "$display", "[TIME %0t] Signal: ADC BUSY went HIGH", $time {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x5647ca9dd350;
T_16 ;
    %wait E_0x5647ca9bafa0;
    %vpi_call 2 117 "$display", "[TIME %0t] Signal: ADC BUSY went LOW", $time {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_0x5647ca9dd350;
T_17 ;
    %wait E_0x5647ca9ba8a0;
    %vpi_call 2 118 "$display", "[TIME %0t] Signal: ADC ACK (End of Conversion)", $time {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x5647ca9dd350;
T_18 ;
    %wait E_0x5647ca9bb210;
    %vpi_call 2 119 "$display", "[TIME %0t] Signal: IRQ Triggered!", $time {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x5647ca9dd350;
T_19 ;
    %vpi_call 2 125 "$dumpfile", "tb_spi_adc_debug.vcd" {0 0 0};
    %vpi_call 2 126 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5647ca9dd350 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1ff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647caa1f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa20120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5647caa1f4f0_0, 0, 1;
    %pushi/vec4 2642, 0, 12;
    %store/vec4 v0x5647caa1f410_0, 0, 12;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5647caa1ff40_0, 0, 1;
    %vpi_call 2 133 "$display", "---------------------------------------------------" {0 0 0};
    %vpi_call 2 134 "$display", "DEBUG SIMULATION STARTED" {0 0 0};
    %vpi_call 2 135 "$display", "---------------------------------------------------" {0 0 0};
    %vpi_call 2 137 "$display", "[TIME %0t] Writing Config: Enable + Start + IRQ (0x013)", $time {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5647ca9e9230_0, 0, 2;
    %pushi/vec4 19, 0, 12;
    %store/vec4 v0x5647ca9e2330_0, 0, 12;
    %fork TD_tb_spi_adc_debug.spi_write, S_0x5647caa181f0;
    %join;
    %vpi_call 2 140 "$display", "[TIME %0t] Waiting for IRQ...", $time {0 0 0};
    %fork t_1, S_0x5647caa1ee40;
    %fork t_2, S_0x5647caa1ee40;
    %join;
    %join;
    %jmp t_0;
    .scope S_0x5647caa1ee40;
t_1 ;
    %fork t_4, S_0x5647caa1efd0;
    %jmp t_3;
    .scope S_0x5647caa1efd0;
t_4 ;
T_19.0 ;
    %load/vec4 v0x5647caa1fb60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_19.1, 6;
    %wait E_0x5647ca9efd30;
    %jmp T_19.0;
T_19.1 ;
    %vpi_call 2 145 "$display", "[TIME %0t] SUCCESS: IRQ detected.", $time {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5647ca9ef6d0_0, 0, 2;
    %fork TD_tb_spi_adc_debug.spi_read, S_0x5647ca9f0460;
    %join;
    %delay 200000, 0;
    %load/vec4 v0x5647caa1fca0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x5647caa20210_0, 0, 12;
    %vpi_call 2 151 "$display", "[TIME %0t] Read Data: 0x%h", $time, v0x5647caa20210_0 {0 0 0};
    %disable S_0x5647caa1f210;
    %end;
    .scope S_0x5647caa1ee40;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_0x5647caa1f210;
    %jmp t_5;
    .scope S_0x5647caa1f210;
t_6 ;
    %delay 3000000000, 0;
    %vpi_call 2 161 "$display", "[TIME %0t] ERROR: Timeout waiting for IRQ!", $time {0 0 0};
    %vpi_call 2 162 "$display", "Possible Causes:" {0 0 0};
    %vpi_call 2 163 "$display", "1. ADC Clock (adc_clk) is not toggling." {0 0 0};
    %vpi_call 2 164 "$display", "2. ADC State Machine stuck in IDLE or CONVERT." {0 0 0};
    %vpi_call 2 165 "$display", "3. START bit cleared too early." {0 0 0};
    %disable S_0x5647caa1efd0;
    %vpi_call 2 169 "$finish" {0 0 0};
    %end;
    .scope S_0x5647caa1ee40;
t_5 %join;
    %end;
    .scope S_0x5647ca9dd350;
t_0 ;
    %vpi_call 2 173 "$display", "---------------------------------------------------" {0 0 0};
    %vpi_call 2 174 "$display", "Checking Start Bit Status..." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5647ca9ef6d0_0, 0, 2;
    %fork TD_tb_spi_adc_debug.spi_read, S_0x5647ca9f0460;
    %join;
    %delay 200000, 0;
    %load/vec4 v0x5647caa1fca0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %vpi_call 2 177 "$display", "PASS: Start bit is 0." {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %vpi_call 2 178 "$display", "FAIL: Start bit is 1." {0 0 0};
T_19.3 ;
    %vpi_call 2 180 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "iverilog/testbench/tb_spi_adc_debug.v";
    "verilog/spi_adc.v";
    "verilog/adc_controller.v";
    "verilog/adc_spi_slave.v";
