

================================================================
== Vitis HLS Report for 'atax_Pipeline_VITIS_LOOP_63_5'
================================================================
* Date:           Sun Feb 25 00:20:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.440 us|  0.440 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_5  |       20|       20|         6|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     128|     135|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     145|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     273|     239|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U5  |fmul_32ns_32ns_32_2_max_dsp_1  |        0|   3|  128|  135|    0|
    |uitofp_32ns_32_2_no_dsp_1_U6      |uitofp_32ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  128|  135|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next_fu_113_p2  |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond3_fu_107_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  27|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    5|         10|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |indvars_iv_fu_56                  |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |exitcond3_reg_155                 |   1|   0|    1|          0|
    |indvars_iv_fu_56                  |   5|   0|    5|          0|
    |tmp_1_reg_169                     |  32|   0|   32|          0|
    |tmp_2_reg_179                     |  32|   0|   32|          0|
    |exitcond3_reg_155                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 145|  32|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_63_5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_63_5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_63_5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_63_5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_63_5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  atax_Pipeline_VITIS_LOOP_63_5|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RFIFONUM      |   in|    9|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|                           gmem|       pointer|
|p_cast1_cast             |   in|   62|     ap_none|                   p_cast1_cast|        scalar|
|vla_u9_23fixp1_address0  |  out|    4|   ap_memory|                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_ce0       |  out|    1|   ap_memory|                 vla_u9_23fixp1|         array|
|vla_u9_23fixp1_q0        |   in|   23|   ap_memory|                 vla_u9_23fixp1|         array|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast1_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast1_cast"   --->   Operation 10 'read' 'p_cast1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_cast1_cast_cast = sext i62 %p_cast1_cast_read"   --->   Operation 11 'sext' 'p_cast1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 256, void @empty_10, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %indvars_iv"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i5 %indvars_iv"   --->   Operation 15 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%exitcond3 = icmp_eq  i5 %indvars_iv_load, i5 16"   --->   Operation 16 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.09ns)   --->   "%indvars_iv_next = add i5 %indvars_iv_load, i5 1"   --->   Operation 17 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %for.inc47.split, void %for.end49.exitStub"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i5 %indvars_iv_load"   --->   Operation 19 'zext' 'indvars_iv_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vla_u9_23fixp1_addr = getelementptr i23 %vla_u9_23fixp1, i64 0, i64 %indvars_iv_cast"   --->   Operation 20 'getelementptr' 'vla_u9_23fixp1_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.14ns)   --->   "%vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr"   --->   Operation 21 'load' 'vla_u9_23fixp1_load' <Predicate = (!exitcond3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 %indvars_iv_next, i5 %indvars_iv"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 23 [1/2] (1.14ns)   --->   "%vla_u9_23fixp1_load = load i4 %vla_u9_23fixp1_addr"   --->   Operation 23 'load' 'vla_u9_23fixp1_load' <Predicate = (!exitcond3)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_16 = zext i23 %vla_u9_23fixp1_load"   --->   Operation 24 'zext' 'tmp_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (9.54ns)   --->   "%tmp_1 = uitofp i32 %tmp_16"   --->   Operation 25 'uitofp' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.54>
ST_3 : Operation 26 [1/2] (9.54ns)   --->   "%tmp_1 = uitofp i32 %tmp_16"   --->   Operation 26 'uitofp' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.46>
ST_4 : Operation 27 [2/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 1.19209e-07"   --->   Operation 27 'fmul' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast1_cast_cast"   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (8.46ns)   --->   "%tmp_2 = fmul i32 %tmp_1, i32 1.19209e-07"   --->   Operation 32 'fmul' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_16 = bitcast i32 %tmp_2"   --->   Operation 34 'bitcast' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %empty_16, i4 15"   --->   Operation 35 'write' 'write_ln0' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vla_u9_23fixp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv          (alloca           ) [ 0100000]
p_cast1_cast_read   (read             ) [ 0000000]
p_cast1_cast_cast   (sext             ) [ 0111110]
specinterface_ln0   (specinterface    ) [ 0000000]
store_ln0           (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
indvars_iv_load     (load             ) [ 0000000]
exitcond3           (icmp             ) [ 0111110]
indvars_iv_next     (add              ) [ 0000000]
br_ln0              (br               ) [ 0000000]
indvars_iv_cast     (zext             ) [ 0000000]
vla_u9_23fixp1_addr (getelementptr    ) [ 0110000]
store_ln0           (store            ) [ 0000000]
vla_u9_23fixp1_load (load             ) [ 0000000]
tmp_16              (zext             ) [ 0101000]
tmp_1               (uitofp           ) [ 0100110]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
gmem_addr           (getelementptr    ) [ 0100001]
specpipeline_ln0    (specpipeline     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
tmp_2               (fmul             ) [ 0100001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_16            (bitcast          ) [ 0000000]
write_ln0           (write            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
ret_ln0             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast1_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vla_u9_23fixp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla_u9_23fixp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="indvars_iv_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_cast1_cast_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="62" slack="0"/>
<pin id="62" dir="0" index="1" bw="62" slack="0"/>
<pin id="63" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast1_cast_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="1"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="vla_u9_23fixp1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="23" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla_u9_23fixp1_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vla_u9_23fixp1_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="23" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_cast1_cast_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="62" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="5" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvars_iv_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exitcond3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvars_iv_next_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvars_iv_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_16_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="23" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="gmem_addr_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="4"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_16_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_16/6 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvars_iv_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_cast1_cast_cast_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="4"/>
<pin id="152" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_cast1_cast_cast "/>
</bind>
</comp>

<comp id="155" class="1005" name="exitcond3_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="vla_u9_23fixp1_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="vla_u9_23fixp1_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_16_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="gmem_addr_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="52" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="54" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="60" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="128"><net_src comp="113" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="81" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="146"><net_src comp="56" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="153"><net_src comp="95" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="158"><net_src comp="107" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="74" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="167"><net_src comp="129" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="172"><net_src comp="92" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="177"><net_src comp="134" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="182"><net_src comp="87" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 }
 - Input state : 
	Port: atax_Pipeline_VITIS_LOOP_63_5 : gmem | {}
	Port: atax_Pipeline_VITIS_LOOP_63_5 : p_cast1_cast | {1 }
	Port: atax_Pipeline_VITIS_LOOP_63_5 : vla_u9_23fixp1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvars_iv_load : 1
		exitcond3 : 2
		indvars_iv_next : 2
		br_ln0 : 3
		indvars_iv_cast : 2
		vla_u9_23fixp1_addr : 3
		vla_u9_23fixp1_load : 4
		store_ln0 : 3
	State 2
		tmp_16 : 1
		tmp_1 : 2
	State 3
	State 4
	State 5
	State 6
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_87          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|    add   |    indvars_iv_next_fu_113    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       exitcond3_fu_107       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|   read   | p_cast1_cast_read_read_fu_60 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_66    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  uitofp  |           grp_fu_92          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |    p_cast1_cast_cast_fu_95   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |    indvars_iv_cast_fu_119    |    0    |    0    |    0    |
|          |         tmp_16_fu_129        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   128   |   157   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond3_reg_155     |    1   |
|     gmem_addr_reg_174     |   32   |
|     indvars_iv_reg_143    |    5   |
| p_cast1_cast_cast_reg_150 |   64   |
|       tmp_16_reg_164      |   32   |
|       tmp_1_reg_169       |   32   |
|       tmp_2_reg_179       |   32   |
|vla_u9_23fixp1_addr_reg_159|    4   |
+---------------------------+--------+
|           Total           |   202  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_92    |  p0  |   2  |  23  |   46   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||  1.688  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   330  |   175  |
+-----------+--------+--------+--------+--------+
