============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 02 2025  02:06:27 pm
  Module:                 neuron_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2384 ps) Setup Check with Pin mac_inst_AC_reg[35]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[35]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     233                  
     Required Time:=    9767                  
      Launch Clock:-       0                  
         Data Path:-    7384                  
             Slack:=    2384                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8536__5107/Y  -       B->Y   F     NAND2X1        1  2.8   205   258    6364    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8533__6417/Y  -       C0->Y  R     OAI211X2       1  2.7   122   136    6500    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8528__9945/CO -       CI->CO R     ADDFX1         1  2.7    82   252    6752    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8526__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    6984    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8525__4733/CO -       CI->CO R     ADDFX1         1  2.5    78   230    7214    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8524__7482/Y  -       B->Y   R     XNOR2X1        1  2.5    70   170    7384    (-,-) 
  mac_inst_AC_reg[35]/SI                            -       -      R     SDFFRHQX4      1    -     -     0    7384    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 2: MET (2482 ps) Setup Check with Pin mac_inst_AC_reg[34]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[34]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    7285                  
             Slack:=    2482                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8536__5107/Y  -       B->Y   F     NAND2X1        1  2.8   205   258    6364    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8533__6417/Y  -       C0->Y  R     OAI211X2       1  2.7   122   136    6500    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8528__9945/CO -       CI->CO R     ADDFX1         1  2.7    82   252    6752    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8526__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    6984    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8525__4733/S  -       CI->S  R     ADDFX1         1  2.5    81   301    7285    (-,-) 
  mac_inst_AC_reg[34]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    7285    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 3: MET (2714 ps) Setup Check with Pin mac_inst_AC_reg[33]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[33]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    7053                  
             Slack:=    2714                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8536__5107/Y  -       B->Y   F     NAND2X1        1  2.8   205   258    6364    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8533__6417/Y  -       C0->Y  R     OAI211X2       1  2.7   122   136    6500    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8528__9945/CO -       CI->CO R     ADDFX1         1  2.7    82   252    6752    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8526__6161/S  -       CI->S  R     ADDFX1         1  2.5    81   301    7053    (-,-) 
  mac_inst_AC_reg[33]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    7053    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 4: MET (2890 ps) Setup Check with Pin mac_inst_AC_reg[31]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[31]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    6884                  
             Slack:=    2890                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8532__7410/Y  -       A1->Y  F     AOI21X1        2  4.0   279   314    6420    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8529__2883/Y  -       A1->Y  R     OAI21X1        1  2.5   175   248    6668    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8527__9315/Y  -       B->Y   R     XNOR2X1        1  2.5    70   216    6884    (-,-) 
  mac_inst_AC_reg[31]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6884    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 5: MET (2948 ps) Setup Check with Pin mac_inst_AC_reg[32]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[32]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    6819                  
             Slack:=    2948                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8536__5107/Y  -       B->Y   F     NAND2X1        1  2.8   205   258    6364    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8533__6417/Y  -       C0->Y  R     OAI211X2       1  2.7   122   136    6500    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8528__9945/S  -       CI->S  R     ADDFX1         1  2.5    81   320    6819    (-,-) 
  mac_inst_AC_reg[32]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6819    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 6: MET (3068 ps) Setup Check with Pin mac_inst_AC_reg[30]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[30]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    6705                  
             Slack:=    3068                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8532__7410/Y  -       A1->Y  F     AOI21X1        2  4.0   279   314    6420    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8530__2346/Y  -       B->Y   R     XNOR2X1        1  2.5    70   285    6705    (-,-) 
  mac_inst_AC_reg[30]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6705    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 7: MET (3282 ps) Setup Check with Pin mac_inst_AC_reg[29]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[29]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    6491                  
             Slack:=    3282                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8538__4319/Y  -       AN->Y  R     NOR2BX1        3  5.2   264   301    6106    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8535__2398/Y  -       AN->Y  R     NAND2BX1       1  2.5    95   208    6313    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8531__1666/Y  -       B->Y   R     XNOR2X1        1  2.5    70   178    6491    (-,-) 
  mac_inst_AC_reg[29]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6491    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 8: MET (3736 ps) Setup Check with Pin mac_inst_AC_reg[28]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[28]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    6038                  
             Slack:=    3736                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  g9224/Y                                           -       A0->Y  F     OA21X1         1  2.5    81   215    5631    (-,-) 
  g2/Y                                              -       A1->Y  R     OAI21X1        2  3.8   211   174    5804    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8537__6260/Y  -       B->Y   R     XNOR2X1        1  2.5    70   233    6038    (-,-) 
  mac_inst_AC_reg[28]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    6038    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 9: MET (3972 ps) Setup Check with Pin mac_inst_AC_reg[27]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[27]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5802                  
             Slack:=    3972                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8539__8428/Y  -       A1->Y  R     OAI21X1        1  2.5   161   177    5592    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8534__5477/Y  -       B->Y   R     XNOR2X1        1  2.5    70   210    5802    (-,-) 
  mac_inst_AC_reg[27]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5802    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 10: MET (4125 ps) Setup Check with Pin mac_inst_AC_reg[26]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[26]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5649                  
             Slack:=    4125                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  g3/Y                                              -       B->Y   F     NOR2BX1        1  2.3   110   179    5181    (-,-) 
  g9227/Y                                           -       A0->Y  F     OA21X1         3  5.2   148   234    5415    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8540__5526/Y  -       B->Y   R     XNOR2X1        1  2.5    70   233    5649    (-,-) 
  mac_inst_AC_reg[26]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5649    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 11: MET (4369 ps) Setup Check with Pin mac_inst_AC_reg[25]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[25]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5404                  
             Slack:=    4369                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8548__7098/Y  -       B->Y   R     NOR2X1         2  4.0   227   269    5002    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8546__5122/Y  -       B->Y   F     NOR2BX1        1  2.5   115   182    5184    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8542__3680/Y  -       B->Y   R     XNOR2X1        1  2.5    70   220    5404    (-,-) 
  mac_inst_AC_reg[25]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5404    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 12: MET (4406 ps) Setup Check with Pin mac_inst_AC_reg[23]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[23]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5367                  
             Slack:=    4406                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8558__2346/Y  -       A->Y   R     OR2X1          3  5.2   120   253    4676    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8553__4733/Y  -       A1->Y  F     AOI21X1        2  4.0   268   235    4910    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8549__6131/Y  -       A1->Y  R     OAI21X1        1  2.5   174   242    5152    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8544__2802/Y  -       B->Y   R     XNOR2X1        1  2.5    70   216    5367    (-,-) 
  mac_inst_AC_reg[23]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5367    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 13: MET (4582 ps) Setup Check with Pin mac_inst_AC_reg[22]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[22]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5191                  
             Slack:=    4582                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8558__2346/Y  -       A->Y   R     OR2X1          3  5.2   120   253    4676    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8553__4733/Y  -       A1->Y  F     AOI21X1        2  4.0   268   235    4910    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8550__1881/Y  -       B->Y   R     XNOR2X1        1  2.5    70   281    5191    (-,-) 
  mac_inst_AC_reg[22]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5191    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 14: MET (4727 ps) Setup Check with Pin mac_inst_AC_reg[21]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[21]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5046                  
             Slack:=    4727                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8558__2346/Y  -       A->Y   R     OR2X1          3  5.2   120   253    4676    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8554__6161/Y  -       A1N->Y R     OAI2BB1X1      1  2.5    98   191    4867    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8551__5115/Y  -       B->Y   R     XNOR2X1        1  2.5    70   180    5046    (-,-) 
  mac_inst_AC_reg[21]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5046    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 15: MET (4757 ps) Setup Check with Pin mac_inst_AC_reg[24]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[24]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    5016                  
             Slack:=    4757                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8552__7482/Y  -       A1->Y  F     AOI21X1        2  3.9   273   310    4733    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8547__8246/Y  -       B->Y   R     XNOR2X1        1  2.5    70   283    5016    (-,-) 
  mac_inst_AC_reg[24]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    5016    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 16: MET (4908 ps) Setup Check with Pin mac_inst_AC_reg[20]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[20]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    4866                  
             Slack:=    4908                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8575__2802/Y  -       D->Y   R     NOR4X2         2  3.8   262   236    4423    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8558__2346/Y  -       A->Y   R     OR2X1          3  5.2   120   253    4676    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8556__9945/Y  -       B->Y   R     XNOR2X1        1  2.5    70   190    4866    (-,-) 
  mac_inst_AC_reg[20]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4866    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 17: MET (4976 ps) Setup Check with Pin mac_inst_AC_reg[19]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[19]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    4797                  
             Slack:=    4976                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8592__6417/Y  -       A1->Y  F     OA21X1         2  4.0   118   242    4428    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8564__5107/Y  -       A1->Y  R     OAI21X1        1  2.5   158   161    4589    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8559__1666/Y  -       B->Y   R     XNOR2X1        1  2.5    70   208    4797    (-,-) 
  mac_inst_AC_reg[19]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4797    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 18: MET (5124 ps) Setup Check with Pin mac_inst_AC_reg[18]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[18]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    4650                  
             Slack:=    5124                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8592__6417/Y  -       A1->Y  F     OA21X1         2  4.0   118   242    4428    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8566__4319/Y  -       B->Y   R     XNOR2X1        1  2.5    70   222    4650    (-,-) 
  mac_inst_AC_reg[18]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4650    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 19: MET (5261 ps) Setup Check with Pin mac_inst_AC_reg[17]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[17]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    4513                  
             Slack:=    5261                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8646__2346/Y  -       B->Y   F     NAND2X2        3  5.4   189   170    4186    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8641__4733/Y  -       B->Y   R     NAND2X1        1  2.5    97   147    4334    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8584__4733/Y  -       B->Y   R     XNOR2X1        1  2.5    70   179    4513    (-,-) 
  mac_inst_AC_reg[17]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4513    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 20: MET (5569 ps) Setup Check with Pin mac_inst_AC_reg[16]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[16]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     227                  
     Required Time:=    9773                  
      Launch Clock:-       0                  
         Data Path:-    4205                  
             Slack:=    5569                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/CO -       CI->CO R     ADDFX1         2  4.4   117   252    4016    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8644__9945/Y  -       B->Y   R     XNOR2X1        1  2.5    70   188    4205    (-,-) 
  mac_inst_AC_reg[16]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4205    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 21: MET (5702 ps) Setup Check with Pin mac_inst_AC_reg[15]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[15]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    4066                  
             Slack:=    5702                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3765    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8647__1666/S  -       CI->S  R     ADDFX1         1  2.5    81   301    4066    (-,-) 
  mac_inst_AC_reg[15]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    4066    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 22: MET (5934 ps) Setup Check with Pin mac_inst_AC_reg[14]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[14]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    3834                  
             Slack:=    5934                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3533    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8669__4733/S  -       CI->S  R     ADDFX1         1  2.5    81   301    3834    (-,-) 
  mac_inst_AC_reg[14]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3834    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 23: MET (6166 ps) Setup Check with Pin mac_inst_AC_reg[13]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[13]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    3602                  
             Slack:=    6166                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3301    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8710__4319/S  -       CI->S  R     ADDFX1         1  2.5    81   301    3602    (-,-) 
  mac_inst_AC_reg[13]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3602    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 24: MET (6398 ps) Setup Check with Pin mac_inst_AC_reg[12]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[12]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    3370                  
             Slack:=    6398                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    3069    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8726__6161/S  -       CI->S  R     ADDFX1         1  2.5    81   301    3370    (-,-) 
  mac_inst_AC_reg[12]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3370    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 25: MET (6630 ps) Setup Check with Pin mac_inst_AC_reg[11]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[11]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    3138                  
             Slack:=    6630                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2837    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8746__5122/S  -       CI->S  R     ADDFX1         1  2.5    81   301    3138    (-,-) 
  mac_inst_AC_reg[11]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    3138    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 26: MET (6862 ps) Setup Check with Pin mac_inst_AC_reg[10]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[10]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    2906                  
             Slack:=    6862                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2605    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8769__6783/S  -       CI->S  R     ADDFX1         1  2.5    81   301    2906    (-,-) 
  mac_inst_AC_reg[10]/SI                            -       -      R     SDFFRHQX1      1    -     -     0    2906    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 27: MET (7094 ps) Setup Check with Pin mac_inst_AC_reg[9]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[9]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    2674                  
             Slack:=    7094                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2373    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8786__2346/S  -       CI->S  R     ADDFX1         1  2.5    81   301    2674    (-,-) 
  mac_inst_AC_reg[9]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    2674    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 28: MET (7326 ps) Setup Check with Pin mac_inst_AC_reg[8]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[8]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    2442                  
             Slack:=    7326                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/CO -       CI->CO R     ADDFX1         1  2.7    82   232    2141    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8806__1881/S  -       CI->S  R     ADDFX1         1  2.5    81   301    2442    (-,-) 
  mac_inst_AC_reg[8]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    2442    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 29: MET (7558 ps) Setup Check with Pin mac_inst_AC_reg[7]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[7]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    2210                  
             Slack:=    7558                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1909    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8828__2802/S  -       CI->S  R     ADDFX1         1  2.5    81   301    2210    (-,-) 
  mac_inst_AC_reg[7]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    2210    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 30: MET (7790 ps) Setup Check with Pin mac_inst_AC_reg[6]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[6]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    1978                  
             Slack:=    7790                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1677    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8846__5477/S  -       CI->S  R     ADDFX1         1  2.5    81   301    1978    (-,-) 
  mac_inst_AC_reg[6]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1978    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 31: MET (8022 ps) Setup Check with Pin mac_inst_AC_reg[5]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[5]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    1746                  
             Slack:=    8022                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1445    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8866__6161/S  -       CI->S  R     ADDFX1         1  2.5    81   301    1746    (-,-) 
  mac_inst_AC_reg[5]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1746    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 32: MET (8254 ps) Setup Check with Pin mac_inst_AC_reg[4]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[4]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    1514                  
             Slack:=    8254                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/CO -       CI->CO R     ADDFX1         1  2.7    82   232    1213    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8886__5122/S  -       CI->S  R     ADDFX1         1  2.5    81   301    1514    (-,-) 
  mac_inst_AC_reg[4]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1514    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 33: MET (8486 ps) Setup Check with Pin mac_inst_AC_reg[3]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[3]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    1282                  
             Slack:=    8486                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/CO -       CI->CO R     ADDFX1         1  2.7    82   232     981    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8905__6260/S  -       CI->S  R     ADDFX1         1  2.5    81   301    1282    (-,-) 
  mac_inst_AC_reg[3]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1282    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 34: MET (8718 ps) Setup Check with Pin mac_inst_AC_reg[2]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[2]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-    1050                  
             Slack:=    8718                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/CO -       CI->CO R     ADDFX1         1  2.7    82   232     749    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8920__7482/S  -       CI->S  R     ADDFX1         1  2.5    81   301    1050    (-,-) 
  mac_inst_AC_reg[2]/SI                             -       -      R     SDFFRHQX1      1    -     -     0    1050    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 35: MET (8950 ps) Setup Check with Pin mac_inst_AC_reg[1]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[1]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-     818                  
             Slack:=    8950                  

#---------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                             -       -      R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                              -       CK->Q  R     SDFFRHQX1      2  4.2   100   275     275    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/CO -       CI->CO R     ADDFX1         1  2.7    82   242     517    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8935__8428/S  -       CI->S  R     ADDFX1         1  2.5    81   301     818    (-,-) 
  mac_inst_AC_reg[1]/SI                             -       -      R     SDFFRHQX1      1    -     -     0     818    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 36: MET (9173 ps) Setup Check with Pin mac_inst_AC_reg[0]/CK->SI
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[0]/SI
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     232                  
     Required Time:=    9768                  
      Launch Clock:-       0                  
         Data Path:-     595                  
             Slack:=    9173                  

#-------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  mac_inst_AC_reg[0]/CK                            -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[0]/Q                             -       CK->Q F     SDFFRHQX1      2  4.0   111   252     252    (-,-) 
  mac_inst_csa_tree_ADD_TC_OP_groupi_g8959__2398/S -       CI->S R     ADDFX1         1  2.5    81   343     595    (-,-) 
  mac_inst_AC_reg[0]/SI                            -       -     R     SDFFRHQX1      1    -     -     0     595    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 37: MET (9374 ps) Setup Check with Pin mac_inst_AC_reg[35]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[35]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[35]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     288                  
     Required Time:=    9712                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    9374                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[35]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[35]/Q  -       CK->Q R     SDFFRHQX4     19 28.4   170   338     338    (-,-) 
  mac_inst_AC_reg[35]/D  -       -     R     SDFFRHQX4     19    -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 38: MET (9418 ps) Setup Check with Pin mac_inst_AC_reg[26]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[26]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     275                  
     Required Time:=    9725                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    9418                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[26]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[26]/Q  -       CK->Q R     SDFFRHQX1      4  7.0   158   307     307    (-,-) 
  mac_inst_AC_reg[26]/D  -       -     R     SDFFRHQX1      4    -     -     0     307    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 39: MET (9418 ps) Setup Check with Pin mac_inst_AC_reg[29]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[29]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[29]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     275                  
     Required Time:=    9725                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    9418                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[29]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[29]/Q  -       CK->Q R     SDFFRHQX1      4  7.0   158   307     307    (-,-) 
  mac_inst_AC_reg[29]/D  -       -     R     SDFFRHQX1      4    -     -     0     307    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 40: MET (9418 ps) Setup Check with Pin mac_inst_AC_reg[32]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[32]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[32]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     275                  
     Required Time:=    9725                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    9418                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[32]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[32]/Q  -       CK->Q R     SDFFRHQX1      4  7.0   158   307     307    (-,-) 
  mac_inst_AC_reg[32]/D  -       -     R     SDFFRHQX1      4    -     -     0     307    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 41: MET (9418 ps) Setup Check with Pin mac_inst_AC_reg[23]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[23]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[23]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     275                  
     Required Time:=    9725                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    9418                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[23]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[23]/Q  -       CK->Q R     SDFFRHQX1      4  7.0   158   307     307    (-,-) 
  mac_inst_AC_reg[23]/D  -       -     R     SDFFRHQX1      4    -     -     0     307    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 42: MET (9418 ps) Setup Check with Pin mac_inst_AC_reg[20]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[20]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[20]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     275                  
     Required Time:=    9725                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    9418                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[20]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[20]/Q  -       CK->Q R     SDFFRHQX1      4  7.0   158   307     307    (-,-) 
  mac_inst_AC_reg[20]/D  -       -     R     SDFFRHQX1      4    -     -     0     307    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 43: MET (9418 ps) Setup Check with Pin mac_inst_AC_reg[19]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[19]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[19]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     275                  
     Required Time:=    9725                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    9418                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[19]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[19]/Q  -       CK->Q R     SDFFRHQX1      4  7.0   158   307     307    (-,-) 
  mac_inst_AC_reg[19]/D  -       -     R     SDFFRHQX1      4    -     -     0     307    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 44: MET (9422 ps) Setup Check with Pin mac_inst_AC_reg[33]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[33]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[33]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     273                  
     Required Time:=    9727                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    9422                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[33]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[33]/Q  -       CK->Q R     SDFFRHQX1      4  6.8   154   305     305    (-,-) 
  mac_inst_AC_reg[33]/D  -       -     R     SDFFRHQX1      4    -     -     0     305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 45: MET (9422 ps) Setup Check with Pin mac_inst_AC_reg[30]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[30]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[30]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     273                  
     Required Time:=    9727                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    9422                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[30]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[30]/Q  -       CK->Q R     SDFFRHQX1      4  6.8   154   305     305    (-,-) 
  mac_inst_AC_reg[30]/D  -       -     R     SDFFRHQX1      4    -     -     0     305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 46: MET (9422 ps) Setup Check with Pin mac_inst_AC_reg[27]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[27]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     273                  
     Required Time:=    9727                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    9422                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[27]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[27]/Q  -       CK->Q R     SDFFRHQX1      4  6.8   154   305     305    (-,-) 
  mac_inst_AC_reg[27]/D  -       -     R     SDFFRHQX1      4    -     -     0     305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 47: MET (9422 ps) Setup Check with Pin mac_inst_AC_reg[24]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[24]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[24]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     273                  
     Required Time:=    9727                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    9422                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[24]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[24]/Q  -       CK->Q R     SDFFRHQX1      4  6.8   154   305     305    (-,-) 
  mac_inst_AC_reg[24]/D  -       -     R     SDFFRHQX1      4    -     -     0     305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 48: MET (9422 ps) Setup Check with Pin mac_inst_AC_reg[21]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[21]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[21]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     273                  
     Required Time:=    9727                  
      Launch Clock:-       0                  
         Data Path:-     305                  
             Slack:=    9422                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[21]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[21]/Q  -       CK->Q R     SDFFRHQX1      4  6.8   154   305     305    (-,-) 
  mac_inst_AC_reg[21]/D  -       -     R     SDFFRHQX1      4    -     -     0     305    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 49: MET (9449 ps) Setup Check with Pin mac_inst_AC_reg[34]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[34]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[34]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     260                  
     Required Time:=    9740                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    9449                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[34]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[34]/Q  -       CK->Q R     SDFFRHQX1      3  5.6   129   291     291    (-,-) 
  mac_inst_AC_reg[34]/D  -       -     R     SDFFRHQX1      3    -     -     0     291    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 50: MET (9449 ps) Setup Check with Pin mac_inst_AC_reg[31]/CK->D
          Group: clock
     Startpoint: (R) mac_inst_AC_reg[31]/CK
          Clock: (R) clock
       Endpoint: (R) mac_inst_AC_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     260                  
     Required Time:=    9740                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=    9449                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mac_inst_AC_reg[31]/CK -       -     R     (arrival)     36    -     0     0       0    (-,-) 
  mac_inst_AC_reg[31]/Q  -       CK->Q R     SDFFRHQX1      3  5.6   129   291     291    (-,-) 
  mac_inst_AC_reg[31]/D  -       -     R     SDFFRHQX1      3    -     -     0     291    (-,-) 
#-----------------------------------------------------------------------------------------------

