{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698589139998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698589139998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:18:59 2023 " "Processing started: Sun Oct 29 15:18:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698589139998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698589139998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off licence_project -c licence_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off licence_project -c licence_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698589139998 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698589140411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-arc " "Found design unit 1: SPI-arc" {  } { { "SPI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/SPI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140942 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SPI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/SPI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589140942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-arc " "Found design unit 1: LEDs-arc" {  } { { "LEDs.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/LEDs.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/LEDs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_div-arc " "Found design unit 1: CLK_div-arc" {  } { { "CLK_div.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/CLK_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_div " "Found entity 1: CLK_div" {  } { { "CLK_div.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/CLK_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licence_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file licence_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 licence_project " "Found entity 1: licence_project" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mosi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mosi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MISO-arc " "Found design unit 1: MISO-arc" {  } { { "MOSI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/MOSI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""} { "Info" "ISGN_ENTITY_NAME" "1 MISO " "Found entity 1: MISO" {  } { { "MOSI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/MOSI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-arc " "Found design unit 1: PWM-arc" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589140958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "licence_project " "Elaborating entity \"licence_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698589141036 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED2 " "Pin \"LED2\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 240 720 896 256 "LED2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED3 " "Pin \"LED3\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 256 720 896 272 "LED3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Pin \"LED4\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 272 720 896 288 "LED4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 288 720 896 304 "LED5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Pin \"LED6\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 304 720 896 320 "LED6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 320 720 896 336 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED8 " "Pin \"LED8\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 336 720 896 352 "LED8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED9 " "Pin \"LED9\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 352 720 896 368 "LED9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED10 " "Pin \"LED10\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 368 720 896 384 "LED10" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED11 " "Pin \"LED11\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 384 720 896 400 "LED11" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED12 " "Pin \"LED12\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 400 720 896 416 "LED12" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589141052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:inst " "Elaborating entity \"SPI\" for hierarchy \"SPI:inst\"" {  } { { "licence_project.bdf" "inst" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 120 312 496 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698589141067 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tx_data\[15..0\] SPI.vhd(27) " "Using initial value X (don't care) for net \"tx_data\[15..0\]\" at SPI.vhd(27)" {  } { { "SPI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/SPI.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698589141067 "|licence_project|SPI:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div CLK_div:inst19 " "Elaborating entity \"CLK_div\" for hierarchy \"CLK_div:inst19\"" {  } { { "licence_project.bdf" "inst19" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 136 -72 72 216 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698589141083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst2 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst2\"" {  } { { "licence_project.bdf" "inst2" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 136 888 1088 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698589141114 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_cnt PWM.vhd(41) " "VHDL Process Statement warning at PWM.vhd(41): signal \"pwm_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698589141114 "|licence_project|PWM:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698589141692 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698589141692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 240 720 896 256 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 256 720 896 272 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 272 720 896 288 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 288 720 896 304 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 304 720 896 320 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 320 720 896 336 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 336 720 896 352 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 352 720 896 368 "LED9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED10 GND " "Pin \"LED10\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 368 720 896 384 "LED10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED11 GND " "Pin \"LED11\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 384 720 896 400 "LED11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED12 GND " "Pin \"LED12\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 400 720 896 416 "LED12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589141801 "|licence_project|LED12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698589141801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698589142129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698589142129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "421 " "Implemented 421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698589142239 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698589142239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698589142239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698589142239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698589142270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:19:02 2023 " "Processing ended: Sun Oct 29 15:19:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698589142270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698589142270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698589142270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698589142270 ""}
