<module name="HSI_PORTS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HST_ID_Pp_0" acronym="HST_ID_Pp_0" offset="0x0" width="32" description="Legacy identification on port p">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="See." description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HST_ID_Pp_1" acronym="HST_ID_Pp_1" offset="0x1000" width="32" description="Legacy identification on port p">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="See." description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HST_MODE_Pp_0" acronym="HST_MODE_Pp_0" offset="0x4" width="32" description="Defines operation mode and data flow on port p">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CTRL" width="1" begin="4" end="4" resetval="0" description="Wake control" range="" rwaccess="RW">
      <bitenum value="0" id="Software_control" token="WAKE_CTRL_0" description="Software control"/>
      <bitenum value="1" id="Automatic_control" token="WAKE_CTRL_1" description="Automatic control"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="Sleep" token="MODE_VAL_0" description="Sleep"/>
      <bitenum value="1" id="Stream" token="MODE_VAL_1" description="Stream"/>
      <bitenum value="2" id="Frame" token="MODE_VAL_2" description="Frame"/>
      <bitenum value="3" id="Reserved" token="MODE_VAL_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="HST_MODE_Pp_1" acronym="HST_MODE_Pp_1" offset="0x1004" width="32" description="Defines operation mode and data flow on port p">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CTRL" width="1" begin="4" end="4" resetval="0" description="Wake control" range="" rwaccess="RW">
      <bitenum value="0" id="Software_control" token="WAKE_CTRL_0" description="Software control"/>
      <bitenum value="1" id="Automatic_control" token="WAKE_CTRL_1" description="Automatic control"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="Sleep" token="MODE_VAL_0" description="Sleep"/>
      <bitenum value="1" id="Stream" token="MODE_VAL_1" description="Stream"/>
      <bitenum value="2" id="Frame" token="MODE_VAL_2" description="Frame"/>
      <bitenum value="3" id="Reserved" token="MODE_VAL_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="HST_FRAMESIZE_Pp_0" acronym="HST_FRAMESIZE_Pp_0" offset="0x8" width="32" description="This register is provided for legacy and possible future extension of protocol. Returns 0x1f.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="In the current implementation it must be always written 31, meaning the frame payload size is 32 bits." range="" rwaccess="R">
      <bitenum value="31" id="Only_possible_value" token="SIZE_VAL_31_r" description="Only possible value"/>
    </bitfield>
  </register>
  <register id="HST_FRAMESIZE_Pp_1" acronym="HST_FRAMESIZE_Pp_1" offset="0x1008" width="32" description="This register is provided for legacy and possible future extension of protocol. Returns 0x1f.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="In the current implementation it must be always written 31, meaning the frame payload size is 32 bits." range="" rwaccess="R">
      <bitenum value="31" id="Only_possible_value" token="SIZE_VAL_31_r" description="Only possible value"/>
    </bitfield>
  </register>
  <register id="HST_TXSTATE_Pp_0" acronym="HST_TXSTATE_Pp_0" offset="0xC" width="32" description="Define the state of the transmitter on port p.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXSTATEVAL" width="3" begin="2" end="0" resetval="0x7" description="State of the transmitter" range="" rwaccess="R">
      <bitenum value="0" id="Idle" token="TXSTATEVAL_0_r" description="Idle"/>
      <bitenum value="1" id="Wait" token="TXSTATEVAL_1_r" description="Wait"/>
      <bitenum value="2" id="Transmit" token="TXSTATEVAL_2_r" description="Transmit"/>
      <bitenum value="3" id="Start" token="TXSTATEVAL_3_r" description="Start"/>
      <bitenum value="4" id="Break" token="TXSTATEVAL_4_r" description="Break"/>
      <bitenum value="5" id="Reserved" token="TXSTATEVAL_5_r" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="TXSTATEVAL_6_r" description="Reserved"/>
      <bitenum value="7" id="Sleep_(disabled)" token="TXSTATEVAL_7_r" description="Sleep (disabled)"/>
    </bitfield>
  </register>
  <register id="HST_TXSTATE_Pp_1" acronym="HST_TXSTATE_Pp_1" offset="0x100C" width="32" description="Define the state of the transmitter on port p.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TXSTATEVAL" width="3" begin="2" end="0" resetval="0x7" description="State of the transmitter" range="" rwaccess="R">
      <bitenum value="0" id="Idle" token="TXSTATEVAL_0_r" description="Idle"/>
      <bitenum value="1" id="Wait" token="TXSTATEVAL_1_r" description="Wait"/>
      <bitenum value="2" id="Transmit" token="TXSTATEVAL_2_r" description="Transmit"/>
      <bitenum value="3" id="Start" token="TXSTATEVAL_3_r" description="Start"/>
      <bitenum value="4" id="Break" token="TXSTATEVAL_4_r" description="Break"/>
      <bitenum value="5" id="Reserved" token="TXSTATEVAL_5_r" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="TXSTATEVAL_6_r" description="Reserved"/>
      <bitenum value="7" id="Sleep_(disabled)" token="TXSTATEVAL_7_r" description="Sleep (disabled)"/>
    </bitfield>
  </register>
  <register id="HST_BUFSTATE_Pp_0" acronym="HST_BUFSTATE_Pp_0" offset="0x10" width="32" description="Transmitter state for FIFO 0..7 Each bit gives the state of transmit FIFOs: 0x1: FIFO full 0x0: FIFO not full">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of transmit buffer register: 0x0: Buffer is not full. 0x1: Buffer is full." range="" rwaccess="R"/>
  </register>
  <register id="HST_BUFSTATE_Pp_1" acronym="HST_BUFSTATE_Pp_1" offset="0x1010" width="32" description="Transmitter state for FIFO 0..7 Each bit gives the state of transmit FIFOs: 0x1: FIFO full 0x0: FIFO not full">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of transmit buffer register: 0x0: Buffer is not full. 0x1: Buffer is full." range="" rwaccess="R"/>
  </register>
  <register id="HST_DIVISOR_Pp_0" acronym="HST_DIVISOR_Pp_0" offset="0x18" width="32" description="Transmission bit rate divisor for port p">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="This bit field B has a range [0..255] and it programs a division factor [1..256], B + 1. Example: Writing 0 divides by 1, writing 1 divides by 2, writing 2 divides by 3, etc." range="" rwaccess="RW"/>
  </register>
  <register id="HST_DIVISOR_Pp_1" acronym="HST_DIVISOR_Pp_1" offset="0x1018" width="32" description="Transmission bit rate divisor for port p">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="This bit field B has a range [0..255] and it programs a division factor [1..256], B + 1. Example: Writing 0 divides by 1, writing 1 divides by 2, writing 2 divides by 3, etc." range="" rwaccess="RW"/>
  </register>
  <register id="HST_BREAK_Pp_0" acronym="HST_BREAK_Pp_0" offset="0x20" width="32" description="Transmit break strobe register on port p">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="BREAK_VAL" width="1" begin="0" end="0" resetval="0x0" description="Send a break signal on the port" range="" rwaccess="W">
      <bitenum value="0" id="No_break" token="BREAK_VAL_0_w" description="No break"/>
      <bitenum value="1" id="Transmit_break" token="BREAK_VAL_1_w" description="Transmit break"/>
    </bitfield>
  </register>
  <register id="HST_BREAK_Pp_1" acronym="HST_BREAK_Pp_1" offset="0x1020" width="32" description="Transmit break strobe register on port p">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="BREAK_VAL" width="1" begin="0" end="0" resetval="0x0" description="Send a break signal on the port" range="" rwaccess="W">
      <bitenum value="0" id="No_break" token="BREAK_VAL_0_w" description="No break"/>
      <bitenum value="1" id="Transmit_break" token="BREAK_VAL_1_w" description="Transmit break"/>
    </bitfield>
  </register>
  <register id="HST_CHANNELS_Pp_0" acronym="HST_CHANNELS_Pp_0" offset="0x24" width="32" description="Number of active channels on port p (this determines the number of the used channel descriptor bits on the MIPI port as well) It can be 1, 2, 4, 8, or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels up to 16" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="One logical channel used, number of the channel descriptor bits is 0."/>
      <bitenum value="2" id="2" token="CHAN_NUM_VAL_2" description="Two logical channels used, number of the channel descriptor bits is 1."/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="Four logical channels used, number of the channel descriptor bits is 2."/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="Eight logical channels used, number of the channel descriptor bits is 3."/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="Sixteen logical channels used, number of the channel descriptor bits is 4."/>
    </bitfield>
  </register>
  <register id="HST_CHANNELS_Pp_1" acronym="HST_CHANNELS_Pp_1" offset="0x1024" width="32" description="Number of active channels on port p (this determines the number of the used channel descriptor bits on the MIPI port as well) It can be 1, 2, 4, 8, or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels up to 16" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="One logical channel used, number of the channel descriptor bits is 0."/>
      <bitenum value="2" id="2" token="CHAN_NUM_VAL_2" description="Two logical channels used, number of the channel descriptor bits is 1."/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="Four logical channels used, number of the channel descriptor bits is 2."/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="Eight logical channels used, number of the channel descriptor bits is 3."/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="Sixteen logical channels used, number of the channel descriptor bits is 4."/>
    </bitfield>
  </register>
  <register id="HST_ARBMODE_Pp_0" acronym="HST_ARBMODE_Pp_0" offset="0x28" width="32" description="Arbitration type for the transmit FIFOs on port p.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARB_VAL" width="1" begin="0" end="0" resetval="0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="Round_robin" token="ARB_VAL_0" description="Round robin"/>
      <bitenum value="1" id="Priority" token="ARB_VAL_1" description="Priority"/>
    </bitfield>
  </register>
  <register id="HST_ARBMODE_Pp_1" acronym="HST_ARBMODE_Pp_1" offset="0x1028" width="32" description="Arbitration type for the transmit FIFOs on port p.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ARB_VAL" width="1" begin="0" end="0" resetval="0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="Round_robin" token="ARB_VAL_0" description="Round robin"/>
      <bitenum value="1" id="Priority" token="ARB_VAL_1" description="Priority"/>
    </bitfield>
  </register>
  <register id="HST_BUFFER_Pp_CHN_i_0" acronym="HST_BUFFER_Pp_CHN_i_0" offset="0x80" width="32" description="Transmit register for FIFO 0..7 Important: Write access to the register with 0xC and 0xF byteen loads its value into the transmit FIFO. If using only 16- bit accesses, the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO-related OCP access.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_BUFFER_Pp_CHN_i_1" acronym="HST_BUFFER_Pp_CHN_i_1" offset="0x1080" width="32" description="Transmit register for FIFO 0..7 Important: Write access to the register with 0xC and 0xF byteen loads its value into the transmit FIFO. If using only 16- bit accesses, the lower 2 bytes must be written first (byteen 0x3). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO-related OCP access.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_Pp_CHN_i_0" acronym="HST_SWAPBUFFER_Pp_CHN_i_0" offset="0xC0" width="32" description="Transmit register with byte swapping for FIFO 0..7 Important: Write access to the register with 0x3 and 0xF byteen loads its value into the transmit FIFO. If using only 16-bit accesses, the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO-related OCP access.">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_SWAPBUFFER_Pp_CHN_i_1" acronym="HST_SWAPBUFFER_Pp_CHN_i_1" offset="0x10C0" width="32" description="Transmit register with byte swapping for FIFO 0..7 Important: Write access to the register with 0x3 and 0xF byteen loads its value into the transmit FIFO. If using only 16-bit accesses, the upper 2 bytes must be written first (byteen 0xC). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO-related OCP access.">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="32 bits of byte-swapped data" range="" rwaccess="W"/>
  </register>
  <register id="HST_MAPPINGf_0" acronym="HST_MAPPINGf_0" offset="0x100" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_1" acronym="HST_MAPPINGf_1" offset="0x104" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_2" acronym="HST_MAPPINGf_2" offset="0x108" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_3" acronym="HST_MAPPINGf_3" offset="0x10C" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_4" acronym="HST_MAPPINGf_4" offset="0x110" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_5" acronym="HST_MAPPINGf_5" offset="0x114" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_6" acronym="HST_MAPPINGf_6" offset="0x118" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_7" acronym="HST_MAPPINGf_7" offset="0x11C" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_8" acronym="HST_MAPPINGf_8" offset="0x120" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_9" acronym="HST_MAPPINGf_9" offset="0x124" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_10" acronym="HST_MAPPINGf_10" offset="0x128" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_11" acronym="HST_MAPPINGf_11" offset="0x12C" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_12" acronym="HST_MAPPINGf_12" offset="0x130" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_13" acronym="HST_MAPPINGf_13" offset="0x134" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_14" acronym="HST_MAPPINGf_14" offset="0x138" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HST_MAPPINGf_15" acronym="HST_MAPPINGf_15" offset="0x13C" width="32" description="TX FIFO configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESHOLD" width="4" begin="13" end="10" resetval="0x0" description="Number of empty TX FIFO locations that will activate interrupt or DMA requests.DMA requests (if enabled) or interrupt assertion (if enabled) is triggered if the number of free locations in FIFO is less than the THRESHOLD value. . &#8230; . 0x9 through 0xF: No request generated ." range="" rwaccess="RW">
      <bitenum value="0" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_0" description="Less than 8 words in the FIFO"/>
      <bitenum value="1" id="Less_than_1_words_in_the_FIFO" token="THRESHOLD_1" description="Less than 1 words in the FIFO"/>
      <bitenum value="2" id="Less_than_2_words_in_the_FIFO" token="THRESHOLD_2" description="Less than 2 words in the FIFO"/>
      <bitenum value="8" id="Less_than_8_words_in_the_FIFO" token="THRESHOLD_8" description="Less than 8 words in the FIFO"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0" description="Associates the FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates the TX FIFO to a HSI logical channel number (0-15):&#8230; ." range="" rwaccess="RW">
      <bitenum value="0" id="Logical_channel_number_0" token="CH_NUMBER_0" description="Logical channel number 0"/>
      <bitenum value="1" id="Logical_channel_number_1" token="CH_NUMBER_1" description="Logical channel number 1"/>
      <bitenum value="15" id="Logical_channel_number_15" token="CH_NUMBER_15" description="Logical channel number 15"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="1" description="Enables the FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_ID_Pp_0" acronym="HSR_ID_Pp_0" offset="0x800" width="32" description="Legacy identification">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="See" description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HSR_ID_Pp_1" acronym="HSR_ID_Pp_1" offset="0x1800" width="32" description="Legacy identification">
    <bitfield id="ID_VAL" width="32" begin="31" end="0" resetval="See" description="Legacy ID" range="" rwaccess="R"/>
  </register>
  <register id="HSR_MODE_Pp_0" acronym="HSR_MODE_Pp_0" offset="0x804" width="32" description="Defines operation mode and data flow on port p">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_STATUS" width="1" begin="4" end="4" resetval="-" description="Level of WAKE line" range="" rwaccess="R"/>
    <bitfield id="FLOW_VAL" width="2" begin="3" end="2" resetval="0x3" description="Flow" range="" rwaccess="RW">
      <bitenum value="0" id="Synchronized" token="FLOW_VAL_0" description="Synchronized"/>
      <bitenum value="1" id="Pipelined" token="FLOW_VAL_1" description="Pipelined"/>
      <bitenum value="2" id="Real-time" token="FLOW_VAL_2" description="Real-time"/>
      <bitenum value="3" id="Suspended" token="FLOW_VAL_3" description="Suspended"/>
    </bitfield>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="Sleep_(disabled)" token="MODE_VAL_0" description="Sleep (disabled)"/>
      <bitenum value="1" id="Stream" token="MODE_VAL_1" description="Stream"/>
      <bitenum value="2" id="Frame" token="MODE_VAL_2" description="Frame"/>
      <bitenum value="3" id="Reserved" token="MODE_VAL_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="HSR_MODE_Pp_1" acronym="HSR_MODE_Pp_1" offset="0x1804" width="32" description="Defines operation mode and data flow on port p">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_STATUS" width="1" begin="4" end="4" resetval="-" description="Level of WAKE line" range="" rwaccess="R"/>
    <bitfield id="FLOW_VAL" width="2" begin="3" end="2" resetval="0x3" description="Flow" range="" rwaccess="RW">
      <bitenum value="0" id="Synchronized" token="FLOW_VAL_0" description="Synchronized"/>
      <bitenum value="1" id="Pipelined" token="FLOW_VAL_1" description="Pipelined"/>
      <bitenum value="2" id="Real-time" token="FLOW_VAL_2" description="Real-time"/>
      <bitenum value="3" id="Suspended" token="FLOW_VAL_3" description="Suspended"/>
    </bitfield>
    <bitfield id="MODE_VAL" width="2" begin="1" end="0" resetval="0x0" description="Mode" range="" rwaccess="RW">
      <bitenum value="0" id="Sleep_(disabled)" token="MODE_VAL_0" description="Sleep (disabled)"/>
      <bitenum value="1" id="Stream" token="MODE_VAL_1" description="Stream"/>
      <bitenum value="2" id="Frame" token="MODE_VAL_2" description="Frame"/>
      <bitenum value="3" id="Reserved" token="MODE_VAL_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="HSR_FRAMESIZE_Pp_0" acronym="HSR_FRAMESIZE_Pp_0" offset="0x808" width="32" description="Legacy returns 0x1f">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="0x1F" range="" rwaccess="R"/>
  </register>
  <register id="HSR_FRAMESIZE_Pp_1" acronym="HSR_FRAMESIZE_Pp_1" offset="0x1808" width="32" description="Legacy returns 0x1f">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZE_VAL" width="5" begin="4" end="0" resetval="0x1F" description="0x1F" range="" rwaccess="R"/>
  </register>
  <register id="HSR_RXSTATE_Pp_0" acronym="HSR_RXSTATE_Pp_0" offset="0x80C" width="32" description="Receiver state on port p">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXSTATEVAL" width="3" begin="2" end="0" resetval="0x7" description="RX state" range="" rwaccess="R">
      <bitenum value="0" id="Idle" token="RXSTATEVAL_0_r" description="Idle"/>
      <bitenum value="1" id="Receiving" token="RXSTATEVAL_1_r" description="Receiving"/>
      <bitenum value="2" id="Finished" token="RXSTATEVAL_2_r" description="Finished"/>
      <bitenum value="3" id="Error" token="RXSTATEVAL_3_r" description="Error"/>
      <bitenum value="4" id="Halt" token="RXSTATEVAL_4_r" description="Halt"/>
      <bitenum value="5" id="Time-out" token="RXSTATEVAL_5_r" description="Time-out"/>
      <bitenum value="6" id="Reserved" token="RXSTATEVAL_6_r" description="Reserved"/>
      <bitenum value="7" id="Sleep_(disabled)" token="RXSTATEVAL_7_r" description="Sleep (disabled)"/>
    </bitfield>
  </register>
  <register id="HSR_RXSTATE_Pp_1" acronym="HSR_RXSTATE_Pp_1" offset="0x180C" width="32" description="Receiver state on port p">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXSTATEVAL" width="3" begin="2" end="0" resetval="0x7" description="RX state" range="" rwaccess="R">
      <bitenum value="0" id="Idle" token="RXSTATEVAL_0_r" description="Idle"/>
      <bitenum value="1" id="Receiving" token="RXSTATEVAL_1_r" description="Receiving"/>
      <bitenum value="2" id="Finished" token="RXSTATEVAL_2_r" description="Finished"/>
      <bitenum value="3" id="Error" token="RXSTATEVAL_3_r" description="Error"/>
      <bitenum value="4" id="Halt" token="RXSTATEVAL_4_r" description="Halt"/>
      <bitenum value="5" id="Time-out" token="RXSTATEVAL_5_r" description="Time-out"/>
      <bitenum value="6" id="Reserved" token="RXSTATEVAL_6_r" description="Reserved"/>
      <bitenum value="7" id="Sleep_(disabled)" token="RXSTATEVAL_7_r" description="Sleep (disabled)"/>
    </bitfield>
  </register>
  <register id="HSR_BUFSTATE_Pp_0" acronym="HSR_BUFSTATE_Pp_0" offset="0x810" width="32" description="State of receiver buffer register for port p">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of receiver buffer register: 0x0: Buffer is not full. 0x1: Buffer is full." range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFSTATE_Pp_1" acronym="HSR_BUFSTATE_Pp_1" offset="0x1810" width="32" description="State of receiver buffer register for port p">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFSTATE_VAL" width="8" begin="7" end="0" resetval="0x00" description="Each bit gives the state of receiver buffer register: 0x0: Buffer is not full. 0x1: Buffer is full." range="" rwaccess="R"/>
  </register>
  <register id="HSR_ERROR_Pp_0" acronym="HSR_ERROR_Pp_0" offset="0x820" width="32" description="Error detection state register for port p">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="TX mapping error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="RX mapping error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing bit error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame time-out error" range="" rwaccess="R"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="Signal error (legacy)" range="" rwaccess="R"/>
  </register>
  <register id="HSR_ERROR_Pp_1" acronym="HSR_ERROR_Pp_1" offset="0x1820" width="32" description="Error detection state register for port p">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="TX mapping error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="RX mapping error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing bit error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame time-out error" range="" rwaccess="R"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="Signal error (legacy)" range="" rwaccess="R"/>
  </register>
  <register id="HSR_ERRORACK_Pp_0" acronym="HSR_ERRORACK_Pp_0" offset="0x824" width="32" description="Error detection acknowledge register on port p: write 1 to clear.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="TX mapping error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="RX mapping error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing bit error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame time-out error" range="" rwaccess="W"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="Signal error (legacy)" range="" rwaccess="W"/>
  </register>
  <register id="HSR_ERRORACK_Pp_1" acronym="HSR_ERRORACK_Pp_1" offset="0x1824" width="32" description="Error detection acknowledge register on port p: write 1 to clear.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TME" width="1" begin="11" end="11" resetval="0x0" description="TX mapping error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="RME" width="1" begin="7" end="7" resetval="0x0" description="RX mapping error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="TBE" width="1" begin="4" end="4" resetval="0x0" description="Tailing bit error" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="FTE" width="1" begin="1" end="1" resetval="0x0" description="Frame time-out error" range="" rwaccess="W"/>
    <bitfield id="SIG" width="1" begin="0" end="0" resetval="0x0" description="Signal error (legacy)" range="" rwaccess="W"/>
  </register>
  <register id="HSR_CHANNELS_Pp_0" acronym="HSR_CHANNELS_Pp_0" offset="0x828" width="32" description="Number of active channels on port p (this determines the number of the used channel descriptor bits on the MIPI port as well) It can be 1, 2, 4, 8, or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="One logical channel used, number of the channel descriptor bits is 0"/>
      <bitenum value="2" id="2" token="CHAN_NUM_VAL_2" description="Two logical channels used, number of the channel descriptor bits is 1"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="Four logical channels used, number of the channel descriptor bits is 2"/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="Eight logical channels used, number of the channel descriptor bits is 3"/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="Sixteen logical channels used, number of the channel descriptor bits is 4"/>
    </bitfield>
  </register>
  <register id="HSR_CHANNELS_Pp_1" acronym="HSR_CHANNELS_Pp_1" offset="0x1828" width="32" description="Number of active channels on port p (this determines the number of the used channel descriptor bits on the MIPI port as well) It can be 1, 2, 4, 8, or 16.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHAN_NUM_VAL" width="5" begin="4" end="0" resetval="0x01" description="Number of active channels" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="CHAN_NUM_VAL_1" description="One logical channel used, number of the channel descriptor bits is 0"/>
      <bitenum value="2" id="2" token="CHAN_NUM_VAL_2" description="Two logical channels used, number of the channel descriptor bits is 1"/>
      <bitenum value="4" id="4" token="CHAN_NUM_VAL_4" description="Four logical channels used, number of the channel descriptor bits is 2"/>
      <bitenum value="8" id="8" token="CHAN_NUM_VAL_8" description="Eight logical channels used, number of the channel descriptor bits is 3"/>
      <bitenum value="16" id="16" token="CHAN_NUM_VAL_16" description="Sixteen logical channels used, number of the channel descriptor bits is 4"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUN_Pp_0" acronym="HSR_OVERRUN_Pp_0" offset="0x82C" width="32" description="Overrun detection state register for those receive FIFOs that are mapped to port p">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUN_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is detected on channel n" range="" rwaccess="R">
      <bitenum value="1" id="Overrun_detected" token="OVERRUN_VAL_1_r" description="Overrun detected"/>
      <bitenum value="0" id="No_overrun" token="OVERRUN_VAL_0_r" description="No overrun"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUN_Pp_1" acronym="HSR_OVERRUN_Pp_1" offset="0x182C" width="32" description="Overrun detection state register for those receive FIFOs that are mapped to port p">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUN_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is detected on channel n" range="" rwaccess="R">
      <bitenum value="1" id="Overrun_detected" token="OVERRUN_VAL_1_r" description="Overrun detected"/>
      <bitenum value="0" id="No_overrun" token="OVERRUN_VAL_0_r" description="No overrun"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUNACK_Pp_0" acronym="HSR_OVERRUNACK_Pp_0" offset="0x830" width="32" description="Overrun acknowledge register for those receive FIFOs that are mapped to port p">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUNACK_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is acknowledged on channel n." range="" rwaccess="W">
      <bitenum value="0" id="No_action" token="OVERRUNACK_VAL_0_w" description="No action"/>
      <bitenum value="1" id="Overrun_acknowledge" token="OVERRUNACK_VAL_1_w" description="Overrun acknowledge"/>
    </bitfield>
  </register>
  <register id="HSR_OVERRUNACK_Pp_1" acronym="HSR_OVERRUNACK_Pp_1" offset="0x1830" width="32" description="Overrun acknowledge register for those receive FIFOs that are mapped to port p">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVERRUNACK_VAL" width="16" begin="15" end="0" resetval="0x0000" description="Bit n is set when overrun is acknowledged on channel n." range="" rwaccess="W">
      <bitenum value="0" id="No_action" token="OVERRUNACK_VAL_0_w" description="No action"/>
      <bitenum value="1" id="Overrun_acknowledge" token="OVERRUNACK_VAL_1_w" description="Overrun acknowledge"/>
    </bitfield>
  </register>
  <register id="HSR_COUNTERS_Pp_0" acronym="HSR_COUNTERS_Pp_0" offset="0x834" width="32" description="Counters setting register for port p">
    <bitfield id="FB" width="8" begin="31" end="24" resetval="0x00" description="Setting for Frame Burst Counter. Setting n as a value results in n + 1 counter value." range="" rwaccess="RW"/>
    <bitfield id="TB" width="4" begin="23" end="20" resetval="0x0" description="Setting for Tailing Bit Counter. Setting n as a value results in n + 1 counter value." range="" rwaccess="RW"/>
    <bitfield id="FT" width="20" begin="19" end="0" resetval="0x00000" description="Setting for Frame Time-out counter. Set n as a value results in n+1 counter value." range="" rwaccess="RW"/>
  </register>
  <register id="HSR_COUNTERS_Pp_1" acronym="HSR_COUNTERS_Pp_1" offset="0x1834" width="32" description="Counters setting register for port p">
    <bitfield id="FB" width="8" begin="31" end="24" resetval="0x00" description="Setting for Frame Burst Counter. Setting n as a value results in n + 1 counter value." range="" rwaccess="RW"/>
    <bitfield id="TB" width="4" begin="23" end="20" resetval="0x0" description="Setting for Tailing Bit Counter. Setting n as a value results in n + 1 counter value." range="" rwaccess="RW"/>
    <bitfield id="FT" width="20" begin="19" end="0" resetval="0x00000" description="Setting for Frame Time-out counter. Set n as a value results in n+1 counter value." range="" rwaccess="RW"/>
  </register>
  <register id="HSR_BUFFER_Pp_CHN_i_0" acronym="HSR_BUFFER_Pp_CHN_i_0" offset="0x880" width="32" description="Receive register for receive FIFO 0..7 Important: Read access to the register with 0xC and 0xF byteen removes the receive FIFO-related item. If using only 16-bit accesses, the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO-related OCP access.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_BUFFER_Pp_CHN_i_1" acronym="HSR_BUFFER_Pp_CHN_i_1" offset="0x1880" width="32" description="Receive register for receive FIFO 0..7 Important: Read access to the register with 0xC and 0xF byteen removes the receive FIFO-related item. If using only 16-bit accesses, the lower 2 bytes must be read first (byteen 0x3). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO-related OCP access.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_Pp_CHN_i_0" acronym="HSR_SWAPBUFFER_Pp_CHN_i_0" offset="0x8C0" width="32" description="Byte swapped receive register for receive FIFO 0..7 Important: Read access to the register with 0x3 and 0xF byteen removes the receive FIFO-related item. If using only 16-bit accesses, the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO- related OCP access.">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_SWAPBUFFER_Pp_CHN_i_1" acronym="HSR_SWAPBUFFER_Pp_CHN_i_1" offset="0x18C0" width="32" description="Byte swapped receive register for receive FIFO 0..7 Important: Read access to the register with 0x3 and 0xF byteen removes the receive FIFO-related item. If using only 16-bit accesses, the upper 2 bytes must be read first (byteen 0xC). Between two consecutive 16-bit FIFO-related access there cannot be any other FIFO- related OCP access.">
    <bitfield id="SWAPDATA" width="32" begin="31" end="0" resetval="0x--------" description="Received data swapped" range="" rwaccess="R"/>
  </register>
  <register id="HSR_MAPPINGf_0" acronym="HSR_MAPPINGf_0" offset="0x900" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_1" acronym="HSR_MAPPINGf_1" offset="0x904" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_2" acronym="HSR_MAPPINGf_2" offset="0x908" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_3" acronym="HSR_MAPPINGf_3" offset="0x90C" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_4" acronym="HSR_MAPPINGf_4" offset="0x910" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_5" acronym="HSR_MAPPINGf_5" offset="0x914" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_6" acronym="HSR_MAPPINGf_6" offset="0x918" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_7" acronym="HSR_MAPPINGf_7" offset="0x91C" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_8" acronym="HSR_MAPPINGf_8" offset="0x920" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_9" acronym="HSR_MAPPINGf_9" offset="0x924" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_10" acronym="HSR_MAPPINGf_10" offset="0x928" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_11" acronym="HSR_MAPPINGf_11" offset="0x92C" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_12" acronym="HSR_MAPPINGf_12" offset="0x930" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_13" acronym="HSR_MAPPINGf_13" offset="0x934" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_14" acronym="HSR_MAPPINGf_14" offset="0x938" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_MAPPINGf_15" acronym="HSR_MAPPINGf_15" offset="0x93C" width="32" description="RX FIFO Configuration register. One register per FIFO.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WORDS" width="4" begin="13" end="10" resetval="0x0" description="Number of words available in the RX FIFO for reading" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="1" begin="7" end="7" resetval="0x0" description="Associates the RX FIFO to a HSI port" range="" rwaccess="RW">
      <bitenum value="0" id="Port_1" token="PORT_NUMBER_0" description="Port 1"/>
      <bitenum value="1" id="Port_2" token="PORT_NUMBER_1" description="Port 2"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_NUMBER" width="4" begin="4" end="1" resetval="0x0" description="Associates RX FIFO to a HSI logical channel 0x0: Logical channel number 0 0x1: Logical channel number 1 &#8230; 0xF: Logical channel number 15" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enables or disables RX FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ENABLE_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="ENABLE_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="HSR_DIVISOR_Pp_0" acronym="HSR_DIVISOR_Pp_0" offset="0x94C" width="32" description="Receive bit rate divisor for port p. This must be set for correct protocol timing detection (tailing time-out, frame time-out).">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="The functional clock source divided by this value is used as a clock base for the receive counters. Setting n as a value results in the n + 1 divisor value." range="" rwaccess="RW"/>
  </register>
  <register id="HSR_DIVISOR_Pp_1" acronym="HSR_DIVISOR_Pp_1" offset="0x194C" width="32" description="Receive bit rate divisor for port p. This must be set for correct protocol timing detection (tailing time-out, frame time-out).">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RX_RATE_DIV_VAL" width="8" begin="7" end="0" resetval="0x00" description="The functional clock source divided by this value is used as a clock base for the receive counters. Setting n as a value results in the n + 1 divisor value." range="" rwaccess="RW"/>
  </register>
</module>
