#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 25 16:14:12 2020
# Process ID: 8300
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4064 C:\Users\Dhruv\Desktop\DSD II\Lab_3\Instruction_Decode\Instruction_Decode.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/ControlUnit.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericMultiplexer.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/InstructionDecoder.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterFile.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterModule.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/TwoInAnd.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/ControlUnit.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericMultiplexer.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/InstructionDecoder.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterFile.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterModule.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/TwoInAnd.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/ControlUnit.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/GenericMultiplexer.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/InstructionDecoder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterFile.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/RegisterModule.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/TwoInAnd.vhd}}
add_files -norecurse {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_file_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_and'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_file_behav xil_defaultlib.register_file -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_file_behav xil_defaultlib.register_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.two_and [two_and_default]
Compiling architecture behavioral of entity xil_defaultlib.register_module [register_module_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_decoder [generic_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_mux [generic_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file
Built simulation snapshot register_file_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 16:41:57 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_behav -key {Behavioral:sim_1:Functional:register_file} -tclbatch {register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 878.461 ; gain = 28.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_file_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_file_behav xil_defaultlib.register_file -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_file_behav xil_defaultlib.register_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_behav -key {Behavioral:sim_1:Functional:register_file} -tclbatch {register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 885.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj register_file_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_file_behav xil_defaultlib.register_file -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot register_file_behav xil_defaultlib.register_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_behav -key {Behavioral:sim_1:Functional:register_file} -tclbatch {register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 885.719 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Fri Sep 25 16:48:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Sep 25 16:49:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1191.551 ; gain = 0.266
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1191.551 ; gain = 0.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1344.684 ; gain = 442.195
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/register_file_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/register_file_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/register_file_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/register_file_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'register_file' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj register_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/register_file_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module register_module
INFO: [VRFC 10-311] analyzing module register_module_0
INFO: [VRFC 10-311] analyzing module register_module_1
INFO: [VRFC 10-311] analyzing module register_module_2
INFO: [VRFC 10-311] analyzing module register_module_3
INFO: [VRFC 10-311] analyzing module register_module_4
INFO: [VRFC 10-311] analyzing module register_module_5
INFO: [VRFC 10-311] analyzing module register_module_6
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot register_file_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.register_file xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot register_file_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.register_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "register_file_time_synth.sdf", for root module "register_file".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "register_file_time_synth.sdf", for root module "register_file".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.register_module
Compiling module xil_defaultlib.register_module_0
Compiling module xil_defaultlib.register_module_1
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.register_module_2
Compiling module xil_defaultlib.register_module_3
Compiling module xil_defaultlib.register_module_4
Compiling module xil_defaultlib.register_module_5
Compiling module xil_defaultlib.register_module_6
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_file_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 16:51:16 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_time_synth -key {Post-Synthesis:sim_1:Timing:register_file} -tclbatch {register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2180.320 ; gain = 222.000
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.289 ; gain = 123.938
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_decoder'
ERROR: [VRFC 10-2935] 'control_unit' is already declared in this region [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:95]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecodeTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <reset_n> does not exist in entity <register_file>.  Please compare the definition of block <register_file> to its component declaration and its instantion to detect the mismatch. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit instructiondecodetb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_decoder'
ERROR: [VRFC 10-2935] 'we' is already declared in this region [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:56]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 5 elements ; formal 'addr_3' expects 3 [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:85]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'and_output' expects 8 [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:86]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit instructiondecodetb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'input' expects 8 [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:102]
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'output' expects 8 [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:105]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit instructiondecodetb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.two_and [two_and_default]
Compiling architecture behavioral of entity xil_defaultlib.register_module [\register_module(bit_depth=32)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_decoder [\generic_decoder(log_port_depth=...]
Compiling architecture behavioral of entity xil_defaultlib.generic_mux [\generic_mux(bit_depth=32,log_po...]
Compiling architecture behavioral of entity xil_defaultlib.register_file [\register_file(bit_depth=32,log_...]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_decoder [instruction_decoder_default]
Compiling architecture testbench of entity xil_defaultlib.instructiondecodetb
Built simulation snapshot InstructionDecodeTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 17:38:56 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionDecodeTB_behav -key {Behavioral:sim_1:Functional:InstructionDecodeTB} -tclbatch {InstructionDecodeTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionDecodeTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Testbench Concluded
Time: 350 ns  Iteration: 1  Process: /InstructionDecodeTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd
$finish called at time : 350 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" Line 194
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionDecodeTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.258 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Sep 25 17:41:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 25 17:42:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot InstructionDecodeTB_behav xil_defaultlib.InstructionDecodeTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionDecodeTB_behav -key {Behavioral:sim_1:Functional:InstructionDecodeTB} -tclbatch {InstructionDecodeTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionDecodeTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Testbench Concluded
Time: 350 ns  Iteration: 1  Process: /InstructionDecodeTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd
$finish called at time : 350 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" Line 194
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionDecodeTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2315.258 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2315.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/InstructionDecodeTB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/InstructionDecodeTB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/InstructionDecodeTB_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/InstructionDecodeTB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj InstructionDecodeTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim/InstructionDecodeTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module register_module
INFO: [VRFC 10-311] analyzing module register_module_0
INFO: [VRFC 10-311] analyzing module register_module_1
INFO: [VRFC 10-311] analyzing module register_module_10
INFO: [VRFC 10-311] analyzing module register_module_11
INFO: [VRFC 10-311] analyzing module register_module_12
INFO: [VRFC 10-311] analyzing module register_module_13
INFO: [VRFC 10-311] analyzing module register_module_14
INFO: [VRFC 10-311] analyzing module register_module_15
INFO: [VRFC 10-311] analyzing module register_module_16
INFO: [VRFC 10-311] analyzing module register_module_17
INFO: [VRFC 10-311] analyzing module register_module_18
INFO: [VRFC 10-311] analyzing module register_module_19
INFO: [VRFC 10-311] analyzing module register_module_2
INFO: [VRFC 10-311] analyzing module register_module_20
INFO: [VRFC 10-311] analyzing module register_module_21
INFO: [VRFC 10-311] analyzing module register_module_22
INFO: [VRFC 10-311] analyzing module register_module_23
INFO: [VRFC 10-311] analyzing module register_module_24
INFO: [VRFC 10-311] analyzing module register_module_25
INFO: [VRFC 10-311] analyzing module register_module_26
INFO: [VRFC 10-311] analyzing module register_module_27
INFO: [VRFC 10-311] analyzing module register_module_28
INFO: [VRFC 10-311] analyzing module register_module_29
INFO: [VRFC 10-311] analyzing module register_module_3
INFO: [VRFC 10-311] analyzing module register_module_30
INFO: [VRFC 10-311] analyzing module register_module_4
INFO: [VRFC 10-311] analyzing module register_module_5
INFO: [VRFC 10-311] analyzing module register_module_6
INFO: [VRFC 10-311] analyzing module register_module_7
INFO: [VRFC 10-311] analyzing module register_module_8
INFO: [VRFC 10-311] analyzing module register_module_9
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecodeTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionDecodeTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionDecodeTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionDecodeTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionDecodeTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionDecodeTB_time_synth.sdf", for root module "InstructionDecodeTB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionDecodeTB_time_synth.sdf", for root module "InstructionDecodeTB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.register_module
Compiling module xil_defaultlib.register_module_0
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.register_module_1
Compiling module xil_defaultlib.register_module_2
Compiling module xil_defaultlib.register_module_3
Compiling module xil_defaultlib.register_module_4
Compiling module xil_defaultlib.register_module_5
Compiling module xil_defaultlib.register_module_6
Compiling module xil_defaultlib.register_module_7
Compiling module xil_defaultlib.register_module_8
Compiling module xil_defaultlib.register_module_9
Compiling module xil_defaultlib.register_module_10
Compiling module xil_defaultlib.register_module_11
Compiling module xil_defaultlib.register_module_12
Compiling module xil_defaultlib.register_module_13
Compiling module xil_defaultlib.register_module_14
Compiling module xil_defaultlib.register_module_15
Compiling module xil_defaultlib.register_module_16
Compiling module xil_defaultlib.register_module_17
Compiling module xil_defaultlib.register_module_18
Compiling module xil_defaultlib.register_module_19
Compiling module xil_defaultlib.register_module_20
Compiling module xil_defaultlib.register_module_21
Compiling module xil_defaultlib.register_module_22
Compiling module xil_defaultlib.register_module_23
Compiling module xil_defaultlib.register_module_24
Compiling module xil_defaultlib.register_module_25
Compiling module xil_defaultlib.register_module_26
Compiling module xil_defaultlib.register_module_27
Compiling module xil_defaultlib.register_module_28
Compiling module xil_defaultlib.register_module_29
Compiling module xil_defaultlib.register_module_30
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.instruction_decoder
Compiling architecture testbench of entity xil_defaultlib.instructiondecodetb
Built simulation snapshot InstructionDecodeTB_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 17:48:13 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionDecodeTB_time_synth -key {Post-Synthesis:sim_1:Timing:InstructionDecodeTB} -tclbatch {InstructionDecodeTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionDecodeTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Testbench Concluded
Time: 350 ns  Iteration: 1  Process: /InstructionDecodeTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd
$finish called at time : 350 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" Line 194
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionDecodeTB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2351.488 ; gain = 36.230
reset_run impl_1
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2351.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Fri Sep 25 17:48:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Sep 25 17:54:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/synth_1/runme.log
[Fri Sep 25 17:54:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/impl_1/runme.log
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 2839.664 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2839.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2839.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'InstructionDecodeTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj InstructionDecodeTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim/InstructionDecodeTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module register_module
INFO: [VRFC 10-311] analyzing module register_module_0
INFO: [VRFC 10-311] analyzing module register_module_1
INFO: [VRFC 10-311] analyzing module register_module_10
INFO: [VRFC 10-311] analyzing module register_module_11
INFO: [VRFC 10-311] analyzing module register_module_12
INFO: [VRFC 10-311] analyzing module register_module_13
INFO: [VRFC 10-311] analyzing module register_module_14
INFO: [VRFC 10-311] analyzing module register_module_15
INFO: [VRFC 10-311] analyzing module register_module_16
INFO: [VRFC 10-311] analyzing module register_module_17
INFO: [VRFC 10-311] analyzing module register_module_18
INFO: [VRFC 10-311] analyzing module register_module_19
INFO: [VRFC 10-311] analyzing module register_module_2
INFO: [VRFC 10-311] analyzing module register_module_20
INFO: [VRFC 10-311] analyzing module register_module_21
INFO: [VRFC 10-311] analyzing module register_module_22
INFO: [VRFC 10-311] analyzing module register_module_23
INFO: [VRFC 10-311] analyzing module register_module_24
INFO: [VRFC 10-311] analyzing module register_module_25
INFO: [VRFC 10-311] analyzing module register_module_26
INFO: [VRFC 10-311] analyzing module register_module_27
INFO: [VRFC 10-311] analyzing module register_module_28
INFO: [VRFC 10-311] analyzing module register_module_29
INFO: [VRFC 10-311] analyzing module register_module_3
INFO: [VRFC 10-311] analyzing module register_module_30
INFO: [VRFC 10-311] analyzing module register_module_4
INFO: [VRFC 10-311] analyzing module register_module_5
INFO: [VRFC 10-311] analyzing module register_module_6
INFO: [VRFC 10-311] analyzing module register_module_7
INFO: [VRFC 10-311] analyzing module register_module_8
INFO: [VRFC 10-311] analyzing module register_module_9
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj InstructionDecodeTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecodeTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim'
"xelab -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionDecodeTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionDecodeTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a327768dd6074958a524f53a64e63a47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot InstructionDecodeTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.InstructionDecodeTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "InstructionDecodeTB_time_impl.sdf", for root module "InstructionDecodeTB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "InstructionDecodeTB_time_impl.sdf", for root module "InstructionDecodeTB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.register_module
Compiling module xil_defaultlib.register_module_0
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.register_module_1
Compiling module xil_defaultlib.register_module_2
Compiling module xil_defaultlib.register_module_3
Compiling module xil_defaultlib.register_module_4
Compiling module xil_defaultlib.register_module_5
Compiling module xil_defaultlib.register_module_6
Compiling module xil_defaultlib.register_module_7
Compiling module xil_defaultlib.register_module_8
Compiling module xil_defaultlib.register_module_9
Compiling module xil_defaultlib.register_module_10
Compiling module xil_defaultlib.register_module_11
Compiling module xil_defaultlib.register_module_12
Compiling module xil_defaultlib.register_module_13
Compiling module xil_defaultlib.register_module_14
Compiling module xil_defaultlib.register_module_15
Compiling module xil_defaultlib.register_module_16
Compiling module xil_defaultlib.register_module_17
Compiling module xil_defaultlib.register_module_18
Compiling module xil_defaultlib.register_module_19
Compiling module xil_defaultlib.register_module_20
Compiling module xil_defaultlib.register_module_21
Compiling module xil_defaultlib.register_module_22
Compiling module xil_defaultlib.register_module_23
Compiling module xil_defaultlib.register_module_24
Compiling module xil_defaultlib.register_module_25
Compiling module xil_defaultlib.register_module_26
Compiling module xil_defaultlib.register_module_27
Compiling module xil_defaultlib.register_module_28
Compiling module xil_defaultlib.register_module_29
Compiling module xil_defaultlib.register_module_30
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.instruction_decoder
Compiling architecture testbench of entity xil_defaultlib.instructiondecodetb
Built simulation snapshot InstructionDecodeTB_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 25 17:57:00 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2859.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstructionDecodeTB_time_impl -key {Post-Implementation:sim_1:Timing:InstructionDecodeTB} -tclbatch {InstructionDecodeTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source InstructionDecodeTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Testbench Concluded
Time: 350 ns  Iteration: 1  Process: /InstructionDecodeTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd
$finish called at time : 350 ns : File "C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sim_1/new/InstructionDecodeTB.vhd" Line 194
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstructionDecodeTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2859.344 ; gain = 19.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.344 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 17:59:00 2020...
