<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\statemachine\impl\gwsynthesis\statemachine.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct  5 18:50:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>968</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>807</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>260</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">63.734(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-748.811</td>
<td>260</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.690</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/IncDecZ_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.641</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.622</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.551</td>
<td>tv80s/i_tv80_core/IR_0_s0/Q</td>
<td>tv80s/i_tv80_core/A_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.510</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.417</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/m1_n_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.382</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.369</td>
<td>tv80s/i_tv80_core/IR_0_s0/Q</td>
<td>tv80s/i_tv80_core/A_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.351</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.317</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.347</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.313</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.318</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/F_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.314</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.283</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.248</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.282</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.248</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.269</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/F_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.232</td>
<td>tv80s/i_tv80_core/IR_0_s0/Q</td>
<td>tv80s/i_tv80_core/A_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.169</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.164</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.124</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.089</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.086</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/F_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.051</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.080</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.060</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.050</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/F_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.040</td>
<td>tv80s/i_tv80_core/IR_3_s0/Q</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.006</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.036</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/F_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.001</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.036</td>
<td>tv80s/i_tv80_core/IR_1_s0/Q</td>
<td>tv80s/i_tv80_core/F_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.001</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>tv80s/i_tv80_core/R_2_s0/Q</td>
<td>tv80s/i_tv80_core/R_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.428</td>
<td>tv80s/i_tv80_core/R_1_s0/Q</td>
<td>tv80s/i_tv80_core/R_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>3</td>
<td>0.428</td>
<td>tv80s/i_tv80_core/R_5_s0/Q</td>
<td>tv80s/i_tv80_core/R_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>4</td>
<td>0.429</td>
<td>tv80s/i_tv80_core/Alternate_s1/Q</td>
<td>tv80s/i_tv80_core/Alternate_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>5</td>
<td>0.483</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2/Q</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>6</td>
<td>0.485</td>
<td>tv80s/i_tv80_core/R_6_s0/Q</td>
<td>tv80s/i_tv80_core/R_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>7</td>
<td>0.542</td>
<td>tv80s/i_tv80_core/F_1_s0/Q</td>
<td>tv80s/i_tv80_core/Fp_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>8</td>
<td>0.546</td>
<td>tv80s/i_tv80_core/ACC_7_s0/Q</td>
<td>tv80s/i_tv80_core/R_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>9</td>
<td>0.547</td>
<td>tv80s/i_tv80_core/tstate_6_s0/Q</td>
<td>tv80s/i_tv80_core/tstate_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>10</td>
<td>0.547</td>
<td>tv80s/i_tv80_core/tstate_5_s0/Q</td>
<td>tv80s/i_tv80_core/tstate_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>11</td>
<td>0.550</td>
<td>tv80s/i_tv80_core/F_5_s0/Q</td>
<td>tv80s/i_tv80_core/Fp_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>12</td>
<td>0.550</td>
<td>tv80s/i_tv80_core/XY_State_1_s0/Q</td>
<td>tv80s/i_tv80_core/RegAddrC_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>13</td>
<td>0.552</td>
<td>tv80s/i_tv80_core/ACC_4_s0/Q</td>
<td>tv80s/i_tv80_core/R_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>14</td>
<td>0.552</td>
<td>tv80s/i_tv80_core/ACC_4_s0/Q</td>
<td>tv80s/i_tv80_core/I_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>15</td>
<td>0.553</td>
<td>tv80s/i_tv80_core/tstate_4_s0/Q</td>
<td>tv80s/i_tv80_core/tstate_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.564</td>
</tr>
<tr>
<td>16</td>
<td>0.553</td>
<td>tv80s/i_tv80_core/F_2_s0/Q</td>
<td>tv80s/i_tv80_core/Fp_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.564</td>
</tr>
<tr>
<td>17</td>
<td>0.554</td>
<td>tv80s/i_tv80_core/ACC_6_s0/Q</td>
<td>tv80s/i_tv80_core/I_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>18</td>
<td>0.554</td>
<td>tv80s/i_tv80_core/ACC_3_s0/Q</td>
<td>tv80s/i_tv80_core/Ap_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>19</td>
<td>0.554</td>
<td>tv80s/i_tv80_core/ACC_6_s0/Q</td>
<td>tv80s/i_tv80_core/Ap_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>20</td>
<td>0.556</td>
<td>tv80s/i_tv80_core/ACC_0_s0/Q</td>
<td>tv80s/i_tv80_core/I_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>21</td>
<td>0.556</td>
<td>tv80s/i_tv80_core/ACC_5_s0/Q</td>
<td>tv80s/i_tv80_core/I_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>22</td>
<td>0.556</td>
<td>tv80s/i_tv80_core/ACC_0_s0/Q</td>
<td>tv80s/i_tv80_core/Ap_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>23</td>
<td>0.556</td>
<td>tv80s/i_tv80_core/ACC_4_s0/Q</td>
<td>tv80s/i_tv80_core/Ap_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>24</td>
<td>0.557</td>
<td>tv80s/i_tv80_core/NMI_s_s4/Q</td>
<td>tv80s/i_tv80_core/NMI_s_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>25</td>
<td>0.557</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1/Q</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/wr_n_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/iorq_n_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/di_reg_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/di_reg_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/i_tv80_core/PC_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/i_tv80_core/A_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/i_tv80_core/R_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/i_tv80_core/R_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>tv80s/i_tv80_core/IR_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td>tv80s/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>18.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>18.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td>tv80s/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>19.337</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>19.495</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>tv80s/i_tv80_core/n1692_s9/I3</td>
</tr>
<tr>
<td>20.044</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s9/F</td>
</tr>
<tr>
<td>20.217</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>tv80s/i_tv80_core/n1692_s3/I3</td>
</tr>
<tr>
<td>20.588</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s3/F</td>
</tr>
<tr>
<td>20.758</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>tv80s/i_tv80_core/n1692_s1/I2</td>
</tr>
<tr>
<td>21.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s1/F</td>
</tr>
<tr>
<td>21.785</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>tv80s/i_tv80_core/n1692_s0/I0</td>
</tr>
<tr>
<td>22.156</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s0/F</td>
</tr>
<tr>
<td>22.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>tv80s/i_tv80_core/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>tv80s/i_tv80_core/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.442, 41.152%; route: 8.981, 57.366%; tC2Q: 0.232, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td>tv80s/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>18.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>18.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td>tv80s/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>19.337</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>19.997</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>tv80s/i_tv80_core/RegDIH_7_s2/I1</td>
</tr>
<tr>
<td>20.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>20.632</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>tv80s/i_tv80_core/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>21.149</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>22.108</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.759, 36.903%; route: 9.615, 61.610%; tC2Q: 0.232, 1.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td>tv80s/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>18.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>18.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td>tv80s/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>19.337</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>19.997</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>tv80s/i_tv80_core/RegDIH_7_s2/I1</td>
</tr>
<tr>
<td>20.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>20.632</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>tv80s/i_tv80_core/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>21.149</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.759, 36.949%; route: 9.596, 61.563%; tC2Q: 0.232, 1.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/A_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>tv80s/i_tv80_core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>tv80s/i_tv80_core/PC16_B_15_s4/I0</td>
</tr>
<tr>
<td>8.353</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/PC16_B_15_s4/F</td>
</tr>
<tr>
<td>10.000</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_0_s14/I3</td>
</tr>
<tr>
<td>10.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/mcycles_d_0_s14/F</td>
</tr>
<tr>
<td>10.961</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s4/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s4/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s0/I1</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s0/F</td>
</tr>
<tr>
<td>12.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s/I0</td>
</tr>
<tr>
<td>13.087</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.018</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>tv80s/i_tv80_core/n342_s2/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n342_s2/F</td>
</tr>
<tr>
<td>17.870</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>tv80s/i_tv80_core/n410_s14/I2</td>
</tr>
<tr>
<td>18.440</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n410_s14/F</td>
</tr>
<tr>
<td>18.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>tv80s/i_tv80_core/n410_s11/I1</td>
</tr>
<tr>
<td>18.545</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n410_s11/O</td>
</tr>
<tr>
<td>18.723</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>tv80s/i_tv80_core/n904_s6/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n904_s6/F</td>
</tr>
<tr>
<td>19.265</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>tv80s/i_tv80_core/n904_s1/I2</td>
</tr>
<tr>
<td>19.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n904_s1/F</td>
</tr>
<tr>
<td>20.236</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>tv80s/i_tv80_core/n904_s0/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n904_s0/F</td>
</tr>
<tr>
<td>22.017</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/A_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[B]</td>
<td>tv80s/i_tv80_core/A_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[B]</td>
<td>tv80s/i_tv80_core/A_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 32.580%; route: 10.229, 65.925%; tC2Q: 0.232, 1.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>18.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>18.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>18.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][B]</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>18.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_8_s/SUM</td>
</tr>
<tr>
<td>19.682</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>tv80s/i_tv80_core/RegDIH_0_s2/I1</td>
</tr>
<tr>
<td>20.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_0_s2/F</td>
</tr>
<tr>
<td>20.612</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>tv80s/i_tv80_core/RegDIH_0_s0/I1</td>
</tr>
<tr>
<td>21.129</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>21.977</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.671, 36.648%; route: 9.572, 61.853%; tC2Q: 0.232, 1.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/m1_n_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.082</td>
<td>1.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[3][B]</td>
<td>tv80s/i_tv80_core/mcycle_6_s2/I3</td>
</tr>
<tr>
<td>18.637</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R21C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/mcycle_6_s2/F</td>
</tr>
<tr>
<td>19.321</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][A]</td>
<td>tv80s/i_tv80_core/n3253_s1/I3</td>
</tr>
<tr>
<td>19.774</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n3253_s1/F</td>
</tr>
<tr>
<td>20.660</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>tv80s/i_tv80_core/n2115_s2/I1</td>
</tr>
<tr>
<td>21.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n2115_s2/F</td>
</tr>
<tr>
<td>21.883</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT6[B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/m1_n_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT6[B]</td>
<td>tv80s/i_tv80_core/m1_n_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT6[B]</td>
<td>tv80s/i_tv80_core/m1_n_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.296, 34.430%; route: 9.854, 64.061%; tC2Q: 0.232, 1.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>tv80s/i_tv80_core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>tv80s/i_tv80_core/PC16_B_15_s4/I0</td>
</tr>
<tr>
<td>8.353</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/PC16_B_15_s4/F</td>
</tr>
<tr>
<td>10.000</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_0_s14/I3</td>
</tr>
<tr>
<td>10.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/mcycles_d_0_s14/F</td>
</tr>
<tr>
<td>10.961</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s4/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s4/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s0/I1</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s0/F</td>
</tr>
<tr>
<td>12.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s/I0</td>
</tr>
<tr>
<td>13.087</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.018</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>tv80s/i_tv80_core/n342_s2/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n342_s2/F</td>
</tr>
<tr>
<td>17.639</td>
<td>3.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>tv80s/i_tv80_core/n416_s14/I2</td>
</tr>
<tr>
<td>18.194</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n416_s14/F</td>
</tr>
<tr>
<td>18.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>tv80s/i_tv80_core/n416_s11/I1</td>
</tr>
<tr>
<td>18.297</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n416_s11/O</td>
</tr>
<tr>
<td>19.201</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>tv80s/i_tv80_core/n910_s7/I0</td>
</tr>
<tr>
<td>19.718</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n910_s7/F</td>
</tr>
<tr>
<td>20.132</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>tv80s/i_tv80_core/n910_s2/I2</td>
</tr>
<tr>
<td>20.503</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n910_s2/F</td>
</tr>
<tr>
<td>20.673</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>tv80s/i_tv80_core/n910_s0/I1</td>
</tr>
<tr>
<td>21.228</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n910_s0/F</td>
</tr>
<tr>
<td>21.835</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT13[B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td>tv80s/i_tv80_core/A_7_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[B]</td>
<td>tv80s/i_tv80_core/A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.102, 33.272%; route: 10.000, 65.215%; tC2Q: 0.232, 1.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td>tv80s/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>18.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_14_s/COUT</td>
</tr>
<tr>
<td>18.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td>tv80s/i_tv80_core/ID16_15_s/CIN</td>
</tr>
<tr>
<td>19.337</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_15_s/SUM</td>
</tr>
<tr>
<td>19.997</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>tv80s/i_tv80_core/RegDIH_7_s2/I1</td>
</tr>
<tr>
<td>20.459</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>20.632</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>tv80s/i_tv80_core/RegDIH_7_s0/I1</td>
</tr>
<tr>
<td>21.149</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>21.818</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.759, 37.602%; route: 9.325, 60.883%; tC2Q: 0.232, 1.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.782</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/SUM</td>
</tr>
<tr>
<td>19.277</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>tv80s/i_tv80_core/RegDIL_2_s2/I1</td>
</tr>
<tr>
<td>19.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIL_2_s2/F</td>
</tr>
<tr>
<td>20.450</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>tv80s/i_tv80_core/RegDIL_2_s0/I3</td>
</tr>
<tr>
<td>20.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>21.814</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.460, 35.658%; route: 9.620, 62.827%; tC2Q: 0.232, 1.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.058</td>
<td>1.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td>tv80s/i_tv80_core/F_1_s11/I2</td>
</tr>
<tr>
<td>18.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s11/F</td>
</tr>
<tr>
<td>18.800</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s10/I1</td>
</tr>
<tr>
<td>19.253</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C10[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s10/F</td>
</tr>
<tr>
<td>19.914</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[0][B]</td>
<td>tv80s/i_tv80_core/F_1_s8/I1</td>
</tr>
<tr>
<td>20.431</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C11[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s8/F</td>
</tr>
<tr>
<td>21.091</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>tv80s/i_tv80_core/F_4_s8/I1</td>
</tr>
<tr>
<td>21.640</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_4_s8/F</td>
</tr>
<tr>
<td>21.784</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>tv80s/i_tv80_core/F_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>tv80s/i_tv80_core/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.822, 38.094%; route: 9.229, 60.388%; tC2Q: 0.232, 1.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.853</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/SUM</td>
</tr>
<tr>
<td>19.425</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>tv80s/i_tv80_core/RegDIL_4_s2/I1</td>
</tr>
<tr>
<td>19.974</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>20.146</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>tv80s/i_tv80_core/RegDIL_4_s0/I3</td>
</tr>
<tr>
<td>20.599</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.499, 35.988%; route: 9.549, 62.494%; tC2Q: 0.232, 1.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>19.266</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>19.927</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>tv80s/i_tv80_core/RegDIH_5_s2/I1</td>
</tr>
<tr>
<td>20.298</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>20.545</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>tv80s/i_tv80_core/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>21.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>21.750</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.636, 36.961%; route: 9.380, 61.517%; tC2Q: 0.232, 1.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>18.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>18.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>18.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][B]</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>18.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>18.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>18.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][B]</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>18.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>18.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[2][A]</td>
<td>tv80s/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>18.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>18.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[2][B]</td>
<td>tv80s/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>18.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>18.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>19.134</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/SUM</td>
</tr>
<tr>
<td>19.795</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>tv80s/i_tv80_core/RegDIH_4_s2/I1</td>
</tr>
<tr>
<td>20.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>20.802</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>tv80s/i_tv80_core/RegDIH_4_s0/I3</td>
</tr>
<tr>
<td>21.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>21.749</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.666, 37.161%; route: 9.350, 61.318%; tC2Q: 0.232, 1.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.204</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>tv80s/i_tv80_core/F_7_s9/I1</td>
</tr>
<tr>
<td>18.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_7_s9/F</td>
</tr>
<tr>
<td>19.638</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>tv80s/i_tv80_core/n1344_s7/I1</td>
</tr>
<tr>
<td>20.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1344_s7/F</td>
</tr>
<tr>
<td>20.809</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>tv80s/i_tv80_core/F_1_s6/I2</td>
</tr>
<tr>
<td>21.379</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s6/F</td>
</tr>
<tr>
<td>21.736</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.375, 35.282%; route: 9.627, 63.195%; tC2Q: 0.232, 1.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>tv80s/i_tv80_core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R11C15[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_0_s0/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>tv80s/i_tv80_core/PC16_B_15_s4/I0</td>
</tr>
<tr>
<td>8.353</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/PC16_B_15_s4/F</td>
</tr>
<tr>
<td>10.000</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/mcycles_d_0_s14/I3</td>
</tr>
<tr>
<td>10.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/mcycles_d_0_s14/F</td>
</tr>
<tr>
<td>10.961</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s4/I3</td>
</tr>
<tr>
<td>11.414</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s4/F</td>
</tr>
<tr>
<td>11.827</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s0/I1</td>
</tr>
<tr>
<td>12.397</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s0/F</td>
</tr>
<tr>
<td>12.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s/I0</td>
</tr>
<tr>
<td>13.087</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.018</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>tv80s/i_tv80_core/n342_s2/I1</td>
</tr>
<tr>
<td>14.471</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n342_s2/F</td>
</tr>
<tr>
<td>18.124</td>
<td>3.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>tv80s/i_tv80_core/n418_s14/I2</td>
</tr>
<tr>
<td>18.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n418_s14/F</td>
</tr>
<tr>
<td>18.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>tv80s/i_tv80_core/n418_s11/I1</td>
</tr>
<tr>
<td>18.744</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n418_s11/O</td>
</tr>
<tr>
<td>18.997</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>tv80s/i_tv80_core/n912_s5/I0</td>
</tr>
<tr>
<td>19.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n912_s5/F</td>
</tr>
<tr>
<td>19.548</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>tv80s/i_tv80_core/n912_s1/I1</td>
</tr>
<tr>
<td>20.118</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n912_s1/F</td>
</tr>
<tr>
<td>20.290</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>tv80s/i_tv80_core/n912_s0/I0</td>
</tr>
<tr>
<td>20.743</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n912_s0/F</td>
</tr>
<tr>
<td>21.698</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>tv80s/i_tv80_core/A_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[A]</td>
<td>tv80s/i_tv80_core/A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.193, 34.171%; route: 9.772, 64.302%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/COUT</td>
</tr>
<tr>
<td>18.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td>tv80s/i_tv80_core/ID16_14_s/CIN</td>
</tr>
<tr>
<td>19.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_14_s/SUM</td>
</tr>
<tr>
<td>19.824</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>tv80s/i_tv80_core/RegDIH_6_s2/I1</td>
</tr>
<tr>
<td>20.286</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>20.458</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>tv80s/i_tv80_core/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>20.975</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>21.636</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.724, 37.822%; route: 9.178, 60.645%; tC2Q: 0.232, 1.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>18.888</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_5_s/SUM</td>
</tr>
<tr>
<td>19.553</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>tv80s/i_tv80_core/RegDIL_5_s2/I1</td>
</tr>
<tr>
<td>19.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>19.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>tv80s/i_tv80_core/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>20.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>21.630</td>
<td>1.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.458, 36.075%; route: 9.439, 62.392%; tC2Q: 0.232, 1.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>18.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>18.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>18.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][B]</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>18.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>18.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>18.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][B]</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>18.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_9_s/COUT</td>
</tr>
<tr>
<td>18.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[2][A]</td>
<td>tv80s/i_tv80_core/ID16_10_s/CIN</td>
</tr>
<tr>
<td>18.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_10_s/COUT</td>
</tr>
<tr>
<td>18.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[2][B]</td>
<td>tv80s/i_tv80_core/ID16_11_s/CIN</td>
</tr>
<tr>
<td>18.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_11_s/COUT</td>
</tr>
<tr>
<td>18.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/CIN</td>
</tr>
<tr>
<td>19.134</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/SUM</td>
</tr>
<tr>
<td>19.795</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>tv80s/i_tv80_core/RegDIH_4_s2/I1</td>
</tr>
<tr>
<td>20.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>20.802</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>tv80s/i_tv80_core/RegDIH_4_s0/I3</td>
</tr>
<tr>
<td>21.173</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>21.590</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.666, 37.552%; route: 9.191, 60.910%; tC2Q: 0.232, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.204</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>tv80s/i_tv80_core/F_7_s9/I1</td>
</tr>
<tr>
<td>18.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_7_s9/F</td>
</tr>
<tr>
<td>19.466</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>tv80s/i_tv80_core/n1346_s14/I2</td>
</tr>
<tr>
<td>19.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1346_s14/F</td>
</tr>
<tr>
<td>19.846</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>tv80s/i_tv80_core/n1346_s42/I3</td>
</tr>
<tr>
<td>20.416</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1346_s42/F</td>
</tr>
<tr>
<td>20.417</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>tv80s/i_tv80_core/n1346_s8/I0</td>
</tr>
<tr>
<td>20.934</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1346_s8/F</td>
</tr>
<tr>
<td>21.181</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>tv80s/i_tv80_core/n1346_s6/I1</td>
</tr>
<tr>
<td>21.552</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1346_s6/F</td>
</tr>
<tr>
<td>21.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>tv80s/i_tv80_core/F_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>tv80s/i_tv80_core/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.117, 40.642%; route: 8.702, 57.817%; tC2Q: 0.232, 1.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>18.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>18.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>18.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][B]</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>18.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_8_s/SUM</td>
</tr>
<tr>
<td>19.682</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>tv80s/i_tv80_core/RegDIH_0_s2/I1</td>
</tr>
<tr>
<td>20.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_0_s2/F</td>
</tr>
<tr>
<td>20.612</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>tv80s/i_tv80_core/RegDIH_0_s0/I1</td>
</tr>
<tr>
<td>21.129</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>21.547</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.671, 37.695%; route: 9.142, 60.763%; tC2Q: 0.232, 1.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s12/I2</td>
</tr>
<tr>
<td>14.677</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s12/F</td>
</tr>
<tr>
<td>14.831</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_2_s9/S0</td>
</tr>
<tr>
<td>15.082</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_2_s9/O</td>
</tr>
<tr>
<td>16.549</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>17.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>18.277</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>tv80s/i_tv80_core/ID16_1_s/CIN</td>
</tr>
<tr>
<td>18.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_1_s/COUT</td>
</tr>
<tr>
<td>18.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][A]</td>
<td>tv80s/i_tv80_core/ID16_2_s/CIN</td>
</tr>
<tr>
<td>18.348</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_2_s/COUT</td>
</tr>
<tr>
<td>18.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td>tv80s/i_tv80_core/ID16_3_s/CIN</td>
</tr>
<tr>
<td>18.383</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_3_s/COUT</td>
</tr>
<tr>
<td>18.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][A]</td>
<td>tv80s/i_tv80_core/ID16_4_s/CIN</td>
</tr>
<tr>
<td>18.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_4_s/COUT</td>
</tr>
<tr>
<td>18.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[2][B]</td>
<td>tv80s/i_tv80_core/ID16_5_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_5_s/COUT</td>
</tr>
<tr>
<td>18.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td>tv80s/i_tv80_core/ID16_6_s/CIN</td>
</tr>
<tr>
<td>18.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_6_s/COUT</td>
</tr>
<tr>
<td>18.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][B]</td>
<td>tv80s/i_tv80_core/ID16_7_s/CIN</td>
</tr>
<tr>
<td>18.524</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_7_s/COUT</td>
</tr>
<tr>
<td>18.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][A]</td>
<td>tv80s/i_tv80_core/ID16_8_s/CIN</td>
</tr>
<tr>
<td>18.559</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_8_s/COUT</td>
</tr>
<tr>
<td>18.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][B]</td>
<td>tv80s/i_tv80_core/ID16_9_s/CIN</td>
</tr>
<tr>
<td>19.029</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_9_s/SUM</td>
</tr>
<tr>
<td>19.701</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>tv80s/i_tv80_core/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>20.163</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>20.336</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][B]</td>
<td>tv80s/i_tv80_core/RegDIH_1_s0/I2</td>
</tr>
<tr>
<td>20.853</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C13[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>21.527</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.652, 37.614%; route: 9.142, 60.842%; tC2Q: 0.232, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.204</td>
<td>1.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>tv80s/i_tv80_core/F_7_s9/I1</td>
</tr>
<tr>
<td>18.759</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C5[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_7_s9/F</td>
</tr>
<tr>
<td>19.638</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>tv80s/i_tv80_core/n1344_s7/I1</td>
</tr>
<tr>
<td>20.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1344_s7/F</td>
</tr>
<tr>
<td>21.145</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>tv80s/i_tv80_core/n1347_s4/I1</td>
</tr>
<tr>
<td>21.516</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1347_s4/F</td>
</tr>
<tr>
<td>21.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.176, 34.473%; route: 9.607, 63.982%; tC2Q: 0.232, 1.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][A]</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C4[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.505</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s15/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s15/F</td>
</tr>
<tr>
<td>7.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[3][A]</td>
<td>tv80s/i_tv80_core/i_mcode/n809_s13/I1</td>
</tr>
<tr>
<td>7.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/n809_s13/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[0][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/I2</td>
</tr>
<tr>
<td>9.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s16/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/I1</td>
</tr>
<tr>
<td>10.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s6/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C10[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>11.849</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s5/I1</td>
</tr>
<tr>
<td>12.302</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s5/F</td>
</tr>
<tr>
<td>12.829</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>tv80s/i_tv80_core/n1692_s6/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1692_s6/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][B]</td>
<td>tv80s/i_tv80_core/RegAddrA_1_s7/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C17[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_1_s7/F</td>
</tr>
<tr>
<td>14.520</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrA_0_s6/I0</td>
</tr>
<tr>
<td>14.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegAddrA_0_s6/F</td>
</tr>
<tr>
<td>16.595</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/AD[0]</td>
</tr>
<tr>
<td>17.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DO[0]</td>
</tr>
<tr>
<td>18.226</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td>tv80s/i_tv80_core/ID16_12_s/I0</td>
</tr>
<tr>
<td>18.796</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_12_s/COUT</td>
</tr>
<tr>
<td>18.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td>tv80s/i_tv80_core/ID16_13_s/CIN</td>
</tr>
<tr>
<td>19.266</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/ID16_13_s/SUM</td>
</tr>
<tr>
<td>19.927</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>tv80s/i_tv80_core/RegDIH_5_s2/I1</td>
</tr>
<tr>
<td>20.298</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>20.545</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>tv80s/i_tv80_core/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>21.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>21.507</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>tv80s/i_tv80_core/i_reg/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.636, 37.559%; route: 9.138, 60.895%; tC2Q: 0.232, 1.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.058</td>
<td>1.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td>tv80s/i_tv80_core/F_1_s11/I2</td>
</tr>
<tr>
<td>18.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s11/F</td>
</tr>
<tr>
<td>18.800</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s10/I1</td>
</tr>
<tr>
<td>19.253</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C10[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s10/F</td>
</tr>
<tr>
<td>20.156</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>tv80s/i_tv80_core/F_5_s9/I2</td>
</tr>
<tr>
<td>20.527</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_5_s9/F</td>
</tr>
<tr>
<td>20.775</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>tv80s/i_tv80_core/F_5_s8/I0</td>
</tr>
<tr>
<td>21.102</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_5_s8/F</td>
</tr>
<tr>
<td>21.502</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>tv80s/i_tv80_core/F_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>tv80s/i_tv80_core/F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.454, 36.357%; route: 9.315, 62.096%; tC2Q: 0.232, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/F_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>tv80s/i_tv80_core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>60</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/I1</td>
</tr>
<tr>
<td>8.418</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R13C5[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/IMode_Z_1_s1/F</td>
</tr>
<tr>
<td>10.578</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>10.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C7[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>11.610</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_1_s0/I1</td>
</tr>
<tr>
<td>12.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_1_s0/F</td>
</tr>
<tr>
<td>13.096</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s8/I2</td>
</tr>
<tr>
<td>13.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s8/F</td>
</tr>
<tr>
<td>13.839</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s2/I1</td>
</tr>
<tr>
<td>14.409</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s2/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[3][B]</td>
<td>tv80s/i_tv80_core/i_mcode/tstates_0_s/I2</td>
</tr>
<tr>
<td>14.863</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R26C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>16.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s19/F</td>
</tr>
<tr>
<td>16.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td>tv80s/i_tv80_core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>16.703</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[3][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s16/O</td>
</tr>
<tr>
<td>16.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>tv80s/i_tv80_core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>16.806</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/last_tstate_s13/O</td>
</tr>
<tr>
<td>18.058</td>
<td>1.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td>tv80s/i_tv80_core/F_1_s11/I2</td>
</tr>
<tr>
<td>18.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C10[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s11/F</td>
</tr>
<tr>
<td>18.800</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s10/I1</td>
</tr>
<tr>
<td>19.253</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C10[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_1_s10/F</td>
</tr>
<tr>
<td>20.156</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>tv80s/i_tv80_core/F_5_s9/I2</td>
</tr>
<tr>
<td>20.527</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_5_s9/F</td>
</tr>
<tr>
<td>20.775</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>tv80s/i_tv80_core/F_5_s8/I0</td>
</tr>
<tr>
<td>21.102</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C15[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/F_5_s8/F</td>
</tr>
<tr>
<td>21.502</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>tv80s/i_tv80_core/F_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>tv80s/i_tv80_core/F_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.454, 36.357%; route: 9.315, 62.096%; tC2Q: 0.232, 1.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>tv80s/i_tv80_core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_2_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>tv80s/i_tv80_core/n922_s0/I2</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n922_s0/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>tv80s/i_tv80_core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>tv80s/i_tv80_core/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/R_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>tv80s/i_tv80_core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_1_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>tv80s/i_tv80_core/n923_s0/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n923_s0/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>tv80s/i_tv80_core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>tv80s/i_tv80_core/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>tv80s/i_tv80_core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_5_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>tv80s/i_tv80_core/n919_s0/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n919_s0/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>tv80s/i_tv80_core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>tv80s/i_tv80_core/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Alternate_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>tv80s/i_tv80_core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R17C8[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Alternate_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>tv80s/i_tv80_core/n1485_s2/I0</td>
</tr>
<tr>
<td>5.078</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1485_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Alternate_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>tv80s/i_tv80_core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>tv80s/i_tv80_core/Alternate_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Read_To_Reg_r_3_s2/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>tv80s/i_tv80_core/n1214_s7/I2</td>
</tr>
<tr>
<td>5.132</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1214_s7/F</td>
</tr>
<tr>
<td>5.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Read_To_Reg_r_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>tv80s/i_tv80_core/Read_To_Reg_r_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/R_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/R_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>tv80s/i_tv80_core/R_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_6_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>tv80s/i_tv80_core/n918_s0/I2</td>
</tr>
<tr>
<td>5.133</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n918_s0/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>tv80s/i_tv80_core/R_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>tv80s/i_tv80_core/R_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Fp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>tv80s/i_tv80_core/F_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_1_s0/Q</td>
</tr>
<tr>
<td>5.191</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Fp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>tv80s/i_tv80_core/Fp_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>tv80s/i_tv80_core/Fp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/R_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][A]</td>
<td>tv80s/i_tv80_core/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R20C10[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_7_s0/Q</td>
</tr>
<tr>
<td>5.194</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>tv80s/i_tv80_core/R_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>tv80s/i_tv80_core/R_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 63.883%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/tstate_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/tstate_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>tv80s/i_tv80_core/tstate_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/tstate_6_s0/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>tv80s/i_tv80_core/n2277_s2/I1</td>
</tr>
<tr>
<td>5.196</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n2277_s2/F</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/tstate_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>tv80s/i_tv80_core/tstate_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>tv80s/i_tv80_core/tstate_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/tstate_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/tstate_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>tv80s/i_tv80_core/tstate_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/tstate_5_s0/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>tv80s/i_tv80_core/n2271_s2/I1</td>
</tr>
<tr>
<td>5.196</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n2271_s2/F</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/tstate_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>tv80s/i_tv80_core/tstate_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>tv80s/i_tv80_core/tstate_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.544%; route: 0.124, 22.284%; tC2Q: 0.202, 36.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Fp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>tv80s/i_tv80_core/F_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_5_s0/Q</td>
</tr>
<tr>
<td>5.198</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Fp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>tv80s/i_tv80_core/Fp_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>tv80s/i_tv80_core/Fp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.140%; tC2Q: 0.201, 35.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/XY_State_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/RegAddrC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>tv80s/i_tv80_core/XY_State_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/XY_State_1_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>tv80s/i_tv80_core/n1686_s0/I3</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n1686_s0/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/RegAddrC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrC_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>tv80s/i_tv80_core/RegAddrC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>tv80s/i_tv80_core/ACC_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_4_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>tv80s/i_tv80_core/n920_s0/I0</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n920_s0/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>tv80s/i_tv80_core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>tv80s/i_tv80_core/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.191%; route: 0.130, 23.122%; tC2Q: 0.201, 35.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/I_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>tv80s/i_tv80_core/ACC_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_4_s0/Q</td>
</tr>
<tr>
<td>5.201</td>
<td>0.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/I_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>tv80s/i_tv80_core/I_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>tv80s/i_tv80_core/I_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.362, 64.313%; tC2Q: 0.201, 35.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/tstate_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/tstate_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>tv80s/i_tv80_core/tstate_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/tstate_4_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>tv80s/i_tv80_core/n2272_s2/I1</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n2272_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/tstate_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>tv80s/i_tv80_core/tstate_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>tv80s/i_tv80_core/tstate_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.150%; route: 0.131, 23.199%; tC2Q: 0.201, 35.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/F_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Fp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>tv80s/i_tv80_core/F_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/F_2_s0/Q</td>
</tr>
<tr>
<td>5.201</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Fp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>tv80s/i_tv80_core/Fp_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[2][B]</td>
<td>tv80s/i_tv80_core/Fp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 64.349%; tC2Q: 0.201, 35.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/I_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>tv80s/i_tv80_core/ACC_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_6_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/I_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>tv80s/i_tv80_core/I_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>tv80s/i_tv80_core/I_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Ap_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>tv80s/i_tv80_core/ACC_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R8C11[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_3_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Ap_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>tv80s/i_tv80_core/Ap_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>tv80s/i_tv80_core/Ap_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Ap_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>tv80s/i_tv80_core/ACC_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_6_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Ap_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>tv80s/i_tv80_core/Ap_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>tv80s/i_tv80_core/Ap_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/I_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>tv80s/i_tv80_core/ACC_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_0_s0/Q</td>
</tr>
<tr>
<td>5.205</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/I_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>tv80s/i_tv80_core/I_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>tv80s/i_tv80_core/I_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 64.555%; tC2Q: 0.201, 35.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/I_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>tv80s/i_tv80_core/ACC_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_5_s0/Q</td>
</tr>
<tr>
<td>5.205</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/I_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>tv80s/i_tv80_core/I_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>tv80s/i_tv80_core/I_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 64.555%; tC2Q: 0.201, 35.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Ap_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>tv80s/i_tv80_core/ACC_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_0_s0/Q</td>
</tr>
<tr>
<td>5.205</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Ap_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>tv80s/i_tv80_core/Ap_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>tv80s/i_tv80_core/Ap_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 64.555%; tC2Q: 0.201, 35.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/ACC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/Ap_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>tv80s/i_tv80_core/ACC_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/ACC_4_s0/Q</td>
</tr>
<tr>
<td>5.205</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/Ap_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>tv80s/i_tv80_core/Ap_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>tv80s/i_tv80_core/Ap_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 64.555%; tC2Q: 0.201, 35.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/NMI_s_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/NMI_s_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>tv80s/i_tv80_core/NMI_s_s4/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/NMI_s_s4/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>tv80s/i_tv80_core/n2059_s4/I2</td>
</tr>
<tr>
<td>5.206</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/n2059_s4/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/NMI_s_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>tv80s/i_tv80_core/NMI_s_s4/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>tv80s/i_tv80_core/NMI_s_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][B]</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C13[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/RegAddrB_r_1_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][B]</td>
<td>tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_2_s22/I2</td>
</tr>
<tr>
<td>5.206</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C13[1][B]</td>
<td style=" background: #97FFFF;">tv80s/i_tv80_core/i_mcode/Set_BusB_To_Z_2_s22/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[1][B]</td>
<td style=" font-weight:bold;">tv80s/i_tv80_core/RegAddrB_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[1][B]</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13[1][B]</td>
<td>tv80s/i_tv80_core/RegAddrB_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/wr_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/wr_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/wr_n_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/iorq_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/iorq_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/iorq_n_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/di_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/di_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/di_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/di_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/di_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/di_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/i_tv80_core/PC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/i_tv80_core/PC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/i_tv80_core/PC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/i_tv80_core/A_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/i_tv80_core/A_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/i_tv80_core/A_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/i_tv80_core/IR_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/i_tv80_core/IR_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/i_tv80_core/R_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/i_tv80_core/R_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/i_tv80_core/R_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/i_tv80_core/R_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/i_tv80_core/R_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/i_tv80_core/R_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>tv80s/i_tv80_core/IR_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>tv80s/i_tv80_core/IR_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>tv80s/i_tv80_core/IR_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>251</td>
<td>clk_d</td>
<td>-5.690</td>
<td>2.274</td>
</tr>
<tr>
<td>78</td>
<td>tv80s/IR[3]</td>
<td>-5.690</td>
<td>2.135</td>
</tr>
<tr>
<td>77</td>
<td>tv80s/IR[5]</td>
<td>-5.680</td>
<td>2.336</td>
</tr>
<tr>
<td>77</td>
<td>tv80s/ISet[1]</td>
<td>-4.959</td>
<td>2.902</td>
</tr>
<tr>
<td>77</td>
<td>tv80s/mcycle_Z[0]</td>
<td>-4.678</td>
<td>1.878</td>
</tr>
<tr>
<td>75</td>
<td>tv80s/mcycle[1]</td>
<td>-5.484</td>
<td>2.071</td>
</tr>
<tr>
<td>72</td>
<td>tv80s/IR[4]</td>
<td>-5.688</td>
<td>2.211</td>
</tr>
<tr>
<td>67</td>
<td>tv80s/i_tv80_core/ALU_Op_r[1]</td>
<td>-3.776</td>
<td>1.811</td>
</tr>
<tr>
<td>60</td>
<td>tv80s/i_tv80_core/ALU_Op_r[0]</td>
<td>-3.747</td>
<td>2.183</td>
</tr>
<tr>
<td>60</td>
<td>tv80s/IR[1]</td>
<td>-5.417</td>
<td>2.539</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C45</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C47</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
