{
  "design": {
    "design_info": {
      "boundary_crc": "0xB44EE100B44EE1",
      "device": "xc7a35tcpg236-1",
      "name": "BCD_modulo_3",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "ONE_BCD_DIGIT_MOD": {
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "util_vector_logic_4": "",
        "util_vector_logic_5": "",
        "util_vector_logic_6": "",
        "util_vector_logic_7": "",
        "util_vector_logic_8": "",
        "util_vector_logic_9": "",
        "util_vector_logic_10": "",
        "util_vector_logic_11": "",
        "util_vector_logic_12": "",
        "util_vector_logic_13": "",
        "util_vector_logic_14": "",
        "util_vector_logic_15": ""
      }
    },
    "ports": {
      "outee": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "inee1": {
        "type": "data",
        "direction": "I"
      },
      "inee2": {
        "type": "data",
        "direction": "I"
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "BCD_modulo_3_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "BCD_modulo_3_util_vector_logic_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "ONE_BCD_DIGIT_MOD": {
        "ports": {
          "A0": {
            "direction": "I"
          },
          "A1": {
            "direction": "I"
          },
          "A2": {
            "direction": "I"
          },
          "A3": {
            "direction": "I"
          },
          "MOD_0": {
            "direction": "O"
          }
        },
        "components": {
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_0_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_0_3",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_0_4",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_0_5",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_4": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_4_1",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_5": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_4_2",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_6": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_4_3",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_7": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_4_4",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_8": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_4_5",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_9": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_4_6",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_10": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_10_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_11": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_10_1",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_12": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_12_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_13": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_13_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_14": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_13_1",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_15": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "BCD_modulo_3_util_vector_logic_13_2",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "A0_1": {
            "ports": [
              "A0",
              "util_vector_logic_0/Op1",
              "util_vector_logic_4/Op1",
              "util_vector_logic_8/Op1"
            ]
          },
          "A1_1": {
            "ports": [
              "A1",
              "util_vector_logic_1/Op1",
              "util_vector_logic_8/Op2",
              "util_vector_logic_13/Op2"
            ]
          },
          "A2_1": {
            "ports": [
              "A2",
              "util_vector_logic_2/Op1",
              "util_vector_logic_7/Op1",
              "util_vector_logic_9/Op2"
            ]
          },
          "A3_1": {
            "ports": [
              "A3",
              "util_vector_logic_3/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "util_vector_logic_4/Op2",
              "util_vector_logic_7/Op2"
            ]
          },
          "util_vector_logic_4_Res": {
            "ports": [
              "util_vector_logic_4/Res",
              "util_vector_logic_5/Op1"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_5/Op2",
              "util_vector_logic_14/Op1"
            ]
          },
          "util_vector_logic_7_Res": {
            "ports": [
              "util_vector_logic_7/Res",
              "util_vector_logic_6/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_6/Op1",
              "util_vector_logic_13/Op1"
            ]
          },
          "util_vector_logic_8_Res": {
            "ports": [
              "util_vector_logic_8/Res",
              "util_vector_logic_9/Op1"
            ]
          },
          "util_vector_logic_5_Res": {
            "ports": [
              "util_vector_logic_5/Res",
              "util_vector_logic_10/Op1"
            ]
          },
          "util_vector_logic_6_Res": {
            "ports": [
              "util_vector_logic_6/Res",
              "util_vector_logic_10/Op2"
            ]
          },
          "util_vector_logic_10_Res": {
            "ports": [
              "util_vector_logic_10/Res",
              "util_vector_logic_11/Op1"
            ]
          },
          "util_vector_logic_9_Res": {
            "ports": [
              "util_vector_logic_9/Res",
              "util_vector_logic_11/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "util_vector_logic_12/Op2",
              "util_vector_logic_14/Op2"
            ]
          },
          "util_vector_logic_11_Res": {
            "ports": [
              "util_vector_logic_11/Res",
              "util_vector_logic_12/Op1"
            ]
          },
          "util_vector_logic_12_Res": {
            "ports": [
              "util_vector_logic_12/Res",
              "MOD_0"
            ]
          }
        }
      }
    },
    "nets": {
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "outee"
        ]
      },
      "inee1_1": {
        "ports": [
          "inee1",
          "util_vector_logic_0/Op1"
        ]
      },
      "inee2_1": {
        "ports": [
          "inee2",
          "util_vector_logic_0/Op2"
        ]
      }
    }
  }
}