module ff_notinfered (
    input  wire clk,
    input  wire b,
    input  wire c,
    output reg  a
);

    always @(posedge clk) begin
        a <= (b & c);
    end

endmodule
