<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALU4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ALU4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ALU4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ALU4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ALU4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ALU4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ALU4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ALU4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ALU4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ALU4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU4.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4BIT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4BIT_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4BIT_tb_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4BIT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALU4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU4_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ALU4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ALU4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ALU4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU4_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ALU4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="alu4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="alu4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="alu4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alutest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alutest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="alutest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alutest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1720399488" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1720399488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721606370" xil_pn:in_ck="268826030961723032" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1721606370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4.vhd"/>
      <outfile xil_pn:name="alutest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1721605724" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3418048383552043672" xil_pn:start_ts="1721605724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721605724" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6300191042616811878" xil_pn:start_ts="1721605724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1720399495" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="253888410238508348" xil_pn:start_ts="1720399495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721606375" xil_pn:in_ck="268826030961723032" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1721606375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4.vhd"/>
      <outfile xil_pn:name="alutest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1721606378" xil_pn:in_ck="268826030961723032" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1948903485468383506" xil_pn:start_ts="1721606375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alutest_beh.prj"/>
      <outfile xil_pn:name="alutest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1721611792" xil_pn:in_ck="3140071247998099350" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8939320964482073537" xil_pn:start_ts="1721611792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alutest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7268383642354506139" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="253888410238508348" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2931641871922137049" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252412973481" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721020641" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2454835181639716550" xil_pn:start_ts="1721020641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721023693" xil_pn:in_ck="2871740320582" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7260215187037968967" xil_pn:start_ts="1721023688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALU4.lso"/>
      <outfile xil_pn:name="ALU4.ngc"/>
      <outfile xil_pn:name="ALU4.ngr"/>
      <outfile xil_pn:name="ALU4.prj"/>
      <outfile xil_pn:name="ALU4.stx"/>
      <outfile xil_pn:name="ALU4.syr"/>
      <outfile xil_pn:name="ALU4.xst"/>
      <outfile xil_pn:name="ALU4BIT.prj"/>
      <outfile xil_pn:name="ALU4BIT_stx_beh.prj"/>
      <outfile xil_pn:name="ALU4BIT_tb_beh.prj"/>
      <outfile xil_pn:name="ALU4BIT_vhdl.prj"/>
      <outfile xil_pn:name="ALU4_stx_beh.prj"/>
      <outfile xil_pn:name="ALU4_vhdl.prj"/>
      <outfile xil_pn:name="ALU4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1721027218" xil_pn:in_ck="4278109802178" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4973002966352569838" xil_pn:start_ts="1721027218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1721027221" xil_pn:in_ck="-504041886160514082" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4889988623729233065" xil_pn:start_ts="1721027218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4.bld"/>
      <outfile xil_pn:name="ALU4.ngd"/>
      <outfile xil_pn:name="ALU4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1721027224" xil_pn:in_ck="-504040479751895841" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5498416181169242234" xil_pn:start_ts="1721027221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU4.pcf"/>
      <outfile xil_pn:name="ALU4_map.map"/>
      <outfile xil_pn:name="ALU4_map.mrp"/>
      <outfile xil_pn:name="ALU4_map.ncd"/>
      <outfile xil_pn:name="ALU4_map.ngm"/>
      <outfile xil_pn:name="ALU4_map.xrpt"/>
      <outfile xil_pn:name="ALU4_summary.xml"/>
      <outfile xil_pn:name="ALU4_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1721027231" xil_pn:in_ck="-1681987723639184520" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1721027224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4.ncd"/>
      <outfile xil_pn:name="ALU4.pad"/>
      <outfile xil_pn:name="ALU4.par"/>
      <outfile xil_pn:name="ALU4.ptwx"/>
      <outfile xil_pn:name="ALU4.unroutes"/>
      <outfile xil_pn:name="ALU4.xpi"/>
      <outfile xil_pn:name="ALU4_pad.csv"/>
      <outfile xil_pn:name="ALU4_pad.txt"/>
      <outfile xil_pn:name="ALU4_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1721608209" xil_pn:in_ck="2871740311705" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1721608203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="alu4.bgn"/>
      <outfile xil_pn:name="alu4.bit"/>
      <outfile xil_pn:name="alu4.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1721027231" xil_pn:in_ck="-504226125689503653" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1721027228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4.twr"/>
      <outfile xil_pn:name="ALU4.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
