# FPGA_sample_codes
1. Visit downtothecircuits.com for more information
2. These sample codes are written in VHDL/Verilog.
3. It is paired with the simulation codes written in both languages

## Clock Dividers:
- **top module:** clock_divide_vhdl.vhd / clock_divide_verilog
- **simulation:** clock_vidide_vhdl_sim.vhd / clock_divide_verilog_sim
- **for more information**: https://downtothecircuits.com/?p=542

