/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az121-794
+ date
Wed Jan 27 18:57:02 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1611773822
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[19669,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az121-794

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.8.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.8.0
Compile date:      Jan 27 2021 (18:49:37)
Run date:          Jan 27 2021 (18:57:03+0000)
Run host:          fv-az121-794.d4p340i10qcuth0dz0evc4n41g.cx.internal.cloudapp.net (pid=7187)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab <---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az121-794
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121296KB, total=7121296KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=89438d2b-c570-8841-b95e-1af29240c457, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1032-azure, OSVersion="#33~18.04.1-Ubuntu SMP Tue Nov 17 11:40:52 UTC 2020", HostName=fv-az121-794, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
  Memory has type "local" depth 0
    size 7292207104 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00172354 sec
      iterations=10000000... time=0.0168459 sec
      iterations=100000000... time=0.168522 sec
      iterations=700000000... time=1.17154 sec
      iterations=700000000... time=1.15268 sec
      result: 74.224 GHz
    CPU floating point performance:
      iterations=1000000... time=0.003747 sec
      iterations=10000000... time=0.0377444 sec
      iterations=100000000... time=0.382687 sec
      iterations=300000000... time=1.14071 sec
      result: 8.41581 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202106 sec
      iterations=10000000... time=0.0198994 sec
      iterations=100000000... time=0.199599 sec
      iterations=600000000... time=1.19539 sec
      result: 8.03084 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.395529 sec
      iterations=3... time=1.19033 sec
      result: 2.70615 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161713 sec
      iterations=10000... time=0.00162783 sec
      iterations=100000... time=0.0158254 sec
      iterations=1000000... time=0.159827 sec
      iterations=7000000... time=1.11775 sec
      result: 1.59678 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000609649 sec
      iterations=10000... time=0.00609699 sec
      iterations=100000... time=0.060246 sec
      iterations=1000000... time=0.602152 sec
      iterations=2000000... time=1.19848 sec
      result: 5.99242 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00838747 sec
      iterations=10000... time=0.0823305 sec
      iterations=100000... time=0.845421 sec
      iterations=200000... time=1.72597 sec
      result: 86.2987 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0108265 sec
      iterations=10000... time=0.106969 sec
      iterations=100000... time=1.07691 sec
      result: 107.691 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.6103e-05 sec
      iterations=1000... time=0.000359529 sec
      iterations=10000... time=0.00362149 sec
      iterations=100000... time=0.0356107 sec
      iterations=1000000... time=0.357697 sec
      iterations=3000000... time=1.07847 sec
      result: 68.3637 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.0701e-05 sec
      iterations=10... time=0.000187515 sec
      iterations=100... time=0.00186775 sec
      iterations=1000... time=0.0186011 sec
      iterations=10000... time=0.185278 sec
      iterations=60000... time=1.1125 sec
      result: 42.4144 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00182375 sec
      iterations=10... time=0.0160665 sec
      iterations=100... time=0.152974 sec
      iterations=700... time=1.08751 sec
      result: 18.0969 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0889217 sec
      iterations=10... time=0.893215 sec
      iterations=20... time=1.78068 sec
      result: 12.0599 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=5.1e-06 sec
      iterations=10000... time=3.2703e-05 sec
      iterations=100000... time=0.000321426 sec
      iterations=1000000... time=0.00322706 sec
      iterations=10000000... time=0.0321862 sec
      iterations=100000000... time=0.321593 sec
      iterations=300000000... time=0.963473 sec
      iterations=600000000... time=1.92027 sec
      result: 0.400057 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.4703e-05 sec
      iterations=10000... time=0.000181514 sec
      iterations=100000... time=0.00169744 sec
      iterations=1000000... time=0.0170373 sec
      iterations=10000000... time=0.169574 sec
      iterations=60000000... time=1.01434 sec
      result: 2.1132 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=5.2904e-05 sec
      iterations=10000... time=0.000226018 sec
      iterations=100000... time=0.00236319 sec
      iterations=1000000... time=0.0267888 sec
      iterations=10000000... time=0.275396 sec
      iterations=40000000... time=1.26122 sec
      result: 3.9413 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000177814 sec
      iterations=10000... time=0.00151522 sec
      iterations=100000... time=0.0153065 sec
      iterations=1000000... time=0.154642 sec
      iterations=7000000... time=1.08881 sec
      result: 19.4431 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.401e-06 sec
      iterations=100... time=1.8501e-05 sec
      iterations=1000... time=0.000180314 sec
      iterations=10000... time=0.00181184 sec
      iterations=100000... time=0.0178484 sec
      iterations=1000000... time=0.1796 sec
      iterations=6000000... time=1.07895 sec
      result: 136.666 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3603e-05 sec
      iterations=10... time=0.000339227 sec
      iterations=100... time=0.00339057 sec
      iterations=1000... time=0.0332761 sec
      iterations=10000... time=0.286613 sec
      iterations=40000... time=0.876044 sec
      iterations=80000... time=1.70083 sec
      result: 36.9906 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00348148 sec
      iterations=10... time=0.0221886 sec
      iterations=100... time=0.239354 sec
      iterations=500... time=1.34629 sec
      result: 10.4416 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.159735 sec
      iterations=7... time=1.11973 sec
      result: 6.71251 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.164089 sec
      iterations=7... time=1.15066 sec
      result: 6.53207 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.1702e-05 sec
      iterations=10... time=0.000238419 sec
      iterations=100... time=0.00238779 sec
      iterations=1000... time=0.0241222 sec
      iterations=10000... time=0.241248 sec
      iterations=50000... time=1.20735 sec
      result: 0.0715615 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000211817 sec
      iterations=10... time=0.00200006 sec
      iterations=100... time=0.0197439 sec
      iterations=1000... time=0.197114 sec
      iterations=6000... time=1.18422 sec
      result: 0.256641 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00489279 sec
      iterations=10... time=0.0461987 sec
      iterations=100... time=0.489848 sec
      iterations=200... time=0.940873 sec
      iterations=400... time=1.89656 sec
      result: 0.373637 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.187322 sec
      iterations=6... time=1.11895 sec
      result: 0.358854 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00240454 sec
      iterations=10000000... time=0.017371 sec
      iterations=100000000... time=0.170492 sec
      iterations=600000000... time=1.02162 sec
      iterations=600000000... time=1.00725 sec
      result: 83.5392 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00384141 sec
      iterations=10000000... time=0.0384225 sec
      iterations=100000000... time=0.383938 sec
      iterations=300000000... time=1.15251 sec
      result: 8.32961 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202526 sec
      iterations=10000000... time=0.0200115 sec
      iterations=100000000... time=0.200857 sec
      iterations=500000000... time=1.00661 sec
      result: 7.94749 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.202847 sec
      iterations=5... time=1.01317 sec
      result: 5.2989 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000224768 sec
      iterations=10000... time=0.00225243 sec
      iterations=100000... time=0.0183559 sec
      iterations=1000000... time=0.159403 sec
      iterations=7000000... time=1.13232 sec
      result: 1.6176 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000624499 sec
      iterations=10000... time=0.00615694 sec
      iterations=100000... time=0.0657524 sec
      iterations=1000000... time=0.606655 sec
      iterations=2000000... time=1.21485 sec
      result: 6.07427 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=0.00903772 sec
      iterations=10000... time=0.079614 sec
      iterations=100000... time=0.931487 sec
      iterations=200000... time=1.71062 sec
      result: 85.531 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0113241 sec
      iterations=10000... time=0.107881 sec
      iterations=100000... time=1.08109 sec
      result: 108.109 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.6253e-05 sec
      iterations=1000... time=0.000359629 sec
      iterations=10000... time=0.00360959 sec
      iterations=100000... time=0.0360853 sec
      iterations=1000000... time=0.360292 sec
      iterations=3000000... time=1.08586 sec
      result: 67.8982 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.0602e-05 sec
      iterations=10... time=0.000186015 sec
      iterations=100... time=0.0018525 sec
      iterations=1000... time=0.0179252 sec
      iterations=10000... time=0.18574 sec
      iterations=60000... time=1.10651 sec
      result: 42.6438 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00221038 sec
      iterations=10... time=0.0164662 sec
      iterations=100... time=0.148081 sec
      iterations=700... time=1.07761 sec
      result: 18.2631 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0913746 sec
      iterations=10... time=0.879691 sec
      iterations=20... time=1.76981 sec
      result: 12.134 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.351e-06 sec
      iterations=10000... time=3.01025e-05 sec
      iterations=100000... time=0.000297423 sec
      iterations=1000000... time=0.00298609 sec
      iterations=10000000... time=0.0323316 sec
      iterations=100000000... time=0.320061 sec
      iterations=300000000... time=0.965326 sec
      iterations=600000000... time=1.92614 sec
      result: 0.401278 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.4803e-05 sec
      iterations=10000... time=0.000162663 sec
      iterations=100000... time=0.00167173 sec
      iterations=1000000... time=0.0169015 sec
      iterations=10000000... time=0.169478 sec
      iterations=60000000... time=1.0235 sec
      result: 2.1323 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1000... time=8.3657e-05 sec
      iterations=10000... time=0.000863119 sec
      iterations=100000... time=0.00873419 sec
      iterations=1000000... time=0.0876914 sec
      iterations=10000000... time=0.773955 sec
      iterations=20000000... time=1.45449 sec
      result: 9.09055 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000204116 sec
      iterations=10000... time=0.00175999 sec
      iterations=100000... time=0.0176327 sec
      iterations=1000000... time=0.16677 sec
      iterations=7000000... time=1.2631 sec
      result: 22.5554 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=1.8952e-05 sec
      iterations=1000... time=0.000181715 sec
      iterations=10000... time=0.00181064 sec
      iterations=100000... time=0.0181438 sec
      iterations=1000000... time=0.181368 sec
      iterations=6000000... time=1.08015 sec
      result: 136.514 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.3503e-05 sec
      iterations=10... time=0.000339277 sec
      iterations=100... time=0.00339612 sec
      iterations=1000... time=0.032581 sec
      iterations=10000... time=0.236797 sec
      iterations=50000... time=0.860119 sec
      iterations=100000... time=1.88489 sec
      result: 41.723 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      iterations=1... time=0.00355913 sec
      iterations=10... time=0.0293445 sec
      iterations=100... time=0.285139 sec
      iterations=400... time=1.2541 sec
      result: 8.96739 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.168533 sec
      iterations=7... time=1.13237 sec
      result: 6.63757 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.165308 sec
      iterations=7... time=1.168 sec
      result: 6.4351 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.80045e-05 sec
      iterations=10... time=4.58535e-05 sec
      iterations=100... time=0.000411983 sec
      iterations=1000... time=0.00955556 sec
      iterations=10000... time=0.0554958 sec
      iterations=100000... time=0.30869 sec
      iterations=400000... time=1.2232 sec
      result: 0.238391 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.5553e-05 sec
      iterations=10... time=0.000312925 sec
      iterations=100... time=0.00311005 sec
      iterations=1000... time=0.0312462 sec
      iterations=10000... time=0.311795 sec
      iterations=40000... time=1.25311 sec
      result: 0.77851 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.0012695 sec
      iterations=10... time=0.0118124 sec
      iterations=100... time=0.118042 sec
      iterations=900... time=1.03314 sec
      result: 1.54326 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0470617 sec
      iterations=10... time=0.465695 sec
      iterations=20... time=0.933217 sec
      iterations=40... time=1.84606 sec
      result: 1.45008 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jan 27 18:59:05 UTC 2021
+ echo Done.
Done.
  Elapsed time: 122.5 s
