// Seed: 1906624495
module module_0 ();
  id_1 :
  assert property (@(posedge 1) id_1)
  else $unsigned(21);
  ;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
  wire id_17;
endmodule
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    output tri1 id_9
    , id_17,
    input wor module_1,
    input wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    output supply1 id_15
);
  logic id_18;
  ;
  module_0 modCall_1 ();
endmodule
