From 517b8afac708dae4e6d4259b307d01eb5dbe7b77 Mon Sep 17 00:00:00 2001
From: Felix Radensky <felix.r@variscite.com>
Date: Tue, 5 Jan 2021 10:27:56 +0200
Subject: [PATCH 07/12] imx8mm-var-dart: Disable SD card detect pin on
 DART-MX8M-MINI and VAR-SOM-MX8M-MINI

---
 arch/arm/dts/imx8mm-var-common-u-boot.dtsi   |  4 ----
 arch/arm/dts/imx8mm-var-dart-customboard.dts | 14 ++++----------
 arch/arm/dts/imx8mm-var-som-symphony.dts     | 14 ++++----------
 3 files changed, 8 insertions(+), 24 deletions(-)

diff --git a/arch/arm/dts/imx8mm-var-common-u-boot.dtsi b/arch/arm/dts/imx8mm-var-common-u-boot.dtsi
index e3757d8da1..63d88cede7 100644
--- a/arch/arm/dts/imx8mm-var-common-u-boot.dtsi
+++ b/arch/arm/dts/imx8mm-var-common-u-boot.dtsi
@@ -91,10 +91,6 @@
 	u-boot,dm-spl;
 };
 
-&pinctrl_usdhc2_cd {
-	u-boot,dm-spl;
-};
-
 &pinctrl_usdhc2 {
 	u-boot,dm-spl;
 };
diff --git a/arch/arm/dts/imx8mm-var-dart-customboard.dts b/arch/arm/dts/imx8mm-var-dart-customboard.dts
index 93a2109c33..c0a6012676 100644
--- a/arch/arm/dts/imx8mm-var-dart-customboard.dts
+++ b/arch/arm/dts/imx8mm-var-dart-customboard.dts
@@ -116,12 +116,6 @@
 			MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
 		>;
 	};
-
-	pinctrl_usdhc2_cd: usdhc2grpcd {
-		fsl,pins = <
-			MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x1c0
-		>;
-	};
 };
 
 &i2c2 {
@@ -161,10 +155,10 @@
 /* SD */
 &usdhc2 {
 	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_cd>;
-	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_cd>;
-	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_cd>;
-	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+	non-removable;
 	bus-width = <4>;
 	vmmc-supply = <&reg_usdhc2_vmmc>;
 	status = "okay";
diff --git a/arch/arm/dts/imx8mm-var-som-symphony.dts b/arch/arm/dts/imx8mm-var-som-symphony.dts
index f957dd9c12..baa4e6d707 100644
--- a/arch/arm/dts/imx8mm-var-som-symphony.dts
+++ b/arch/arm/dts/imx8mm-var-som-symphony.dts
@@ -57,12 +57,6 @@
 		>;
 	};
 
-	pinctrl_usdhc2_cd: usdhc2grpcd {
-		fsl,pins = <
-			MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10		0x1c0
-		>;
-	};
-
 	pinctrl_uart4: uart4grp {
 		fsl,pins = <
 			MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX		0x140
@@ -184,10 +178,10 @@
 /* SD */
 &usdhc2 {
 	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_cd>;
-	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_cd>;
-	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_cd>;
-	cd-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+	non-removable;
 	bus-width = <4>;
 	vmmc-supply = <&reg_usdhc2_vmmc>;
 	status = "okay";
-- 
2.35.1

