Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'd' [D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v:58]
WARNING: [VRFC 10-3129] assignment to input 'd' [D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v" Line 67. Module soc_lite_top(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/mycpu_top.v" Line 1. Module mycpu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 40. Module decoder_6_64 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 14. Module decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 1. Module decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 27. Module decoder_5_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 41. Module inst_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 1. Module async_ram(DEPTH=65536) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v" Line 50. Module bridge_1x2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 66. Module data_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 1. Module async_ram(DEPTH=65536) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v" Line 73. Module confreg(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v" Line 67. Module soc_lite_top(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/mycpu_top.v" Line 1. Module mycpu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 40. Module decoder_6_64 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 14. Module decoder_4_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 1. Module decoder_2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/tools.v" Line 27. Module decoder_5_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/myCPU/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 41. Module inst_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 1. Module async_ram(DEPTH=65536) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v" Line 50. Module bridge_1x2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 66. Module data_ram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v" Line 1. Module async_ram(DEPTH=65536) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/new_loonson_env/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v" Line 73. Module confreg(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.async_ram(DEPTH=65536)
Compiling module xil_defaultlib.inst_ram_default
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_default
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
