library (altos_generated_library) {
  altos_database : true;
  /* Models written by LIBERATE vdev */
  date : "$Date: Tue Nov 30 14:28:16 2021 $";
  altos_compile_version : "dev";
  altos_compile_date : "Tue Sep 10 06:33:00 PDT 2019";
  revision : "1.0";
  comment : "";
  delay_model : table_lookup;
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  in_place_swap_mode : match_footprint;
  nom_process : 1;
  nom_temperature : 25;
  nom_voltage : 0.3;
  altos_default_operating_conditions : "PVT_0P3V_25C";
  altos_extsim_version : "19.1.0.396.isr8";
  altos_measure_slew_lower_fall : 0.1;
  altos_measure_slew_lower_rise : 0.1;
  altos_measure_slew_upper_fall : 0.9;
  altos_measure_slew_upper_rise : 0.9;
  altos_slew_lower_fall : 0.1;
  altos_slew_lower_rise : 0.1;
  altos_slew_upper_fall : 0.9;
  altos_slew_upper_rise : 0.9;
  altos_vtn : 0.35;
  altos_vtp : 0.35;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_lower_threshold_pct_fall : 10;
  slew_lower_threshold_pct_rise : 10;
  slew_upper_threshold_pct_fall : 90;
  slew_upper_threshold_pct_rise : 90;
  altos_receiver_fall_cap_threshold ("0.9, 0.7, 0.5, 0.4, 0.3, 0.2, 0.1, 0.0001, 0");
  altos_receiver_rise_cap_threshold ("0.1, 0.3, 0.5, 0.6, 0.7, 0.8, 0.9, 0.9999, 100");
  altos_set_var ("char_library_skip_var_list", "");
  altos_set_var ("max_transition", "50e-09");
  altos_set_var ("measure_slew_lower_fall", "0.1");
  altos_set_var ("measure_slew_lower_rise", "0.1");
  altos_set_var ("measure_slew_upper_fall", "0.9");
  altos_set_var ("measure_slew_upper_rise", "0.9");
  altos_set_var ("min_output_cap", "20e-15");
  altos_set_var ("min_transition", "6e-12");
  altos_set_var ("msg_level", "0");
  altos_set_var ("simulator", "ski");
  altos_set_var ("skip_rcvr_fall_threshold", "-1");
  altos_set_var ("skip_rcvr_rise_threshold", "-1");
  altos_set_var ("slew_lower_fall", "0.1");
  altos_set_var ("slew_lower_rise", "0.1");
  altos_set_var ("slew_upper_fall", "0.9");
  altos_set_var ("slew_upper_rise", "0.9");
  altos_set_var ("spectre_pwr", "false");
  altos_voltage_map ("VDD", 0.3);
  altos_voltage_map ("GND", 0);
  altos_voltage_map ("VSS", 0);
  output_current_template (ccs_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    variable_3 : time;
  }
  lu_table_template (ccsn_dc_template) {
    variable_1 : input_voltage;
    variable_2 : output_voltage;
    index_1 ("-1, -0.5, -0.2, -0.1, 0, 0.05, 0.1, 0.15, 0.2, 0.25, 0.3, 0.35, 0.4, 0.45, 0.5, 0.55, 0.6, 0.65, 0.7, 0.75, 0.8, 0.85, 0.9, 0.95, 1, 1.1, 1.2, 1.5, 2");
    index_2 ("-1, -0.5, -0.2, -0.1, 0, 0.05, 0.1, 0.15, 0.2, 0.25, 0.3, 0.35, 0.4, 0.45, 0.5, 0.55, 0.6, 0.65, 0.7, 0.75, 0.8, 0.85, 0.9, 0.95, 1, 1.1, 1.2, 1.5, 2");
  }
  lu_table_template (ccsn_prop_template) {
    variable_1 : input_noise_width;
    variable_2 : total_output_net_capacitance;
    variable_3 : input_noise_height;
    variable_4 : time;
    index_1 ("0");
    index_2 ("1e-08");
    index_3 ("0");
    index_4 ("0");
  }
  lu_table_template (ccsn_vout_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    variable_3 : time;
    index_1 ("0");
    index_2 ("1e-08");
    index_3 ("0");
  }
  lu_table_template (constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.25, 0.75, 1.5");
    index_2 ("0.25, 0.75, 1.5");
  }
  lu_table_template (delay_template_5x5) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.25, 0.5, 0.75, 1.25, 1.5");
    index_2 ("0.015, 0.05, 0.15, 0.3, 0.6");
  }
  ecsm_lut_template (ecsm_template_13) {
    variable_1 : normalized_voltage;
    index_1 ("0.02, 0.05, 0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 0.95, 0.98");
  }
  lu_table_template (mpw_constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.25, 0.75, 1.5");
  }
  power_lut_template (passive_output_power_template_5x5) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.015, 0.05, 0.15, 0.3, 0.6");
  }
  power_lut_template (passive_power_template_5x5) {
    variable_1 : input_transition_time;
    index_1 ("0.25, 0.5, 0.75, 1.25, 1.5");
  }
  power_lut_template (power_template_5x5) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.25, 0.5, 0.75, 1.25, 1.5");
    index_2 ("0.015, 0.05, 0.15, 0.3, 0.6");
  }
  lu_table_template (receiver_cap_power_template_5x5) {
    variable_1 : input_net_transition;
    index_1 ("0.25, 0.5, 0.75, 1.25, 1.5");
  }
  altos_power_supply () {
    default_power_rail : "VDD_GND";
    power_rail ("VDD_GND", 0.3);
  }
  altos_operating_conditions (PVT_0P3V_25C) {
    process : 1;
    temperature : 25;
    voltage : 0.3;
    power_rail ("VDD_GND", 0.3);
  }
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 50;
  default_output_pin_cap : 0;
}
