Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 18:37:06 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.097        0.000                      0                  702        0.144        0.000                      0                  702        4.500        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.097        0.000                      0                  702        0.144        0.000                      0                  702        4.500        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[28]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[29]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[30]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.785ns (33.708%)  route 3.510ns (66.292%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.998     6.268    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[31]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[28]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[29]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[30]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.131ns (42.023%)  route 2.940ns (57.977%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y63         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]/Q
                         net (fo=2, routed)           0.823     2.252    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[3]
    SLICE_X18Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.376 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3/O
                         net (fo=1, routed)           0.000     2.376    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_i_3_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.926 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.926    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry_n_0
    SLICE_X18Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.040 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.040    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__0_n_0
    SLICE_X18Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.268 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_NS_fsm3_carry__1/CO[2]
                         net (fo=7, routed)           0.489     3.756    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/CO[0]
    SLICE_X20Y66         LUT5 (Prop_lut5_I0_O)        0.305     4.061 f  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_2/O
                         net (fo=36, routed)          0.784     4.845    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp0_iter0_reg
    SLICE_X20Y65         LUT3 (Prop_lut3_I2_O)        0.354     5.199 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_2_reg_196[0]_i_1/O
                         net (fo=32, routed)          0.845     6.044    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X19Y70         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y70         FDRE (Setup_fdre_C_R)       -0.633    10.256    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_2_reg_196_reg[31]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.785ns (34.613%)  route 3.372ns (65.387%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.859     6.130    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[24]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.785ns (34.613%)  route 3.372ns (65.387%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y53         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[3]/Q
                         net (fo=3, routed)           1.240     2.669    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[3]
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.124     2.793 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.793    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i__carry_i_3_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.343 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.343    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.457 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.457    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__0_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.685 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm3_inferred__0/i__carry__1/CO[2]
                         net (fo=5, routed)           1.273     4.958    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170_reg[0][0]
    SLICE_X17Y60         LUT6 (Prop_lut6_I4_O)        0.313     5.271 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O
                         net (fo=32, routed)          0.859     6.130    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X12Y62         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[25]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/tmp_data_V_reg_269_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X18Y64         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/tmp_data_V_reg_269_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/tmp_data_V_reg_269_reg[1]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][7]_0[1]
    SLICE_X16Y64         FDRE                                         r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/ap_clk
    SLICE_X16Y64         FDRE                                         r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y64         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X16Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[5]/Q
                         net (fo=1, routed)           0.049     0.623    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/odata_int_reg[7][5]
    SLICE_X17Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.668 r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/odata_int[5]_i_1/O
                         net (fo=1, routed)           0.000     0.668    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/D[5]
    SLICE_X17Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_clk
    SLICE_X17Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y63         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y64         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[1]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/odata_int_reg[7][1]
    SLICE_X15Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.682 r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/D[1]
    SLICE_X15Y64         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_clk
    SLICE_X15Y64         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[3]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/odata_int_reg[7][3]
    SLICE_X15Y63         LUT6 (Prop_lut6_I0_O)        0.045     0.682 r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/odata_int[3]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/D[3]
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_clk
    SLICE_X15Y63         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X21Y56         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[11]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185[11]
    SLICE_X20Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.727 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.727    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_fu_220_p2[11]
    SLICE_X20Y56         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X20Y56         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y55         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[11]/Q
                         net (fo=3, routed)           0.066     0.617    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159[11]
    SLICE_X16Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.727 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.727    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_fu_214_p2[11]
    SLICE_X16Y55         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X16Y55         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X16Y57         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278_reg[20]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/i_V_reg_278[20]
    SLICE_X17Y56         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk
    SLICE_X17Y56         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y56         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_reg_159_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X21Y64         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg[2]/Q
                         net (fo=1, routed)           0.140     0.691    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg_reg_n_0_[2]
    SLICE_X20Y64         LUT3 (Prop_lut3_I0_O)        0.046     0.737 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/odata_int[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.737    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/D[2]
    SLICE_X20Y64         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_clk
    SLICE_X20Y64         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y64         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/ap_clk
    SLICE_X18Y63         FDRE                                         r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][5]/Q
                         net (fo=3, routed)           0.126     0.677    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg_n_0_[0][5]
    SLICE_X18Y63         FDRE                                         r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/ap_clk
    SLICE_X18Y63         FDRE                                         r  bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/img_1_data_stream_0_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X20Y61         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[31]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255[31]
    SLICE_X21Y60         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_clk
    SLICE_X21Y60         FDRE                                         r  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/t_V_reg_185_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X18Y58  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y62  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y65  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_enable_reg_pp0_iter0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_enable_reg_pp0_iter1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y54  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y56  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y56  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y56  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X18Y58  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y62  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y65  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_enable_reg_pp0_iter0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y54  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y56  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y56  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y56  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/i_V_reg_255_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X18Y58  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X18Y58  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y62  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y62  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y66  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y65  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_enable_reg_pp0_iter0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y65  bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_enable_reg_pp0_iter0_reg/C



