Analysis & Synthesis report for LED_HEX_FPGA
Tue Feb 25 23:10:39 2020
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state
 10. State Machine - |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state
 11. State Machine - |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 19. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 20. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 21. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 22. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 23. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 24. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 25. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 27. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 28. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 29. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 31. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 34. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0
 39. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 40. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 41. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 42. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 43. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 44. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 45. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 46. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 71. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 72. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 73. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 74. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 75. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 76. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 77. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 78. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 79. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 80. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 81. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 82. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 83. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 84. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 85. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 86. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 87. Parameter Settings for User Entity Instance: soc_system:u0|SEG7_IF:seg7_if_0
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
120. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
177. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
178. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
179. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
180. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
181. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
182. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
183. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
184. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
185. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
186. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
187. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
188. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
189. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
190. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
191. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
192. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
193. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
194. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min"
195. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size"
196. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
197. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
198. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo"
199. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo"
200. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent"
201. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo"
202. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
203. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
204. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo"
205. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo"
206. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent"
207. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
208. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
209. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator"
210. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
211. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator"
212. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
213. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
214. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
215. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
216. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
217. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
218. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
219. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
220. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
221. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
222. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
223. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
224. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
225. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
226. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
227. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
228. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
229. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
230. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
231. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
232. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
233. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
234. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
235. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
236. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
237. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
238. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
239. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
240. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
241. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
242. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
243. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
244. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
245. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
246. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
247. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
248. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
249. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0"
250. Port Connectivity Checks: "soc_system:u0"
251. Post-Synthesis Netlist Statistics for Top Partition
252. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
253. Elapsed Time Per Partition
254. Analysis & Synthesis Messages
255. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 25 23:10:39 2020       ;
; Quartus II 64-Bit Version       ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                   ; LED_HEX_FPGA                                ;
; Top-level Entity Name           ; LED_HEX_FPGA                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 774                                         ;
; Total pins                      ; 167                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; LED_HEX_FPGA       ; LED_HEX_FPGA       ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library    ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+
; soc_system/synthesis/soc_system.vhd                                                  ; yes             ; User VHDL File               ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/soc_system.vhd                                                  ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_reset_controller.v                            ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_reset_synchronizer.v                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                       ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv              ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv            ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv              ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv            ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv            ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                  ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                   ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv           ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv               ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv               ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                         ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_switch_pio.v                              ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_switch_pio.v                              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                 ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_led_pio.v                                 ; soc_system ;
; soc_system/synthesis/submodules/SEG7_IF.v                                            ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/SEG7_IF.v                                            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                   ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0.v                                   ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                            ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                            ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram.v                                          ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_pll.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; soc_system ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0.sv                                      ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File        ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/student2/ypzou/coe838/lab3/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                  ; soc_system ;
; LED_HEX_FPGA.vhd                                                                     ; yes             ; User VHDL File               ; /home/student2/ypzou/coe838/lab3/LED_HEX_FPGA.vhd                                                                     ;            ;
; altddio_out.tdf                                                                      ; yes             ; Megafunction                 ; /usr/local/Quartus14.0/quartus/libraries/megafunctions/altddio_out.tdf                                                ;            ;
; aglobal140.inc                                                                       ; yes             ; Megafunction                 ; /usr/local/Quartus14.0/quartus/libraries/megafunctions/aglobal140.inc                                                 ;            ;
; stratix_ddio.inc                                                                     ; yes             ; Megafunction                 ; /usr/local/Quartus14.0/quartus/libraries/megafunctions/stratix_ddio.inc                                               ;            ;
; cyclone_ddio.inc                                                                     ; yes             ; Megafunction                 ; /usr/local/Quartus14.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                               ;            ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                 ; /usr/local/Quartus14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;            ;
; stratix_lcell.inc                                                                    ; yes             ; Megafunction                 ; /usr/local/Quartus14.0/quartus/libraries/megafunctions/stratix_lcell.inc                                              ;            ;
; db/ddio_out_uqe.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/student2/ypzou/coe838/lab3/db/ddio_out_uqe.tdf                                                                  ;            ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 456            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 747            ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 127            ;
;     -- 5 input functions                    ; 102            ;
;     -- 4 input functions                    ; 240            ;
;     -- <=3 input functions                  ; 268            ;
;                                             ;                ;
; Dedicated logic registers                   ; 588            ;
;                                             ;                ;
; I/O pins                                    ; 167            ;
; I/O registers                               ; 186            ;
; Total DSP Blocks                            ; 0              ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 555            ;
; Total fan-out                               ; 7032           ;
; Average fan-out                             ; 2.99           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LED_HEX_FPGA                                                                                       ; 747 (0)           ; 588 (0)      ; 0                 ; 0          ; 167  ; 0            ; |LED_HEX_FPGA                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |soc_system:u0|                                                                                  ; 747 (0)           ; 588 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;       |SEG7_IF:seg7_if_0|                                                                           ; 32 (32)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                  ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                      ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                      ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                           ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                 ; 1 (1)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                   ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                           ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                          ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                           ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                     ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                           ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                 ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                          ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                         ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                     ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                    ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                              ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                           ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                      ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated          ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                           ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                            ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator             ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                    ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                       ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                        ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                    ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                         ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|         ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                         ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|         ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                         ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|         ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                         ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                               ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|         ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                   ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                     ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_led_pio:led_pio|                                                                  ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                              ; 693 (0)           ; 470 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|                                        ; 15 (15)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                          ; 26 (26)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|                            ; 12 (12)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|                              ; 28 (28)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|                                     ; 14 (14)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|                                       ; 24 (24)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                ; 88 (49)           ; 13 (6)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                 ; 39 (39)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_burst_adapter:led_pio_s1_burst_adapter|                                     ; 65 (0)            ; 67 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|  ; 65 (0)            ; 67 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                      ; soc_system   ;
;                |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1| ; 65 (64)           ; 67 (67)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                   ; soc_system   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size             ; soc_system   ;
;          |altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|                         ; 72 (0)            ; 69 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|  ; 72 (0)            ; 69 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                          ; soc_system   ;
;                |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1| ; 72 (71)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                       ; soc_system   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size ; soc_system   ;
;          |altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|                                  ; 54 (0)            ; 51 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|  ; 54 (0)            ; 51 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1| ; 54 (52)           ; 51 (51)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                ; soc_system   ;
;                   |altera_merlin_address_alignment:align_address_to_size|                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size          ; soc_system   ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                               ; 25 (10)           ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 15 (15)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|                                   ; 22 (6)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 16 (16)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:switch_pio_s1_agent|                                            ; 19 (2)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 17 (17)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                     ; 5 (5)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator|                         ; 1 (1)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:switch_pio_s1_translator|                                  ; 2 (2)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                         ; 9 (9)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                         ; 10 (10)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                         ; 44 (38)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                          ; 6 (6)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                         ; 19 (19)           ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                             ; 48 (42)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                          ; 6 (6)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router_001|                                           ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                         ; 53 (53)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                             ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                   ; soc_system   ;
;       |soc_system_switch_pio:switch_pio|                                                            ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LED_HEX_FPGA|soc_system:u0|soc_system_switch_pio:switch_pio                                                                                                                                                                                                                                                                                                              ; soc_system   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                      ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                             ; IP Include File                            ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; N/A    ; Qsys                           ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0                                                                                                                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_hps                     ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0                                                                                          ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_hps_io                  ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                           ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_pio              ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_led_pio:led_pio                                                                                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_mm_interconnect         ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                  ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent        ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo                ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                  ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router           ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                       ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router           ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                   ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router           ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002               ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router           ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003               ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_router           ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004               ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                     ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_multiplexer      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                 ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent           ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo    ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_agent      ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                    ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo             ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo               ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter          ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_merlin_slave_translator ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator          ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_reset_controller        ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|altera_reset_controller:rst_controller                                                                          ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_reset_controller        ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|altera_reset_controller:rst_controller_001                                                                      ; soc_system/synthesis/../../soc_system.qsys ;
; Altera ; altera_avalon_pio              ; 14.0    ; N/A          ; N/A          ; |LED_HEX_FPGA|soc_system:u0|soc_system_switch_pio:switch_pio                                                                                ; soc_system/synthesis/../../soc_system.qsys ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58,86,87]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58,86,87]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58,86,87]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[10..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0,1,3..6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0,1,3..6]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0,1,3..6]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[59]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[57]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0..3]                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[1]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[0]                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[57]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[1]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[0]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[57]              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[1]           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[0]           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[3]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[2]                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[4]              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[3]              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[2]              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[3]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[2]                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0]            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[0]            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1]          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[0]               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1]             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0]   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[0]   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5..20]  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[5,6] ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4..20]              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[4..6]            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4..20]           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[4..6]         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7..20]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6]          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6..20]      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5]          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6]                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6..20]                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5]                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[4]                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6]                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6..20]               ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5]                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[4]                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][114]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 476                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[20]             ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[19],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[18],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[17],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[16],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[15],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[14],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10],               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[6],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[5],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[4],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[20],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[17],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10],                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[4],                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[20]          ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[19],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[18],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[17],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[16],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[15],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[14],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10],            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4],             ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[6],          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[5],          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[4],          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[20],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[17],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10],                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[4]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[5]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0]                                                                                                                                                                                                        ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[59],                     ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[1],          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5],                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[4]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg             ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_uncompressed_read_reg          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58]                   ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][114],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                       ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[10]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[86]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[87]                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[31]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[30]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[29]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[28]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[27]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[26]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[25]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[24]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[23]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1]                                                                                                                                                                                                        ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[21]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[20]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[19]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[18]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[17]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[16]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[15]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[15]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[14]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[14]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[13]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[12]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[12]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[11]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[11]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[87]                   ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[6]               ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[6]                  ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_switch_pio:switch_pio|readdata[22]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                            ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[86]                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[87]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                            ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 588   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 493   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 391   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|waitrequest_reset_override                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                              ; 39      ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; 481     ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; 1       ;
; Total number of inverted registers = 10                                                                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|read_data[4]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|reg_file[5]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|reg_file[14]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|reg_file[18]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|reg_file[28]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|reg_file[35]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|SEG7_IF:seg7_if_0|reg_file[46]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[2]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[6]             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector8                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LED_HEX_FPGA|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector1                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 14.0                  ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                       ;
; IP_TOOL_VERSION                       ; 14.0                             ; -    ; -                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 14.0              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 14.0              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                           ;
; S2F_Width      ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                        ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                        ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                  ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                  ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|SEG7_IF:seg7_if_0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; SEG7_NUM       ; 6     ; Signed Integer                                      ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                      ;
; DEFAULT_ACTIVE ; 1     ; Signed Integer                                      ;
; LOW_ACTIVE     ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                  ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                  ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                  ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                  ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                  ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                  ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                          ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                     ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:switch_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                 ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                 ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                 ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                 ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                     ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                     ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                     ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                     ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                     ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                           ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                              ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                      ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; h2f_AWID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_AWVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WSTRB   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_WVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_BREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_ARVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_RREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_AWREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                  ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; hps_0_h2f_reset_reset_n          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seg7_if_0_conduit_end_export[47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg7_if_0_conduit_end_export[39] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg7_if_0_conduit_end_export[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg7_if_0_conduit_end_export[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg7_if_0_conduit_end_export[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg7_if_0_conduit_end_export[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 552   ;
;     CLR                                              ; 158   ;
;     ENA                                              ; 56    ;
;     ENA CLR                                          ; 334   ;
;     ENA CLR SLD                                      ; 1     ;
;     plain                                            ; 3     ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_lcell_comb                                    ; 788   ;
;     arith                                            ; 36    ;
;         1 data inputs                                ; 10    ;
;         2 data inputs                                ; 13    ;
;         4 data inputs                                ; 12    ;
;         5 data inputs                                ; 1     ;
;     extend                                           ; 10    ;
;         7 data inputs                                ; 10    ;
;     normal                                           ; 742   ;
;         1 data inputs                                ; 52    ;
;         2 data inputs                                ; 78    ;
;         3 data inputs                                ; 156   ;
;         4 data inputs                                ; 228   ;
;         5 data inputs                                ; 101   ;
;         6 data inputs                                ; 127   ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 167   ;
;                                                      ;       ;
; Max LUT depth                                        ; 7.00  ;
; Average LUT depth                                    ; 2.54  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_out                    ; 248                                              ;
; arriav_delay_chain                 ; 120                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 60                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 104                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:09     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:04     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Full Version
    Info: Processing started: Tue Feb 25 23:10:07 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED_HEX_FPGA -c LED_HEX_FPGA
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd
    Info (12022): Found design unit 1: soc_system-rtl
    Info (12023): Found entity 1: soc_system
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 6 design units, including 6 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new
    Info (12023): Found entity 4: top_wrap_and_default_conveters
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters
    Info (12023): Found entity 6: top_incr_and_default_conveters
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v
    Info (12023): Found entity 1: soc_system_switch_pio
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v
    Info (12023): Found entity 1: soc_system_led_pio
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/SEG7_IF.v
    Info (12023): Found entity 1: SEG7_IF
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces
Info (12021): Found 2 design units, including 1 entities, in source file LED_HEX_FPGA.vhd
    Info (12022): Found design unit 1: LED_HEX_FPGA-Behaviour
    Info (12023): Found entity 1: LED_HEX_FPGA
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "LED_HEX_FPGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hex5_tmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hex4_tmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hex3_tmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hex2_tmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hex1_tmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hex0_tmp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_HEX_FPGA.vhd(98): object "hps_0_h2f_reset_reset_n" assigned a value but never read
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0"
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0"
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "SEG7_IF" for hierarchy "soc_system:u0|SEG7_IF:seg7_if_0"
Info (12128): Elaborating entity "soc_system_led_pio" for hierarchy "soc_system:u0|soc_system_led_pio:led_pio"
Info (12128): Elaborating entity "soc_system_switch_pio" for hierarchy "soc_system:u0|soc_system_switch_pio:switch_pio"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg7_if_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_if_0_avalon_slave_agent_rdata_fifo"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg7_if_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_SD_DATA[0]~synth"
    Warning (13010): Node "HPS_SD_DATA[1]~synth"
    Warning (13010): Node "HPS_SD_DATA[2]~synth"
    Warning (13010): Node "HPS_SD_DATA[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth"
    Warning (13010): Node "HPS_ENET_MDIO~synth"
    Warning (13010): Node "HPS_USB_DATA[0]~synth"
    Warning (13010): Node "HPS_USB_DATA[1]~synth"
    Warning (13010): Node "HPS_USB_DATA[2]~synth"
    Warning (13010): Node "HPS_USB_DATA[3]~synth"
    Warning (13010): Node "HPS_USB_DATA[4]~synth"
    Warning (13010): Node "HPS_USB_DATA[5]~synth"
    Warning (13010): Node "HPS_USB_DATA[6]~synth"
    Warning (13010): Node "HPS_USB_DATA[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth"
    Warning (13010): Node "HPS_SD_CMD~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 131 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/student2/ypzou/coe838/lab3/output_files/LED_HEX_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1935 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 92 output pins
    Info (21060): Implemented 54 bidirectional pins
    Info (21061): Implemented 1136 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 1142 megabytes
    Info: Processing ended: Tue Feb 25 23:10:40 2020
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/student2/ypzou/coe838/lab3/output_files/LED_HEX_FPGA.map.smsg.


