{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548025113394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548025113394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 20 19:58:32 2019 " "Processing started: Sun Jan 20 19:58:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548025113394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548025113394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nano -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nano -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548025113409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1548025118305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclk.v 1 1 " "Found 1 design units, including 1 entities, in source file divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divClk " "Found entity 1: divClk" {  } { { "divClk.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/divClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.v(4) " "Verilog HDL information at debounce.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "debounce.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/debounce.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1548025126397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file topplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 topPlaca " "Found entity 1: topPlaca" {  } { { "topPlaca.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/topPlaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 2 2 " "Found 2 design units, including 2 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x3 " "Found entity 1: mux2x3" {  } { { "muxes.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126487 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x8 " "Found entity 2: mux2x8" {  } { { "muxes.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/muxes.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl.v(52) " "Verilog HDL information at ctrl.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1548025126497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025126574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025126574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1548025128719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "processador.v" "rom" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025129815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025132982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025133003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instBranch.mif " "Parameter \"init_file\" = \"instBranch.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133019 ""}  } { { "rom.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1548025133019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hi71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hi71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hi71 " "Found entity 1: altsyncram_hi71" {  } { { "db/altsyncram_hi71.tdf" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/db/altsyncram_hi71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548025133487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548025133487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hi71 rom:rom\|altsyncram:altsyncram_component\|altsyncram_hi71:auto_generated " "Elaborating entity \"altsyncram_hi71\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_hi71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x3 mux2x3:muxAddRegWr " "Elaborating entity \"mux2x3\" for hierarchy \"mux2x3:muxAddRegWr\"" {  } { { "processador.v" "muxAddRegWr" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8 mux2x8:muxSelDSV " "Elaborating entity \"mux2x8\" for hierarchy \"mux2x8:muxSelDSV\"" {  } { { "processador.v" "muxSelDSV" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl\"" {  } { { "processador.v" "ctrl" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025133682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "processador.v" "ula" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025134432 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultado ula.v(17) " "Verilog HDL Always Construct warning at ula.v(17): variable \"resultado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1548025134517 "|processador|ula:ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ula.v(7) " "Verilog HDL Always Construct warning at ula.v(7): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1548025134517 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ula.v(7) " "Inferred latch for \"resultado\[0\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134518 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ula.v(7) " "Inferred latch for \"resultado\[1\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134518 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ula.v(7) " "Inferred latch for \"resultado\[2\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134518 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ula.v(7) " "Inferred latch for \"resultado\[3\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134518 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ula.v(7) " "Inferred latch for \"resultado\[4\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134518 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ula.v(7) " "Inferred latch for \"resultado\[5\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134519 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ula.v(7) " "Inferred latch for \"resultado\[6\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134519 "|processador|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ula.v(7) " "Inferred latch for \"resultado\[7\]\" at ula.v(7)" {  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1548025134519 "|processador|ula:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "processador.v" "bancoRegistradores" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025134546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:regPC " "Elaborating entity \"registrador\" for hierarchy \"registrador:regPC\"" {  } { { "processador.v" "regPC" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548025134568 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1548025140648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[0\] " "Latch ula:ula\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141561 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[1\] " "Latch ula:ula\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141562 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[2\] " "Latch ula:ula\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141562 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[3\] " "Latch ula:ula\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141562 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[4\] " "Latch ula:ula\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141562 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[5\] " "Latch ula:ula\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141563 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[6\] " "Latch ula:ula\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141563 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula\|resultado\[7\] " "Latch ula:ula\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:ctrl\|CmdULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl:ctrl\|CmdULA\[1\]" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1548025141563 ""}  } { { "ula.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ula.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1548025141563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ctrl.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/ctrl.v" 65 -1 0 } } { "bancoRegistradores.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/bancoRegistradores.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1548025141571 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1548025141572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[2\] GND " "Pin \"estado\[2\]\" is stuck at GND" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1548025141852 "|processador|estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1548025141852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1548025146760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1548025173407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025173407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[0\] " "No output dependent on input pin \"pINPUT\[0\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[1\] " "No output dependent on input pin \"pINPUT\[1\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[2\] " "No output dependent on input pin \"pINPUT\[2\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[3\] " "No output dependent on input pin \"pINPUT\[3\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[4\] " "No output dependent on input pin \"pINPUT\[4\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[5\] " "No output dependent on input pin \"pINPUT\[5\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[6\] " "No output dependent on input pin \"pINPUT\[6\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pINPUT\[7\] " "No output dependent on input pin \"pINPUT\[7\]\"" {  } { { "processador.v" "" { Text "C:/Users/Pipi/Documents/Circuitos digitais/projetoNano/Projeto Nano/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548025178329 "|processador|pINPUT[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1548025178329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1548025178339 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1548025178339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1548025178339 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1548025178339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1548025178339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548025178485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 20 19:59:38 2019 " "Processing ended: Sun Jan 20 19:59:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548025178485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548025178485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548025178485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548025178485 ""}
