lib_name: adc_sar_templates
cell_name: capdrv_nsw_array_tb_tran
pins: [  ]
instances:
  XDUT0:
    lib_name: adc_sar_templates
    cell_name: capdrv_nsw_array
    instpins:
      VREF<2:0>:
        direction: inputOutput
        net_name: "VREF<2:0>"
        num_bits: 3
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VO:
        direction: inputOutput
        net_name: "VO"
        num_bits: 1
      EN<2:0>:
        direction: input
        net_name: "EN<2:0>"
        num_bits: 3
  I5:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I8:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I2:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I4:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I3:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I31:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V4:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VREF<1>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  VSS0:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V5:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VREF<0>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V3:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VREF<2>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "EN<0>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  Cload0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VO"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vpwl
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "EN<2>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V1:
    lib_name: analogLib
    cell_name: vpwl
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "EN<1>"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
