<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcbmc301_ds_addr_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcbmc301_ds_addr_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcbmc301_ds_addr_ctrl')">atcbmc301_ds_addr_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.08</td>
<td class="s10 cl rt"><a href="mod2684.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2684.html#Cond" > 87.50</a></td>
<td class="s6 cl rt"><a href="mod2684.html#Toggle" > 64.53</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2684.html#Branch" > 92.31</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2684.html#inst_tag_204864"  onclick="showContent('inst_tag_204864')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_ar_addr</a></td>
<td class="s7 cl rt"> 75.04</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204864_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2684.html#inst_tag_204864_Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod2684.html#inst_tag_204864_Toggle" > 40.54</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204864_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2684.html#inst_tag_204863"  onclick="showContent('inst_tag_204863')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_aw_addr</a></td>
<td class="s7 cl rt"> 75.29</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204863_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2684.html#inst_tag_204863_Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod2684.html#inst_tag_204863_Toggle" > 41.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204863_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2684.html#inst_tag_204865"  onclick="showContent('inst_tag_204865')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_aw_addr</a></td>
<td class="s7 cl rt"> 79.60</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204865_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2684.html#inst_tag_204865_Cond" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2684.html#inst_tag_204865_Toggle" > 58.78</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204865_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2684.html#inst_tag_204866"  onclick="showContent('inst_tag_204866')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_ar_addr</a></td>
<td class="s8 cl rt"> 85.75</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204866_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204866_Cond" > 87.50</a></td>
<td class="s6 cl rt"><a href="mod2684.html#inst_tag_204866_Toggle" > 63.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2684.html#inst_tag_204866_Branch" > 92.31</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_204864'>
<hr>
<a name="inst_tag_204864"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_204864" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_ar_addr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.04</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204864_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2684.html#inst_tag_204864_Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod2684.html#inst_tag_204864_Toggle" > 40.54</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204864_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.04</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 40.54</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2573.html#inst_tag_191683" >ds1_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204863'>
<hr>
<a name="inst_tag_204863"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_204863" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_aw_addr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.29</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204863_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2684.html#inst_tag_204863_Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod2684.html#inst_tag_204863_Toggle" > 41.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204863_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.29</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 41.55</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2573.html#inst_tag_191683" >ds1_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204865'>
<hr>
<a name="inst_tag_204865"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_204865" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_aw_addr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.60</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204865_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2684.html#inst_tag_204865_Cond" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod2684.html#inst_tag_204865_Toggle" > 58.78</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204865_Branch" > 84.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.60</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 58.78</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2573.html#inst_tag_191684" >ds2_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_204866'>
<hr>
<a name="inst_tag_204866"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_204866" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_ar_addr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.75</td>
<td class="s10 cl rt"><a href="mod2684.html#inst_tag_204866_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2684.html#inst_tag_204866_Cond" > 87.50</a></td>
<td class="s6 cl rt"><a href="mod2684.html#inst_tag_204866_Toggle" > 63.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2684.html#inst_tag_204866_Branch" > 92.31</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 63.18</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2573.html#inst_tag_191684" >ds2_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcbmc301_ds_addr_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2684.html" >atcbmc301_ds_addr_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>186</td><td>186</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2011</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2020</td><td>160</td><td>160</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2191</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2200</td><td>20</td><td>20</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2010                    always @(posedge aclk or negedge aresetn) begin
2011       1/1              if (!aresetn) begin
2012       1/1                  s14 &lt;= 1'b0;
2013                        end
2014                        else begin
2015       1/1                  s14 &lt;= mst0_connect &amp; ~((arb_mid == 4'd0) &amp; slv_aready) &amp; ((~s13 &amp; mst0_avalid &amp; reg_priority_reload[0]) | s14);
2016                        end
2017                    end
2018                    
2019                    always @* begin
2020       1/1              s2[0] = mst0_addr &amp; {ADDR_WIDTH{mst0_connect}};
2021       1/1              s3[0] = mst0_len &amp; {8{mst0_connect}};
2022       1/1              s4[0] = mst0_size &amp; {3{mst0_connect}};
2023       1/1              s5[0] = mst0_burst &amp; {2{mst0_connect}};
2024       1/1              s7[0] = mst0_cache &amp; {4{mst0_connect}};
2025       1/1              s8[0] = mst0_prot &amp; {3{mst0_connect}};
2026       1/1              s9[0] = mst0_aid &amp; {ID_WIDTH{mst0_connect}};
2027       1/1              s6[0] = mst0_lock &amp; mst0_connect;
2028       1/1              s10[0] = mst0_avalid &amp; mst0_connect;
2029       1/1              s11[0] = s14;
2030       1/1              s2[1] = {ADDR_WIDTH{1'b0}};
2031       1/1              s3[1] = {8{1'b0}};
2032       1/1              s4[1] = {3{1'b0}};
2033       1/1              s5[1] = {2{1'b0}};
2034       1/1              s7[1] = {4{1'b0}};
2035       1/1              s8[1] = {3{1'b0}};
2036       1/1              s9[1] = {ID_WIDTH{1'b0}};
2037       1/1              s6[1] = {1{1'b0}};
2038       1/1              s10[1] = 1'b0;
2039       1/1              s11[1] = 1'b0;
2040       1/1              s2[2] = {ADDR_WIDTH{1'b0}};
2041       1/1              s3[2] = {8{1'b0}};
2042       1/1              s4[2] = {3{1'b0}};
2043       1/1              s5[2] = {2{1'b0}};
2044       1/1              s7[2] = {4{1'b0}};
2045       1/1              s8[2] = {3{1'b0}};
2046       1/1              s9[2] = {ID_WIDTH{1'b0}};
2047       1/1              s6[2] = {1{1'b0}};
2048       1/1              s10[2] = 1'b0;
2049       1/1              s11[2] = 1'b0;
2050       1/1              s2[3] = {ADDR_WIDTH{1'b0}};
2051       1/1              s3[3] = {8{1'b0}};
2052       1/1              s4[3] = {3{1'b0}};
2053       1/1              s5[3] = {2{1'b0}};
2054       1/1              s7[3] = {4{1'b0}};
2055       1/1              s8[3] = {3{1'b0}};
2056       1/1              s9[3] = {ID_WIDTH{1'b0}};
2057       1/1              s6[3] = {1{1'b0}};
2058       1/1              s10[3] = 1'b0;
2059       1/1              s11[3] = 1'b0;
2060       1/1              s2[4] = {ADDR_WIDTH{1'b0}};
2061       1/1              s3[4] = {8{1'b0}};
2062       1/1              s4[4] = {3{1'b0}};
2063       1/1              s5[4] = {2{1'b0}};
2064       1/1              s7[4] = {4{1'b0}};
2065       1/1              s8[4] = {3{1'b0}};
2066       1/1              s9[4] = {ID_WIDTH{1'b0}};
2067       1/1              s6[4] = {1{1'b0}};
2068       1/1              s10[4] = 1'b0;
2069       1/1              s11[4] = 1'b0;
2070       1/1              s2[5] = {ADDR_WIDTH{1'b0}};
2071       1/1              s3[5] = {8{1'b0}};
2072       1/1              s4[5] = {3{1'b0}};
2073       1/1              s5[5] = {2{1'b0}};
2074       1/1              s7[5] = {4{1'b0}};
2075       1/1              s8[5] = {3{1'b0}};
2076       1/1              s9[5] = {ID_WIDTH{1'b0}};
2077       1/1              s6[5] = {1{1'b0}};
2078       1/1              s10[5] = 1'b0;
2079       1/1              s11[5] = 1'b0;
2080       1/1              s2[6] = {ADDR_WIDTH{1'b0}};
2081       1/1              s3[6] = {8{1'b0}};
2082       1/1              s4[6] = {3{1'b0}};
2083       1/1              s5[6] = {2{1'b0}};
2084       1/1              s7[6] = {4{1'b0}};
2085       1/1              s8[6] = {3{1'b0}};
2086       1/1              s9[6] = {ID_WIDTH{1'b0}};
2087       1/1              s6[6] = {1{1'b0}};
2088       1/1              s10[6] = 1'b0;
2089       1/1              s11[6] = 1'b0;
2090       1/1              s2[7] = {ADDR_WIDTH{1'b0}};
2091       1/1              s3[7] = {8{1'b0}};
2092       1/1              s4[7] = {3{1'b0}};
2093       1/1              s5[7] = {2{1'b0}};
2094       1/1              s7[7] = {4{1'b0}};
2095       1/1              s8[7] = {3{1'b0}};
2096       1/1              s9[7] = {ID_WIDTH{1'b0}};
2097       1/1              s6[7] = {1{1'b0}};
2098       1/1              s10[7] = 1'b0;
2099       1/1              s11[7] = 1'b0;
2100       1/1              s2[8] = {ADDR_WIDTH{1'b0}};
2101       1/1              s3[8] = {8{1'b0}};
2102       1/1              s4[8] = {3{1'b0}};
2103       1/1              s5[8] = {2{1'b0}};
2104       1/1              s7[8] = {4{1'b0}};
2105       1/1              s8[8] = {3{1'b0}};
2106       1/1              s9[8] = {ID_WIDTH{1'b0}};
2107       1/1              s6[8] = {1{1'b0}};
2108       1/1              s10[8] = 1'b0;
2109       1/1              s11[8] = 1'b0;
2110       1/1              s2[9] = {ADDR_WIDTH{1'b0}};
2111       1/1              s3[9] = {8{1'b0}};
2112       1/1              s4[9] = {3{1'b0}};
2113       1/1              s5[9] = {2{1'b0}};
2114       1/1              s7[9] = {4{1'b0}};
2115       1/1              s8[9] = {3{1'b0}};
2116       1/1              s9[9] = {ID_WIDTH{1'b0}};
2117       1/1              s6[9] = {1{1'b0}};
2118       1/1              s10[9] = 1'b0;
2119       1/1              s11[9] = 1'b0;
2120       1/1              s2[10] = {ADDR_WIDTH{1'b0}};
2121       1/1              s3[10] = {8{1'b0}};
2122       1/1              s4[10] = {3{1'b0}};
2123       1/1              s5[10] = {2{1'b0}};
2124       1/1              s7[10] = {4{1'b0}};
2125       1/1              s8[10] = {3{1'b0}};
2126       1/1              s9[10] = {ID_WIDTH{1'b0}};
2127       1/1              s6[10] = {1{1'b0}};
2128       1/1              s10[10] = 1'b0;
2129       1/1              s11[10] = 1'b0;
2130       1/1              s2[11] = {ADDR_WIDTH{1'b0}};
2131       1/1              s3[11] = {8{1'b0}};
2132       1/1              s4[11] = {3{1'b0}};
2133       1/1              s5[11] = {2{1'b0}};
2134       1/1              s7[11] = {4{1'b0}};
2135       1/1              s8[11] = {3{1'b0}};
2136       1/1              s9[11] = {ID_WIDTH{1'b0}};
2137       1/1              s6[11] = {1{1'b0}};
2138       1/1              s10[11] = 1'b0;
2139       1/1              s11[11] = 1'b0;
2140       1/1              s2[12] = {ADDR_WIDTH{1'b0}};
2141       1/1              s3[12] = {8{1'b0}};
2142       1/1              s4[12] = {3{1'b0}};
2143       1/1              s5[12] = {2{1'b0}};
2144       1/1              s7[12] = {4{1'b0}};
2145       1/1              s8[12] = {3{1'b0}};
2146       1/1              s9[12] = {ID_WIDTH{1'b0}};
2147       1/1              s6[12] = {1{1'b0}};
2148       1/1              s10[12] = 1'b0;
2149       1/1              s11[12] = 1'b0;
2150       1/1              s2[13] = {ADDR_WIDTH{1'b0}};
2151       1/1              s3[13] = {8{1'b0}};
2152       1/1              s4[13] = {3{1'b0}};
2153       1/1              s5[13] = {2{1'b0}};
2154       1/1              s7[13] = {4{1'b0}};
2155       1/1              s8[13] = {3{1'b0}};
2156       1/1              s9[13] = {ID_WIDTH{1'b0}};
2157       1/1              s6[13] = {1{1'b0}};
2158       1/1              s10[13] = 1'b0;
2159       1/1              s11[13] = 1'b0;
2160       1/1              s2[14] = {ADDR_WIDTH{1'b0}};
2161       1/1              s3[14] = {8{1'b0}};
2162       1/1              s4[14] = {3{1'b0}};
2163       1/1              s5[14] = {2{1'b0}};
2164       1/1              s7[14] = {4{1'b0}};
2165       1/1              s8[14] = {3{1'b0}};
2166       1/1              s9[14] = {ID_WIDTH{1'b0}};
2167       1/1              s6[14] = {1{1'b0}};
2168       1/1              s10[14] = 1'b0;
2169       1/1              s11[14] = 1'b0;
2170       1/1              s2[15] = {ADDR_WIDTH{1'b0}};
2171       1/1              s3[15] = {8{1'b0}};
2172       1/1              s4[15] = {3{1'b0}};
2173       1/1              s5[15] = {2{1'b0}};
2174       1/1              s7[15] = {4{1'b0}};
2175       1/1              s8[15] = {3{1'b0}};
2176       1/1              s9[15] = {ID_WIDTH{1'b0}};
2177       1/1              s6[15] = {1{1'b0}};
2178       1/1              s10[15] = 1'b0;
2179       1/1              s11[15] = 1'b0;
2180                    end
2181                    
2182                    assign s12 = (reg_mst0_high_priority &amp; s10[0]) ? 16'b1 : s13 ? s11 : ((s10 &amp; reg_priority_reload) != 16'h0) ? (s10 &amp; reg_priority_reload) : s10;
2183                    assign arb_mid[3] = (~|s12[7:0]);
2184                    assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
2185                    assign arb_mid[1] = (arb_mid[3:2] == 2'h3 &amp; (~|s12[13:12])) | (arb_mid[3:2] == 2'h2 &amp; (~|s12[09:08])) | (arb_mid[3:2] == 2'h1 &amp; (~|s12[05:04])) | (arb_mid[3:2] == 2'h0 &amp; (~|s12[01:00]));
2186                    assign arb_mid[0] = (arb_mid[3:1] == 3'h7 &amp; ~s12[14]) | (arb_mid[3:1] == 3'h6 &amp; ~s12[12]) | (arb_mid[3:1] == 3'h5 &amp; ~s12[10]) | (arb_mid[3:1] == 3'h4 &amp; ~s12[08]) | (arb_mid[3:1] == 3'h3 &amp; ~s12[06]) | (arb_mid[3:1] == 3'h2 &amp; ~s12[04]) | (arb_mid[3:1] == 3'h1 &amp; ~s12[02]) | (arb_mid[3:1] == 3'h0 &amp; ~s12[00]);
2187                    assign aid = {s0,s1};
2188                    assign slv_aready = ~(avalid &amp; ~aready) &amp; outstanding_ready;
2189                    assign addr_outstanding_en = (slv_aready &amp; |s10);
2190                    always @(posedge aclk or negedge aresetn) begin
2191       1/1              if (!aresetn) begin
2192       1/1                  avalid &lt;= 1'b0;
2193                        end
2194                        else begin
2195       1/1                  avalid &lt;= (slv_aready &amp; |s10) | (avalid &amp; ~aready);
2196                        end
2197                    end
2198                    
2199                    always @(posedge aclk or negedge aresetn) begin
2200       1/1              if (!aresetn) begin
2201       1/1                  addr &lt;= {ADDR_WIDTH{1'b0}};
2202       1/1                  len &lt;= 8'h0;
2203       1/1                  size &lt;= 3'h0;
2204       1/1                  burst &lt;= 2'h0;
2205       1/1                  cache &lt;= 4'h0;
2206       1/1                  lock &lt;= 1'b0;
2207       1/1                  prot &lt;= 3'h0;
2208       1/1                  s0 &lt;= {ID_WIDTH{1'b0}};
2209       1/1                  s1 &lt;= 4'h0;
2210                        end
2211       1/1              else if (|s10 &amp; slv_aready) begin
2212       1/1                  addr &lt;= s2[arb_mid];
2213       1/1                  len &lt;= s3[arb_mid];
2214       1/1                  size &lt;= s4[arb_mid];
2215       1/1                  burst &lt;= s5[arb_mid];
2216       1/1                  cache &lt;= s7[arb_mid];
2217       1/1                  lock &lt;= s6[arb_mid];
2218       1/1                  prot &lt;= s8[arb_mid];
2219       1/1                  s0 &lt;= s9[arb_mid];
2220       1/1                  s1 &lt;= arb_mid;
2221                        end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2684.html" >atcbmc301_ds_addr_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 EXPRESSION (((reg_mst0_high_priority &amp; s10[0])) ? 16'b1 : (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2184
 EXPRESSION (arb_mid[3] ? ((~|s12[11:8])) : ((~|s12[3:0])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2684.html" >atcbmc301_ds_addr_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">296</td>
<td class="rt">191</td>
<td class="rt">64.53 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">103</td>
<td class="rt">69.59 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">88</td>
<td class="rt">59.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">191</td>
<td class="rt">64.53 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">103</td>
<td class="rt">69.59 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">88</td>
<td class="rt">59.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mst0_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mst0_high_priority</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_priority_reload[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2684.html" >atcbmc301_ds_addr_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">12</td>
<td class="rt">92.31 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">2182</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2184</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2191</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2182       assign s12 = (reg_mst0_high_priority & s10[0]) ? 16'b1 : s13 ? s11 : ((s10 & reg_priority_reload) != 16'h0) ? (s10 & reg_priority_reload) : s10;
                                                          <font color = "red">-1-</font>           <font color = "green">-2-</font>                                            <font color = "green">-3-</font>      
                                                          <font color = "red">==></font>           <font color = "green">==></font>                                            <font color = "green">==></font>      
                                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2184       assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2011           if (!aresetn) begin
               <font color = "green">-1-</font>  
2012               s14 <= 1'b0;
           <font color = "green">        ==></font>
2013           end
2014           else begin
2015               s14 <= mst0_connect & ~((arb_mid == 4'd0) & slv_aready) & ((~s13 & mst0_avalid & reg_priority_reload[0]) | s14);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2191           if (!aresetn) begin
               <font color = "green">-1-</font>  
2192               avalid <= 1'b0;
           <font color = "green">        ==></font>
2193           end
2194           else begin
2195               avalid <= (slv_aready & |s10) | (avalid & ~aready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2200           if (!aresetn) begin
               <font color = "green">-1-</font>  
2201               addr <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2202               len <= 8'h0;
2203               size <= 3'h0;
2204               burst <= 2'h0;
2205               cache <= 4'h0;
2206               lock <= 1'b0;
2207               prot <= 3'h0;
2208               s0 <= {ID_WIDTH{1'b0}};
2209               s1 <= 4'h0;
2210           end
2211           else if (|s10 & slv_aready) begin
                    <font color = "green">-2-</font>  
2212               addr <= s2[arb_mid];
           <font color = "green">        ==></font>
2213               len <= s3[arb_mid];
2214               size <= s4[arb_mid];
2215               burst <= s5[arb_mid];
2216               cache <= s7[arb_mid];
2217               lock <= s6[arb_mid];
2218               prot <= s8[arb_mid];
2219               s0 <= s9[arb_mid];
2220               s1 <= arb_mid;
2221           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204864'>
<a name="inst_tag_204864_Line"></a>
<b>Line Coverage for Instance : <a href="mod2684.html#inst_tag_204864" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_ar_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>186</td><td>186</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2011</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2020</td><td>160</td><td>160</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2191</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2200</td><td>20</td><td>20</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2010                    always @(posedge aclk or negedge aresetn) begin
2011       1/1              if (!aresetn) begin
2012       1/1                  s14 &lt;= 1'b0;
2013                        end
2014                        else begin
2015       1/1                  s14 &lt;= mst0_connect &amp; ~((arb_mid == 4'd0) &amp; slv_aready) &amp; ((~s13 &amp; mst0_avalid &amp; reg_priority_reload[0]) | s14);
2016                        end
2017                    end
2018                    
2019                    always @* begin
2020       1/1              s2[0] = mst0_addr &amp; {ADDR_WIDTH{mst0_connect}};
2021       1/1              s3[0] = mst0_len &amp; {8{mst0_connect}};
2022       1/1              s4[0] = mst0_size &amp; {3{mst0_connect}};
2023       1/1              s5[0] = mst0_burst &amp; {2{mst0_connect}};
2024       1/1              s7[0] = mst0_cache &amp; {4{mst0_connect}};
2025       1/1              s8[0] = mst0_prot &amp; {3{mst0_connect}};
2026       1/1              s9[0] = mst0_aid &amp; {ID_WIDTH{mst0_connect}};
2027       1/1              s6[0] = mst0_lock &amp; mst0_connect;
2028       1/1              s10[0] = mst0_avalid &amp; mst0_connect;
2029       1/1              s11[0] = s14;
2030       1/1              s2[1] = {ADDR_WIDTH{1'b0}};
2031       1/1              s3[1] = {8{1'b0}};
2032       1/1              s4[1] = {3{1'b0}};
2033       1/1              s5[1] = {2{1'b0}};
2034       1/1              s7[1] = {4{1'b0}};
2035       1/1              s8[1] = {3{1'b0}};
2036       1/1              s9[1] = {ID_WIDTH{1'b0}};
2037       1/1              s6[1] = {1{1'b0}};
2038       1/1              s10[1] = 1'b0;
2039       1/1              s11[1] = 1'b0;
2040       1/1              s2[2] = {ADDR_WIDTH{1'b0}};
2041       1/1              s3[2] = {8{1'b0}};
2042       1/1              s4[2] = {3{1'b0}};
2043       1/1              s5[2] = {2{1'b0}};
2044       1/1              s7[2] = {4{1'b0}};
2045       1/1              s8[2] = {3{1'b0}};
2046       1/1              s9[2] = {ID_WIDTH{1'b0}};
2047       1/1              s6[2] = {1{1'b0}};
2048       1/1              s10[2] = 1'b0;
2049       1/1              s11[2] = 1'b0;
2050       1/1              s2[3] = {ADDR_WIDTH{1'b0}};
2051       1/1              s3[3] = {8{1'b0}};
2052       1/1              s4[3] = {3{1'b0}};
2053       1/1              s5[3] = {2{1'b0}};
2054       1/1              s7[3] = {4{1'b0}};
2055       1/1              s8[3] = {3{1'b0}};
2056       1/1              s9[3] = {ID_WIDTH{1'b0}};
2057       1/1              s6[3] = {1{1'b0}};
2058       1/1              s10[3] = 1'b0;
2059       1/1              s11[3] = 1'b0;
2060       1/1              s2[4] = {ADDR_WIDTH{1'b0}};
2061       1/1              s3[4] = {8{1'b0}};
2062       1/1              s4[4] = {3{1'b0}};
2063       1/1              s5[4] = {2{1'b0}};
2064       1/1              s7[4] = {4{1'b0}};
2065       1/1              s8[4] = {3{1'b0}};
2066       1/1              s9[4] = {ID_WIDTH{1'b0}};
2067       1/1              s6[4] = {1{1'b0}};
2068       1/1              s10[4] = 1'b0;
2069       1/1              s11[4] = 1'b0;
2070       1/1              s2[5] = {ADDR_WIDTH{1'b0}};
2071       1/1              s3[5] = {8{1'b0}};
2072       1/1              s4[5] = {3{1'b0}};
2073       1/1              s5[5] = {2{1'b0}};
2074       1/1              s7[5] = {4{1'b0}};
2075       1/1              s8[5] = {3{1'b0}};
2076       1/1              s9[5] = {ID_WIDTH{1'b0}};
2077       1/1              s6[5] = {1{1'b0}};
2078       1/1              s10[5] = 1'b0;
2079       1/1              s11[5] = 1'b0;
2080       1/1              s2[6] = {ADDR_WIDTH{1'b0}};
2081       1/1              s3[6] = {8{1'b0}};
2082       1/1              s4[6] = {3{1'b0}};
2083       1/1              s5[6] = {2{1'b0}};
2084       1/1              s7[6] = {4{1'b0}};
2085       1/1              s8[6] = {3{1'b0}};
2086       1/1              s9[6] = {ID_WIDTH{1'b0}};
2087       1/1              s6[6] = {1{1'b0}};
2088       1/1              s10[6] = 1'b0;
2089       1/1              s11[6] = 1'b0;
2090       1/1              s2[7] = {ADDR_WIDTH{1'b0}};
2091       1/1              s3[7] = {8{1'b0}};
2092       1/1              s4[7] = {3{1'b0}};
2093       1/1              s5[7] = {2{1'b0}};
2094       1/1              s7[7] = {4{1'b0}};
2095       1/1              s8[7] = {3{1'b0}};
2096       1/1              s9[7] = {ID_WIDTH{1'b0}};
2097       1/1              s6[7] = {1{1'b0}};
2098       1/1              s10[7] = 1'b0;
2099       1/1              s11[7] = 1'b0;
2100       1/1              s2[8] = {ADDR_WIDTH{1'b0}};
2101       1/1              s3[8] = {8{1'b0}};
2102       1/1              s4[8] = {3{1'b0}};
2103       1/1              s5[8] = {2{1'b0}};
2104       1/1              s7[8] = {4{1'b0}};
2105       1/1              s8[8] = {3{1'b0}};
2106       1/1              s9[8] = {ID_WIDTH{1'b0}};
2107       1/1              s6[8] = {1{1'b0}};
2108       1/1              s10[8] = 1'b0;
2109       1/1              s11[8] = 1'b0;
2110       1/1              s2[9] = {ADDR_WIDTH{1'b0}};
2111       1/1              s3[9] = {8{1'b0}};
2112       1/1              s4[9] = {3{1'b0}};
2113       1/1              s5[9] = {2{1'b0}};
2114       1/1              s7[9] = {4{1'b0}};
2115       1/1              s8[9] = {3{1'b0}};
2116       1/1              s9[9] = {ID_WIDTH{1'b0}};
2117       1/1              s6[9] = {1{1'b0}};
2118       1/1              s10[9] = 1'b0;
2119       1/1              s11[9] = 1'b0;
2120       1/1              s2[10] = {ADDR_WIDTH{1'b0}};
2121       1/1              s3[10] = {8{1'b0}};
2122       1/1              s4[10] = {3{1'b0}};
2123       1/1              s5[10] = {2{1'b0}};
2124       1/1              s7[10] = {4{1'b0}};
2125       1/1              s8[10] = {3{1'b0}};
2126       1/1              s9[10] = {ID_WIDTH{1'b0}};
2127       1/1              s6[10] = {1{1'b0}};
2128       1/1              s10[10] = 1'b0;
2129       1/1              s11[10] = 1'b0;
2130       1/1              s2[11] = {ADDR_WIDTH{1'b0}};
2131       1/1              s3[11] = {8{1'b0}};
2132       1/1              s4[11] = {3{1'b0}};
2133       1/1              s5[11] = {2{1'b0}};
2134       1/1              s7[11] = {4{1'b0}};
2135       1/1              s8[11] = {3{1'b0}};
2136       1/1              s9[11] = {ID_WIDTH{1'b0}};
2137       1/1              s6[11] = {1{1'b0}};
2138       1/1              s10[11] = 1'b0;
2139       1/1              s11[11] = 1'b0;
2140       1/1              s2[12] = {ADDR_WIDTH{1'b0}};
2141       1/1              s3[12] = {8{1'b0}};
2142       1/1              s4[12] = {3{1'b0}};
2143       1/1              s5[12] = {2{1'b0}};
2144       1/1              s7[12] = {4{1'b0}};
2145       1/1              s8[12] = {3{1'b0}};
2146       1/1              s9[12] = {ID_WIDTH{1'b0}};
2147       1/1              s6[12] = {1{1'b0}};
2148       1/1              s10[12] = 1'b0;
2149       1/1              s11[12] = 1'b0;
2150       1/1              s2[13] = {ADDR_WIDTH{1'b0}};
2151       1/1              s3[13] = {8{1'b0}};
2152       1/1              s4[13] = {3{1'b0}};
2153       1/1              s5[13] = {2{1'b0}};
2154       1/1              s7[13] = {4{1'b0}};
2155       1/1              s8[13] = {3{1'b0}};
2156       1/1              s9[13] = {ID_WIDTH{1'b0}};
2157       1/1              s6[13] = {1{1'b0}};
2158       1/1              s10[13] = 1'b0;
2159       1/1              s11[13] = 1'b0;
2160       1/1              s2[14] = {ADDR_WIDTH{1'b0}};
2161       1/1              s3[14] = {8{1'b0}};
2162       1/1              s4[14] = {3{1'b0}};
2163       1/1              s5[14] = {2{1'b0}};
2164       1/1              s7[14] = {4{1'b0}};
2165       1/1              s8[14] = {3{1'b0}};
2166       1/1              s9[14] = {ID_WIDTH{1'b0}};
2167       1/1              s6[14] = {1{1'b0}};
2168       1/1              s10[14] = 1'b0;
2169       1/1              s11[14] = 1'b0;
2170       1/1              s2[15] = {ADDR_WIDTH{1'b0}};
2171       1/1              s3[15] = {8{1'b0}};
2172       1/1              s4[15] = {3{1'b0}};
2173       1/1              s5[15] = {2{1'b0}};
2174       1/1              s7[15] = {4{1'b0}};
2175       1/1              s8[15] = {3{1'b0}};
2176       1/1              s9[15] = {ID_WIDTH{1'b0}};
2177       1/1              s6[15] = {1{1'b0}};
2178       1/1              s10[15] = 1'b0;
2179       1/1              s11[15] = 1'b0;
2180                    end
2181                    
2182                    assign s12 = (reg_mst0_high_priority &amp; s10[0]) ? 16'b1 : s13 ? s11 : ((s10 &amp; reg_priority_reload) != 16'h0) ? (s10 &amp; reg_priority_reload) : s10;
2183                    assign arb_mid[3] = (~|s12[7:0]);
2184                    assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
2185                    assign arb_mid[1] = (arb_mid[3:2] == 2'h3 &amp; (~|s12[13:12])) | (arb_mid[3:2] == 2'h2 &amp; (~|s12[09:08])) | (arb_mid[3:2] == 2'h1 &amp; (~|s12[05:04])) | (arb_mid[3:2] == 2'h0 &amp; (~|s12[01:00]));
2186                    assign arb_mid[0] = (arb_mid[3:1] == 3'h7 &amp; ~s12[14]) | (arb_mid[3:1] == 3'h6 &amp; ~s12[12]) | (arb_mid[3:1] == 3'h5 &amp; ~s12[10]) | (arb_mid[3:1] == 3'h4 &amp; ~s12[08]) | (arb_mid[3:1] == 3'h3 &amp; ~s12[06]) | (arb_mid[3:1] == 3'h2 &amp; ~s12[04]) | (arb_mid[3:1] == 3'h1 &amp; ~s12[02]) | (arb_mid[3:1] == 3'h0 &amp; ~s12[00]);
2187                    assign aid = {s0,s1};
2188                    assign slv_aready = ~(avalid &amp; ~aready) &amp; outstanding_ready;
2189                    assign addr_outstanding_en = (slv_aready &amp; |s10);
2190                    always @(posedge aclk or negedge aresetn) begin
2191       1/1              if (!aresetn) begin
2192       1/1                  avalid &lt;= 1'b0;
2193                        end
2194                        else begin
2195       1/1                  avalid &lt;= (slv_aready &amp; |s10) | (avalid &amp; ~aready);
2196                        end
2197                    end
2198                    
2199                    always @(posedge aclk or negedge aresetn) begin
2200       1/1              if (!aresetn) begin
2201       1/1                  addr &lt;= {ADDR_WIDTH{1'b0}};
2202       1/1                  len &lt;= 8'h0;
2203       1/1                  size &lt;= 3'h0;
2204       1/1                  burst &lt;= 2'h0;
2205       1/1                  cache &lt;= 4'h0;
2206       1/1                  lock &lt;= 1'b0;
2207       1/1                  prot &lt;= 3'h0;
2208       1/1                  s0 &lt;= {ID_WIDTH{1'b0}};
2209       1/1                  s1 &lt;= 4'h0;
2210                        end
2211       1/1              else if (|s10 &amp; slv_aready) begin
2212       1/1                  addr &lt;= s2[arb_mid];
2213       1/1                  len &lt;= s3[arb_mid];
2214       1/1                  size &lt;= s4[arb_mid];
2215       1/1                  burst &lt;= s5[arb_mid];
2216       1/1                  cache &lt;= s7[arb_mid];
2217       1/1                  lock &lt;= s6[arb_mid];
2218       1/1                  prot &lt;= s8[arb_mid];
2219       1/1                  s0 &lt;= s9[arb_mid];
2220       1/1                  s1 &lt;= arb_mid;
2221                        end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_204864_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2684.html#inst_tag_204864" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_ar_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 EXPRESSION (((reg_mst0_high_priority &amp; s10[0])) ? 16'b1 : (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2184
 EXPRESSION (arb_mid[3] ? ((~|s12[11:8])) : ((~|s12[3:0])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204864_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2684.html#inst_tag_204864" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_ar_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">296</td>
<td class="rt">120</td>
<td class="rt">40.54 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">67</td>
<td class="rt">45.27 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">53</td>
<td class="rt">35.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">120</td>
<td class="rt">40.54 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">67</td>
<td class="rt">45.27 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">53</td>
<td class="rt">35.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mst0_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mst0_high_priority</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_priority_reload[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204864_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2684.html#inst_tag_204864" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_ar_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2182</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2184</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2191</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2182       assign s12 = (reg_mst0_high_priority & s10[0]) ? 16'b1 : s13 ? s11 : ((s10 & reg_priority_reload) != 16'h0) ? (s10 & reg_priority_reload) : s10;
                                                          <font color = "red">-1-</font>           <font color = "red">-2-</font>                                            <font color = "green">-3-</font>      
                                                          <font color = "red">==></font>           <font color = "red">==></font>                                            <font color = "green">==></font>      
                                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2184       assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2011           if (!aresetn) begin
               <font color = "green">-1-</font>  
2012               s14 <= 1'b0;
           <font color = "green">        ==></font>
2013           end
2014           else begin
2015               s14 <= mst0_connect & ~((arb_mid == 4'd0) & slv_aready) & ((~s13 & mst0_avalid & reg_priority_reload[0]) | s14);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2191           if (!aresetn) begin
               <font color = "green">-1-</font>  
2192               avalid <= 1'b0;
           <font color = "green">        ==></font>
2193           end
2194           else begin
2195               avalid <= (slv_aready & |s10) | (avalid & ~aready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2200           if (!aresetn) begin
               <font color = "green">-1-</font>  
2201               addr <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2202               len <= 8'h0;
2203               size <= 3'h0;
2204               burst <= 2'h0;
2205               cache <= 4'h0;
2206               lock <= 1'b0;
2207               prot <= 3'h0;
2208               s0 <= {ID_WIDTH{1'b0}};
2209               s1 <= 4'h0;
2210           end
2211           else if (|s10 & slv_aready) begin
                    <font color = "green">-2-</font>  
2212               addr <= s2[arb_mid];
           <font color = "green">        ==></font>
2213               len <= s3[arb_mid];
2214               size <= s4[arb_mid];
2215               burst <= s5[arb_mid];
2216               cache <= s7[arb_mid];
2217               lock <= s6[arb_mid];
2218               prot <= s8[arb_mid];
2219               s0 <= s9[arb_mid];
2220               s1 <= arb_mid;
2221           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204863'>
<a name="inst_tag_204863_Line"></a>
<b>Line Coverage for Instance : <a href="mod2684.html#inst_tag_204863" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_aw_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>186</td><td>186</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2011</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2020</td><td>160</td><td>160</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2191</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2200</td><td>20</td><td>20</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2010                    always @(posedge aclk or negedge aresetn) begin
2011       1/1              if (!aresetn) begin
2012       1/1                  s14 &lt;= 1'b0;
2013                        end
2014                        else begin
2015       1/1                  s14 &lt;= mst0_connect &amp; ~((arb_mid == 4'd0) &amp; slv_aready) &amp; ((~s13 &amp; mst0_avalid &amp; reg_priority_reload[0]) | s14);
2016                        end
2017                    end
2018                    
2019                    always @* begin
2020       1/1              s2[0] = mst0_addr &amp; {ADDR_WIDTH{mst0_connect}};
2021       1/1              s3[0] = mst0_len &amp; {8{mst0_connect}};
2022       1/1              s4[0] = mst0_size &amp; {3{mst0_connect}};
2023       1/1              s5[0] = mst0_burst &amp; {2{mst0_connect}};
2024       1/1              s7[0] = mst0_cache &amp; {4{mst0_connect}};
2025       1/1              s8[0] = mst0_prot &amp; {3{mst0_connect}};
2026       1/1              s9[0] = mst0_aid &amp; {ID_WIDTH{mst0_connect}};
2027       1/1              s6[0] = mst0_lock &amp; mst0_connect;
2028       1/1              s10[0] = mst0_avalid &amp; mst0_connect;
2029       1/1              s11[0] = s14;
2030       1/1              s2[1] = {ADDR_WIDTH{1'b0}};
2031       1/1              s3[1] = {8{1'b0}};
2032       1/1              s4[1] = {3{1'b0}};
2033       1/1              s5[1] = {2{1'b0}};
2034       1/1              s7[1] = {4{1'b0}};
2035       1/1              s8[1] = {3{1'b0}};
2036       1/1              s9[1] = {ID_WIDTH{1'b0}};
2037       1/1              s6[1] = {1{1'b0}};
2038       1/1              s10[1] = 1'b0;
2039       1/1              s11[1] = 1'b0;
2040       1/1              s2[2] = {ADDR_WIDTH{1'b0}};
2041       1/1              s3[2] = {8{1'b0}};
2042       1/1              s4[2] = {3{1'b0}};
2043       1/1              s5[2] = {2{1'b0}};
2044       1/1              s7[2] = {4{1'b0}};
2045       1/1              s8[2] = {3{1'b0}};
2046       1/1              s9[2] = {ID_WIDTH{1'b0}};
2047       1/1              s6[2] = {1{1'b0}};
2048       1/1              s10[2] = 1'b0;
2049       1/1              s11[2] = 1'b0;
2050       1/1              s2[3] = {ADDR_WIDTH{1'b0}};
2051       1/1              s3[3] = {8{1'b0}};
2052       1/1              s4[3] = {3{1'b0}};
2053       1/1              s5[3] = {2{1'b0}};
2054       1/1              s7[3] = {4{1'b0}};
2055       1/1              s8[3] = {3{1'b0}};
2056       1/1              s9[3] = {ID_WIDTH{1'b0}};
2057       1/1              s6[3] = {1{1'b0}};
2058       1/1              s10[3] = 1'b0;
2059       1/1              s11[3] = 1'b0;
2060       1/1              s2[4] = {ADDR_WIDTH{1'b0}};
2061       1/1              s3[4] = {8{1'b0}};
2062       1/1              s4[4] = {3{1'b0}};
2063       1/1              s5[4] = {2{1'b0}};
2064       1/1              s7[4] = {4{1'b0}};
2065       1/1              s8[4] = {3{1'b0}};
2066       1/1              s9[4] = {ID_WIDTH{1'b0}};
2067       1/1              s6[4] = {1{1'b0}};
2068       1/1              s10[4] = 1'b0;
2069       1/1              s11[4] = 1'b0;
2070       1/1              s2[5] = {ADDR_WIDTH{1'b0}};
2071       1/1              s3[5] = {8{1'b0}};
2072       1/1              s4[5] = {3{1'b0}};
2073       1/1              s5[5] = {2{1'b0}};
2074       1/1              s7[5] = {4{1'b0}};
2075       1/1              s8[5] = {3{1'b0}};
2076       1/1              s9[5] = {ID_WIDTH{1'b0}};
2077       1/1              s6[5] = {1{1'b0}};
2078       1/1              s10[5] = 1'b0;
2079       1/1              s11[5] = 1'b0;
2080       1/1              s2[6] = {ADDR_WIDTH{1'b0}};
2081       1/1              s3[6] = {8{1'b0}};
2082       1/1              s4[6] = {3{1'b0}};
2083       1/1              s5[6] = {2{1'b0}};
2084       1/1              s7[6] = {4{1'b0}};
2085       1/1              s8[6] = {3{1'b0}};
2086       1/1              s9[6] = {ID_WIDTH{1'b0}};
2087       1/1              s6[6] = {1{1'b0}};
2088       1/1              s10[6] = 1'b0;
2089       1/1              s11[6] = 1'b0;
2090       1/1              s2[7] = {ADDR_WIDTH{1'b0}};
2091       1/1              s3[7] = {8{1'b0}};
2092       1/1              s4[7] = {3{1'b0}};
2093       1/1              s5[7] = {2{1'b0}};
2094       1/1              s7[7] = {4{1'b0}};
2095       1/1              s8[7] = {3{1'b0}};
2096       1/1              s9[7] = {ID_WIDTH{1'b0}};
2097       1/1              s6[7] = {1{1'b0}};
2098       1/1              s10[7] = 1'b0;
2099       1/1              s11[7] = 1'b0;
2100       1/1              s2[8] = {ADDR_WIDTH{1'b0}};
2101       1/1              s3[8] = {8{1'b0}};
2102       1/1              s4[8] = {3{1'b0}};
2103       1/1              s5[8] = {2{1'b0}};
2104       1/1              s7[8] = {4{1'b0}};
2105       1/1              s8[8] = {3{1'b0}};
2106       1/1              s9[8] = {ID_WIDTH{1'b0}};
2107       1/1              s6[8] = {1{1'b0}};
2108       1/1              s10[8] = 1'b0;
2109       1/1              s11[8] = 1'b0;
2110       1/1              s2[9] = {ADDR_WIDTH{1'b0}};
2111       1/1              s3[9] = {8{1'b0}};
2112       1/1              s4[9] = {3{1'b0}};
2113       1/1              s5[9] = {2{1'b0}};
2114       1/1              s7[9] = {4{1'b0}};
2115       1/1              s8[9] = {3{1'b0}};
2116       1/1              s9[9] = {ID_WIDTH{1'b0}};
2117       1/1              s6[9] = {1{1'b0}};
2118       1/1              s10[9] = 1'b0;
2119       1/1              s11[9] = 1'b0;
2120       1/1              s2[10] = {ADDR_WIDTH{1'b0}};
2121       1/1              s3[10] = {8{1'b0}};
2122       1/1              s4[10] = {3{1'b0}};
2123       1/1              s5[10] = {2{1'b0}};
2124       1/1              s7[10] = {4{1'b0}};
2125       1/1              s8[10] = {3{1'b0}};
2126       1/1              s9[10] = {ID_WIDTH{1'b0}};
2127       1/1              s6[10] = {1{1'b0}};
2128       1/1              s10[10] = 1'b0;
2129       1/1              s11[10] = 1'b0;
2130       1/1              s2[11] = {ADDR_WIDTH{1'b0}};
2131       1/1              s3[11] = {8{1'b0}};
2132       1/1              s4[11] = {3{1'b0}};
2133       1/1              s5[11] = {2{1'b0}};
2134       1/1              s7[11] = {4{1'b0}};
2135       1/1              s8[11] = {3{1'b0}};
2136       1/1              s9[11] = {ID_WIDTH{1'b0}};
2137       1/1              s6[11] = {1{1'b0}};
2138       1/1              s10[11] = 1'b0;
2139       1/1              s11[11] = 1'b0;
2140       1/1              s2[12] = {ADDR_WIDTH{1'b0}};
2141       1/1              s3[12] = {8{1'b0}};
2142       1/1              s4[12] = {3{1'b0}};
2143       1/1              s5[12] = {2{1'b0}};
2144       1/1              s7[12] = {4{1'b0}};
2145       1/1              s8[12] = {3{1'b0}};
2146       1/1              s9[12] = {ID_WIDTH{1'b0}};
2147       1/1              s6[12] = {1{1'b0}};
2148       1/1              s10[12] = 1'b0;
2149       1/1              s11[12] = 1'b0;
2150       1/1              s2[13] = {ADDR_WIDTH{1'b0}};
2151       1/1              s3[13] = {8{1'b0}};
2152       1/1              s4[13] = {3{1'b0}};
2153       1/1              s5[13] = {2{1'b0}};
2154       1/1              s7[13] = {4{1'b0}};
2155       1/1              s8[13] = {3{1'b0}};
2156       1/1              s9[13] = {ID_WIDTH{1'b0}};
2157       1/1              s6[13] = {1{1'b0}};
2158       1/1              s10[13] = 1'b0;
2159       1/1              s11[13] = 1'b0;
2160       1/1              s2[14] = {ADDR_WIDTH{1'b0}};
2161       1/1              s3[14] = {8{1'b0}};
2162       1/1              s4[14] = {3{1'b0}};
2163       1/1              s5[14] = {2{1'b0}};
2164       1/1              s7[14] = {4{1'b0}};
2165       1/1              s8[14] = {3{1'b0}};
2166       1/1              s9[14] = {ID_WIDTH{1'b0}};
2167       1/1              s6[14] = {1{1'b0}};
2168       1/1              s10[14] = 1'b0;
2169       1/1              s11[14] = 1'b0;
2170       1/1              s2[15] = {ADDR_WIDTH{1'b0}};
2171       1/1              s3[15] = {8{1'b0}};
2172       1/1              s4[15] = {3{1'b0}};
2173       1/1              s5[15] = {2{1'b0}};
2174       1/1              s7[15] = {4{1'b0}};
2175       1/1              s8[15] = {3{1'b0}};
2176       1/1              s9[15] = {ID_WIDTH{1'b0}};
2177       1/1              s6[15] = {1{1'b0}};
2178       1/1              s10[15] = 1'b0;
2179       1/1              s11[15] = 1'b0;
2180                    end
2181                    
2182                    assign s12 = (reg_mst0_high_priority &amp; s10[0]) ? 16'b1 : s13 ? s11 : ((s10 &amp; reg_priority_reload) != 16'h0) ? (s10 &amp; reg_priority_reload) : s10;
2183                    assign arb_mid[3] = (~|s12[7:0]);
2184                    assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
2185                    assign arb_mid[1] = (arb_mid[3:2] == 2'h3 &amp; (~|s12[13:12])) | (arb_mid[3:2] == 2'h2 &amp; (~|s12[09:08])) | (arb_mid[3:2] == 2'h1 &amp; (~|s12[05:04])) | (arb_mid[3:2] == 2'h0 &amp; (~|s12[01:00]));
2186                    assign arb_mid[0] = (arb_mid[3:1] == 3'h7 &amp; ~s12[14]) | (arb_mid[3:1] == 3'h6 &amp; ~s12[12]) | (arb_mid[3:1] == 3'h5 &amp; ~s12[10]) | (arb_mid[3:1] == 3'h4 &amp; ~s12[08]) | (arb_mid[3:1] == 3'h3 &amp; ~s12[06]) | (arb_mid[3:1] == 3'h2 &amp; ~s12[04]) | (arb_mid[3:1] == 3'h1 &amp; ~s12[02]) | (arb_mid[3:1] == 3'h0 &amp; ~s12[00]);
2187                    assign aid = {s0,s1};
2188                    assign slv_aready = ~(avalid &amp; ~aready) &amp; outstanding_ready;
2189                    assign addr_outstanding_en = (slv_aready &amp; |s10);
2190                    always @(posedge aclk or negedge aresetn) begin
2191       1/1              if (!aresetn) begin
2192       1/1                  avalid &lt;= 1'b0;
2193                        end
2194                        else begin
2195       1/1                  avalid &lt;= (slv_aready &amp; |s10) | (avalid &amp; ~aready);
2196                        end
2197                    end
2198                    
2199                    always @(posedge aclk or negedge aresetn) begin
2200       1/1              if (!aresetn) begin
2201       1/1                  addr &lt;= {ADDR_WIDTH{1'b0}};
2202       1/1                  len &lt;= 8'h0;
2203       1/1                  size &lt;= 3'h0;
2204       1/1                  burst &lt;= 2'h0;
2205       1/1                  cache &lt;= 4'h0;
2206       1/1                  lock &lt;= 1'b0;
2207       1/1                  prot &lt;= 3'h0;
2208       1/1                  s0 &lt;= {ID_WIDTH{1'b0}};
2209       1/1                  s1 &lt;= 4'h0;
2210                        end
2211       1/1              else if (|s10 &amp; slv_aready) begin
2212       1/1                  addr &lt;= s2[arb_mid];
2213       1/1                  len &lt;= s3[arb_mid];
2214       1/1                  size &lt;= s4[arb_mid];
2215       1/1                  burst &lt;= s5[arb_mid];
2216       1/1                  cache &lt;= s7[arb_mid];
2217       1/1                  lock &lt;= s6[arb_mid];
2218       1/1                  prot &lt;= s8[arb_mid];
2219       1/1                  s0 &lt;= s9[arb_mid];
2220       1/1                  s1 &lt;= arb_mid;
2221                        end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_204863_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2684.html#inst_tag_204863" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_aw_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 EXPRESSION (((reg_mst0_high_priority &amp; s10[0])) ? 16'b1 : (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2184
 EXPRESSION (arb_mid[3] ? ((~|s12[11:8])) : ((~|s12[3:0])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204863_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2684.html#inst_tag_204863" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_aw_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">6</td>
<td class="rt">21.43 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">296</td>
<td class="rt">123</td>
<td class="rt">41.55 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">69</td>
<td class="rt">46.62 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">54</td>
<td class="rt">36.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">6</td>
<td class="rt">21.43 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">123</td>
<td class="rt">41.55 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">69</td>
<td class="rt">46.62 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">54</td>
<td class="rt">36.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mst0_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mst0_high_priority</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_priority_reload[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204863_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2684.html#inst_tag_204863" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_aw_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2182</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2184</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2191</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2182       assign s12 = (reg_mst0_high_priority & s10[0]) ? 16'b1 : s13 ? s11 : ((s10 & reg_priority_reload) != 16'h0) ? (s10 & reg_priority_reload) : s10;
                                                          <font color = "red">-1-</font>           <font color = "red">-2-</font>                                            <font color = "green">-3-</font>      
                                                          <font color = "red">==></font>           <font color = "red">==></font>                                            <font color = "green">==></font>      
                                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2184       assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2011           if (!aresetn) begin
               <font color = "green">-1-</font>  
2012               s14 <= 1'b0;
           <font color = "green">        ==></font>
2013           end
2014           else begin
2015               s14 <= mst0_connect & ~((arb_mid == 4'd0) & slv_aready) & ((~s13 & mst0_avalid & reg_priority_reload[0]) | s14);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2191           if (!aresetn) begin
               <font color = "green">-1-</font>  
2192               avalid <= 1'b0;
           <font color = "green">        ==></font>
2193           end
2194           else begin
2195               avalid <= (slv_aready & |s10) | (avalid & ~aready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2200           if (!aresetn) begin
               <font color = "green">-1-</font>  
2201               addr <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2202               len <= 8'h0;
2203               size <= 3'h0;
2204               burst <= 2'h0;
2205               cache <= 4'h0;
2206               lock <= 1'b0;
2207               prot <= 3'h0;
2208               s0 <= {ID_WIDTH{1'b0}};
2209               s1 <= 4'h0;
2210           end
2211           else if (|s10 & slv_aready) begin
                    <font color = "green">-2-</font>  
2212               addr <= s2[arb_mid];
           <font color = "green">        ==></font>
2213               len <= s3[arb_mid];
2214               size <= s4[arb_mid];
2215               burst <= s5[arb_mid];
2216               cache <= s7[arb_mid];
2217               lock <= s6[arb_mid];
2218               prot <= s8[arb_mid];
2219               s0 <= s9[arb_mid];
2220               s1 <= arb_mid;
2221           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204865'>
<a name="inst_tag_204865_Line"></a>
<b>Line Coverage for Instance : <a href="mod2684.html#inst_tag_204865" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_aw_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>186</td><td>186</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2011</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2020</td><td>160</td><td>160</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2191</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2200</td><td>20</td><td>20</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2010                    always @(posedge aclk or negedge aresetn) begin
2011       1/1              if (!aresetn) begin
2012       1/1                  s14 &lt;= 1'b0;
2013                        end
2014                        else begin
2015       1/1                  s14 &lt;= mst0_connect &amp; ~((arb_mid == 4'd0) &amp; slv_aready) &amp; ((~s13 &amp; mst0_avalid &amp; reg_priority_reload[0]) | s14);
2016                        end
2017                    end
2018                    
2019                    always @* begin
2020       1/1              s2[0] = mst0_addr &amp; {ADDR_WIDTH{mst0_connect}};
2021       1/1              s3[0] = mst0_len &amp; {8{mst0_connect}};
2022       1/1              s4[0] = mst0_size &amp; {3{mst0_connect}};
2023       1/1              s5[0] = mst0_burst &amp; {2{mst0_connect}};
2024       1/1              s7[0] = mst0_cache &amp; {4{mst0_connect}};
2025       1/1              s8[0] = mst0_prot &amp; {3{mst0_connect}};
2026       1/1              s9[0] = mst0_aid &amp; {ID_WIDTH{mst0_connect}};
2027       1/1              s6[0] = mst0_lock &amp; mst0_connect;
2028       1/1              s10[0] = mst0_avalid &amp; mst0_connect;
2029       1/1              s11[0] = s14;
2030       1/1              s2[1] = {ADDR_WIDTH{1'b0}};
2031       1/1              s3[1] = {8{1'b0}};
2032       1/1              s4[1] = {3{1'b0}};
2033       1/1              s5[1] = {2{1'b0}};
2034       1/1              s7[1] = {4{1'b0}};
2035       1/1              s8[1] = {3{1'b0}};
2036       1/1              s9[1] = {ID_WIDTH{1'b0}};
2037       1/1              s6[1] = {1{1'b0}};
2038       1/1              s10[1] = 1'b0;
2039       1/1              s11[1] = 1'b0;
2040       1/1              s2[2] = {ADDR_WIDTH{1'b0}};
2041       1/1              s3[2] = {8{1'b0}};
2042       1/1              s4[2] = {3{1'b0}};
2043       1/1              s5[2] = {2{1'b0}};
2044       1/1              s7[2] = {4{1'b0}};
2045       1/1              s8[2] = {3{1'b0}};
2046       1/1              s9[2] = {ID_WIDTH{1'b0}};
2047       1/1              s6[2] = {1{1'b0}};
2048       1/1              s10[2] = 1'b0;
2049       1/1              s11[2] = 1'b0;
2050       1/1              s2[3] = {ADDR_WIDTH{1'b0}};
2051       1/1              s3[3] = {8{1'b0}};
2052       1/1              s4[3] = {3{1'b0}};
2053       1/1              s5[3] = {2{1'b0}};
2054       1/1              s7[3] = {4{1'b0}};
2055       1/1              s8[3] = {3{1'b0}};
2056       1/1              s9[3] = {ID_WIDTH{1'b0}};
2057       1/1              s6[3] = {1{1'b0}};
2058       1/1              s10[3] = 1'b0;
2059       1/1              s11[3] = 1'b0;
2060       1/1              s2[4] = {ADDR_WIDTH{1'b0}};
2061       1/1              s3[4] = {8{1'b0}};
2062       1/1              s4[4] = {3{1'b0}};
2063       1/1              s5[4] = {2{1'b0}};
2064       1/1              s7[4] = {4{1'b0}};
2065       1/1              s8[4] = {3{1'b0}};
2066       1/1              s9[4] = {ID_WIDTH{1'b0}};
2067       1/1              s6[4] = {1{1'b0}};
2068       1/1              s10[4] = 1'b0;
2069       1/1              s11[4] = 1'b0;
2070       1/1              s2[5] = {ADDR_WIDTH{1'b0}};
2071       1/1              s3[5] = {8{1'b0}};
2072       1/1              s4[5] = {3{1'b0}};
2073       1/1              s5[5] = {2{1'b0}};
2074       1/1              s7[5] = {4{1'b0}};
2075       1/1              s8[5] = {3{1'b0}};
2076       1/1              s9[5] = {ID_WIDTH{1'b0}};
2077       1/1              s6[5] = {1{1'b0}};
2078       1/1              s10[5] = 1'b0;
2079       1/1              s11[5] = 1'b0;
2080       1/1              s2[6] = {ADDR_WIDTH{1'b0}};
2081       1/1              s3[6] = {8{1'b0}};
2082       1/1              s4[6] = {3{1'b0}};
2083       1/1              s5[6] = {2{1'b0}};
2084       1/1              s7[6] = {4{1'b0}};
2085       1/1              s8[6] = {3{1'b0}};
2086       1/1              s9[6] = {ID_WIDTH{1'b0}};
2087       1/1              s6[6] = {1{1'b0}};
2088       1/1              s10[6] = 1'b0;
2089       1/1              s11[6] = 1'b0;
2090       1/1              s2[7] = {ADDR_WIDTH{1'b0}};
2091       1/1              s3[7] = {8{1'b0}};
2092       1/1              s4[7] = {3{1'b0}};
2093       1/1              s5[7] = {2{1'b0}};
2094       1/1              s7[7] = {4{1'b0}};
2095       1/1              s8[7] = {3{1'b0}};
2096       1/1              s9[7] = {ID_WIDTH{1'b0}};
2097       1/1              s6[7] = {1{1'b0}};
2098       1/1              s10[7] = 1'b0;
2099       1/1              s11[7] = 1'b0;
2100       1/1              s2[8] = {ADDR_WIDTH{1'b0}};
2101       1/1              s3[8] = {8{1'b0}};
2102       1/1              s4[8] = {3{1'b0}};
2103       1/1              s5[8] = {2{1'b0}};
2104       1/1              s7[8] = {4{1'b0}};
2105       1/1              s8[8] = {3{1'b0}};
2106       1/1              s9[8] = {ID_WIDTH{1'b0}};
2107       1/1              s6[8] = {1{1'b0}};
2108       1/1              s10[8] = 1'b0;
2109       1/1              s11[8] = 1'b0;
2110       1/1              s2[9] = {ADDR_WIDTH{1'b0}};
2111       1/1              s3[9] = {8{1'b0}};
2112       1/1              s4[9] = {3{1'b0}};
2113       1/1              s5[9] = {2{1'b0}};
2114       1/1              s7[9] = {4{1'b0}};
2115       1/1              s8[9] = {3{1'b0}};
2116       1/1              s9[9] = {ID_WIDTH{1'b0}};
2117       1/1              s6[9] = {1{1'b0}};
2118       1/1              s10[9] = 1'b0;
2119       1/1              s11[9] = 1'b0;
2120       1/1              s2[10] = {ADDR_WIDTH{1'b0}};
2121       1/1              s3[10] = {8{1'b0}};
2122       1/1              s4[10] = {3{1'b0}};
2123       1/1              s5[10] = {2{1'b0}};
2124       1/1              s7[10] = {4{1'b0}};
2125       1/1              s8[10] = {3{1'b0}};
2126       1/1              s9[10] = {ID_WIDTH{1'b0}};
2127       1/1              s6[10] = {1{1'b0}};
2128       1/1              s10[10] = 1'b0;
2129       1/1              s11[10] = 1'b0;
2130       1/1              s2[11] = {ADDR_WIDTH{1'b0}};
2131       1/1              s3[11] = {8{1'b0}};
2132       1/1              s4[11] = {3{1'b0}};
2133       1/1              s5[11] = {2{1'b0}};
2134       1/1              s7[11] = {4{1'b0}};
2135       1/1              s8[11] = {3{1'b0}};
2136       1/1              s9[11] = {ID_WIDTH{1'b0}};
2137       1/1              s6[11] = {1{1'b0}};
2138       1/1              s10[11] = 1'b0;
2139       1/1              s11[11] = 1'b0;
2140       1/1              s2[12] = {ADDR_WIDTH{1'b0}};
2141       1/1              s3[12] = {8{1'b0}};
2142       1/1              s4[12] = {3{1'b0}};
2143       1/1              s5[12] = {2{1'b0}};
2144       1/1              s7[12] = {4{1'b0}};
2145       1/1              s8[12] = {3{1'b0}};
2146       1/1              s9[12] = {ID_WIDTH{1'b0}};
2147       1/1              s6[12] = {1{1'b0}};
2148       1/1              s10[12] = 1'b0;
2149       1/1              s11[12] = 1'b0;
2150       1/1              s2[13] = {ADDR_WIDTH{1'b0}};
2151       1/1              s3[13] = {8{1'b0}};
2152       1/1              s4[13] = {3{1'b0}};
2153       1/1              s5[13] = {2{1'b0}};
2154       1/1              s7[13] = {4{1'b0}};
2155       1/1              s8[13] = {3{1'b0}};
2156       1/1              s9[13] = {ID_WIDTH{1'b0}};
2157       1/1              s6[13] = {1{1'b0}};
2158       1/1              s10[13] = 1'b0;
2159       1/1              s11[13] = 1'b0;
2160       1/1              s2[14] = {ADDR_WIDTH{1'b0}};
2161       1/1              s3[14] = {8{1'b0}};
2162       1/1              s4[14] = {3{1'b0}};
2163       1/1              s5[14] = {2{1'b0}};
2164       1/1              s7[14] = {4{1'b0}};
2165       1/1              s8[14] = {3{1'b0}};
2166       1/1              s9[14] = {ID_WIDTH{1'b0}};
2167       1/1              s6[14] = {1{1'b0}};
2168       1/1              s10[14] = 1'b0;
2169       1/1              s11[14] = 1'b0;
2170       1/1              s2[15] = {ADDR_WIDTH{1'b0}};
2171       1/1              s3[15] = {8{1'b0}};
2172       1/1              s4[15] = {3{1'b0}};
2173       1/1              s5[15] = {2{1'b0}};
2174       1/1              s7[15] = {4{1'b0}};
2175       1/1              s8[15] = {3{1'b0}};
2176       1/1              s9[15] = {ID_WIDTH{1'b0}};
2177       1/1              s6[15] = {1{1'b0}};
2178       1/1              s10[15] = 1'b0;
2179       1/1              s11[15] = 1'b0;
2180                    end
2181                    
2182                    assign s12 = (reg_mst0_high_priority &amp; s10[0]) ? 16'b1 : s13 ? s11 : ((s10 &amp; reg_priority_reload) != 16'h0) ? (s10 &amp; reg_priority_reload) : s10;
2183                    assign arb_mid[3] = (~|s12[7:0]);
2184                    assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
2185                    assign arb_mid[1] = (arb_mid[3:2] == 2'h3 &amp; (~|s12[13:12])) | (arb_mid[3:2] == 2'h2 &amp; (~|s12[09:08])) | (arb_mid[3:2] == 2'h1 &amp; (~|s12[05:04])) | (arb_mid[3:2] == 2'h0 &amp; (~|s12[01:00]));
2186                    assign arb_mid[0] = (arb_mid[3:1] == 3'h7 &amp; ~s12[14]) | (arb_mid[3:1] == 3'h6 &amp; ~s12[12]) | (arb_mid[3:1] == 3'h5 &amp; ~s12[10]) | (arb_mid[3:1] == 3'h4 &amp; ~s12[08]) | (arb_mid[3:1] == 3'h3 &amp; ~s12[06]) | (arb_mid[3:1] == 3'h2 &amp; ~s12[04]) | (arb_mid[3:1] == 3'h1 &amp; ~s12[02]) | (arb_mid[3:1] == 3'h0 &amp; ~s12[00]);
2187                    assign aid = {s0,s1};
2188                    assign slv_aready = ~(avalid &amp; ~aready) &amp; outstanding_ready;
2189                    assign addr_outstanding_en = (slv_aready &amp; |s10);
2190                    always @(posedge aclk or negedge aresetn) begin
2191       1/1              if (!aresetn) begin
2192       1/1                  avalid &lt;= 1'b0;
2193                        end
2194                        else begin
2195       1/1                  avalid &lt;= (slv_aready &amp; |s10) | (avalid &amp; ~aready);
2196                        end
2197                    end
2198                    
2199                    always @(posedge aclk or negedge aresetn) begin
2200       1/1              if (!aresetn) begin
2201       1/1                  addr &lt;= {ADDR_WIDTH{1'b0}};
2202       1/1                  len &lt;= 8'h0;
2203       1/1                  size &lt;= 3'h0;
2204       1/1                  burst &lt;= 2'h0;
2205       1/1                  cache &lt;= 4'h0;
2206       1/1                  lock &lt;= 1'b0;
2207       1/1                  prot &lt;= 3'h0;
2208       1/1                  s0 &lt;= {ID_WIDTH{1'b0}};
2209       1/1                  s1 &lt;= 4'h0;
2210                        end
2211       1/1              else if (|s10 &amp; slv_aready) begin
2212       1/1                  addr &lt;= s2[arb_mid];
2213       1/1                  len &lt;= s3[arb_mid];
2214       1/1                  size &lt;= s4[arb_mid];
2215       1/1                  burst &lt;= s5[arb_mid];
2216       1/1                  cache &lt;= s7[arb_mid];
2217       1/1                  lock &lt;= s6[arb_mid];
2218       1/1                  prot &lt;= s8[arb_mid];
2219       1/1                  s0 &lt;= s9[arb_mid];
2220       1/1                  s1 &lt;= arb_mid;
2221                        end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_204865_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2684.html#inst_tag_204865" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_aw_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 EXPRESSION (((reg_mst0_high_priority &amp; s10[0])) ? 16'b1 : (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2184
 EXPRESSION (arb_mid[3] ? ((~|s12[11:8])) : ((~|s12[3:0])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204865_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2684.html#inst_tag_204865" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_aw_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">296</td>
<td class="rt">174</td>
<td class="rt">58.78 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">94</td>
<td class="rt">63.51 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">80</td>
<td class="rt">54.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">174</td>
<td class="rt">58.78 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">94</td>
<td class="rt">63.51 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">80</td>
<td class="rt">54.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mst0_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mst0_high_priority</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_priority_reload[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204865_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2684.html#inst_tag_204865" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_aw_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2182</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2184</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2191</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2182       assign s12 = (reg_mst0_high_priority & s10[0]) ? 16'b1 : s13 ? s11 : ((s10 & reg_priority_reload) != 16'h0) ? (s10 & reg_priority_reload) : s10;
                                                          <font color = "red">-1-</font>           <font color = "red">-2-</font>                                            <font color = "green">-3-</font>      
                                                          <font color = "red">==></font>           <font color = "red">==></font>                                            <font color = "green">==></font>      
                                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2184       assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2011           if (!aresetn) begin
               <font color = "green">-1-</font>  
2012               s14 <= 1'b0;
           <font color = "green">        ==></font>
2013           end
2014           else begin
2015               s14 <= mst0_connect & ~((arb_mid == 4'd0) & slv_aready) & ((~s13 & mst0_avalid & reg_priority_reload[0]) | s14);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2191           if (!aresetn) begin
               <font color = "green">-1-</font>  
2192               avalid <= 1'b0;
           <font color = "green">        ==></font>
2193           end
2194           else begin
2195               avalid <= (slv_aready & |s10) | (avalid & ~aready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2200           if (!aresetn) begin
               <font color = "green">-1-</font>  
2201               addr <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2202               len <= 8'h0;
2203               size <= 3'h0;
2204               burst <= 2'h0;
2205               cache <= 4'h0;
2206               lock <= 1'b0;
2207               prot <= 3'h0;
2208               s0 <= {ID_WIDTH{1'b0}};
2209               s1 <= 4'h0;
2210           end
2211           else if (|s10 & slv_aready) begin
                    <font color = "green">-2-</font>  
2212               addr <= s2[arb_mid];
           <font color = "green">        ==></font>
2213               len <= s3[arb_mid];
2214               size <= s4[arb_mid];
2215               burst <= s5[arb_mid];
2216               cache <= s7[arb_mid];
2217               lock <= s6[arb_mid];
2218               prot <= s8[arb_mid];
2219               s0 <= s9[arb_mid];
2220               s1 <= arb_mid;
2221           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_204866'>
<a name="inst_tag_204866_Line"></a>
<b>Line Coverage for Instance : <a href="mod2684.html#inst_tag_204866" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_ar_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>186</td><td>186</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2011</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2020</td><td>160</td><td>160</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2191</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2200</td><td>20</td><td>20</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2010                    always @(posedge aclk or negedge aresetn) begin
2011       1/1              if (!aresetn) begin
2012       1/1                  s14 &lt;= 1'b0;
2013                        end
2014                        else begin
2015       1/1                  s14 &lt;= mst0_connect &amp; ~((arb_mid == 4'd0) &amp; slv_aready) &amp; ((~s13 &amp; mst0_avalid &amp; reg_priority_reload[0]) | s14);
2016                        end
2017                    end
2018                    
2019                    always @* begin
2020       1/1              s2[0] = mst0_addr &amp; {ADDR_WIDTH{mst0_connect}};
2021       1/1              s3[0] = mst0_len &amp; {8{mst0_connect}};
2022       1/1              s4[0] = mst0_size &amp; {3{mst0_connect}};
2023       1/1              s5[0] = mst0_burst &amp; {2{mst0_connect}};
2024       1/1              s7[0] = mst0_cache &amp; {4{mst0_connect}};
2025       1/1              s8[0] = mst0_prot &amp; {3{mst0_connect}};
2026       1/1              s9[0] = mst0_aid &amp; {ID_WIDTH{mst0_connect}};
2027       1/1              s6[0] = mst0_lock &amp; mst0_connect;
2028       1/1              s10[0] = mst0_avalid &amp; mst0_connect;
2029       1/1              s11[0] = s14;
2030       1/1              s2[1] = {ADDR_WIDTH{1'b0}};
2031       1/1              s3[1] = {8{1'b0}};
2032       1/1              s4[1] = {3{1'b0}};
2033       1/1              s5[1] = {2{1'b0}};
2034       1/1              s7[1] = {4{1'b0}};
2035       1/1              s8[1] = {3{1'b0}};
2036       1/1              s9[1] = {ID_WIDTH{1'b0}};
2037       1/1              s6[1] = {1{1'b0}};
2038       1/1              s10[1] = 1'b0;
2039       1/1              s11[1] = 1'b0;
2040       1/1              s2[2] = {ADDR_WIDTH{1'b0}};
2041       1/1              s3[2] = {8{1'b0}};
2042       1/1              s4[2] = {3{1'b0}};
2043       1/1              s5[2] = {2{1'b0}};
2044       1/1              s7[2] = {4{1'b0}};
2045       1/1              s8[2] = {3{1'b0}};
2046       1/1              s9[2] = {ID_WIDTH{1'b0}};
2047       1/1              s6[2] = {1{1'b0}};
2048       1/1              s10[2] = 1'b0;
2049       1/1              s11[2] = 1'b0;
2050       1/1              s2[3] = {ADDR_WIDTH{1'b0}};
2051       1/1              s3[3] = {8{1'b0}};
2052       1/1              s4[3] = {3{1'b0}};
2053       1/1              s5[3] = {2{1'b0}};
2054       1/1              s7[3] = {4{1'b0}};
2055       1/1              s8[3] = {3{1'b0}};
2056       1/1              s9[3] = {ID_WIDTH{1'b0}};
2057       1/1              s6[3] = {1{1'b0}};
2058       1/1              s10[3] = 1'b0;
2059       1/1              s11[3] = 1'b0;
2060       1/1              s2[4] = {ADDR_WIDTH{1'b0}};
2061       1/1              s3[4] = {8{1'b0}};
2062       1/1              s4[4] = {3{1'b0}};
2063       1/1              s5[4] = {2{1'b0}};
2064       1/1              s7[4] = {4{1'b0}};
2065       1/1              s8[4] = {3{1'b0}};
2066       1/1              s9[4] = {ID_WIDTH{1'b0}};
2067       1/1              s6[4] = {1{1'b0}};
2068       1/1              s10[4] = 1'b0;
2069       1/1              s11[4] = 1'b0;
2070       1/1              s2[5] = {ADDR_WIDTH{1'b0}};
2071       1/1              s3[5] = {8{1'b0}};
2072       1/1              s4[5] = {3{1'b0}};
2073       1/1              s5[5] = {2{1'b0}};
2074       1/1              s7[5] = {4{1'b0}};
2075       1/1              s8[5] = {3{1'b0}};
2076       1/1              s9[5] = {ID_WIDTH{1'b0}};
2077       1/1              s6[5] = {1{1'b0}};
2078       1/1              s10[5] = 1'b0;
2079       1/1              s11[5] = 1'b0;
2080       1/1              s2[6] = {ADDR_WIDTH{1'b0}};
2081       1/1              s3[6] = {8{1'b0}};
2082       1/1              s4[6] = {3{1'b0}};
2083       1/1              s5[6] = {2{1'b0}};
2084       1/1              s7[6] = {4{1'b0}};
2085       1/1              s8[6] = {3{1'b0}};
2086       1/1              s9[6] = {ID_WIDTH{1'b0}};
2087       1/1              s6[6] = {1{1'b0}};
2088       1/1              s10[6] = 1'b0;
2089       1/1              s11[6] = 1'b0;
2090       1/1              s2[7] = {ADDR_WIDTH{1'b0}};
2091       1/1              s3[7] = {8{1'b0}};
2092       1/1              s4[7] = {3{1'b0}};
2093       1/1              s5[7] = {2{1'b0}};
2094       1/1              s7[7] = {4{1'b0}};
2095       1/1              s8[7] = {3{1'b0}};
2096       1/1              s9[7] = {ID_WIDTH{1'b0}};
2097       1/1              s6[7] = {1{1'b0}};
2098       1/1              s10[7] = 1'b0;
2099       1/1              s11[7] = 1'b0;
2100       1/1              s2[8] = {ADDR_WIDTH{1'b0}};
2101       1/1              s3[8] = {8{1'b0}};
2102       1/1              s4[8] = {3{1'b0}};
2103       1/1              s5[8] = {2{1'b0}};
2104       1/1              s7[8] = {4{1'b0}};
2105       1/1              s8[8] = {3{1'b0}};
2106       1/1              s9[8] = {ID_WIDTH{1'b0}};
2107       1/1              s6[8] = {1{1'b0}};
2108       1/1              s10[8] = 1'b0;
2109       1/1              s11[8] = 1'b0;
2110       1/1              s2[9] = {ADDR_WIDTH{1'b0}};
2111       1/1              s3[9] = {8{1'b0}};
2112       1/1              s4[9] = {3{1'b0}};
2113       1/1              s5[9] = {2{1'b0}};
2114       1/1              s7[9] = {4{1'b0}};
2115       1/1              s8[9] = {3{1'b0}};
2116       1/1              s9[9] = {ID_WIDTH{1'b0}};
2117       1/1              s6[9] = {1{1'b0}};
2118       1/1              s10[9] = 1'b0;
2119       1/1              s11[9] = 1'b0;
2120       1/1              s2[10] = {ADDR_WIDTH{1'b0}};
2121       1/1              s3[10] = {8{1'b0}};
2122       1/1              s4[10] = {3{1'b0}};
2123       1/1              s5[10] = {2{1'b0}};
2124       1/1              s7[10] = {4{1'b0}};
2125       1/1              s8[10] = {3{1'b0}};
2126       1/1              s9[10] = {ID_WIDTH{1'b0}};
2127       1/1              s6[10] = {1{1'b0}};
2128       1/1              s10[10] = 1'b0;
2129       1/1              s11[10] = 1'b0;
2130       1/1              s2[11] = {ADDR_WIDTH{1'b0}};
2131       1/1              s3[11] = {8{1'b0}};
2132       1/1              s4[11] = {3{1'b0}};
2133       1/1              s5[11] = {2{1'b0}};
2134       1/1              s7[11] = {4{1'b0}};
2135       1/1              s8[11] = {3{1'b0}};
2136       1/1              s9[11] = {ID_WIDTH{1'b0}};
2137       1/1              s6[11] = {1{1'b0}};
2138       1/1              s10[11] = 1'b0;
2139       1/1              s11[11] = 1'b0;
2140       1/1              s2[12] = {ADDR_WIDTH{1'b0}};
2141       1/1              s3[12] = {8{1'b0}};
2142       1/1              s4[12] = {3{1'b0}};
2143       1/1              s5[12] = {2{1'b0}};
2144       1/1              s7[12] = {4{1'b0}};
2145       1/1              s8[12] = {3{1'b0}};
2146       1/1              s9[12] = {ID_WIDTH{1'b0}};
2147       1/1              s6[12] = {1{1'b0}};
2148       1/1              s10[12] = 1'b0;
2149       1/1              s11[12] = 1'b0;
2150       1/1              s2[13] = {ADDR_WIDTH{1'b0}};
2151       1/1              s3[13] = {8{1'b0}};
2152       1/1              s4[13] = {3{1'b0}};
2153       1/1              s5[13] = {2{1'b0}};
2154       1/1              s7[13] = {4{1'b0}};
2155       1/1              s8[13] = {3{1'b0}};
2156       1/1              s9[13] = {ID_WIDTH{1'b0}};
2157       1/1              s6[13] = {1{1'b0}};
2158       1/1              s10[13] = 1'b0;
2159       1/1              s11[13] = 1'b0;
2160       1/1              s2[14] = {ADDR_WIDTH{1'b0}};
2161       1/1              s3[14] = {8{1'b0}};
2162       1/1              s4[14] = {3{1'b0}};
2163       1/1              s5[14] = {2{1'b0}};
2164       1/1              s7[14] = {4{1'b0}};
2165       1/1              s8[14] = {3{1'b0}};
2166       1/1              s9[14] = {ID_WIDTH{1'b0}};
2167       1/1              s6[14] = {1{1'b0}};
2168       1/1              s10[14] = 1'b0;
2169       1/1              s11[14] = 1'b0;
2170       1/1              s2[15] = {ADDR_WIDTH{1'b0}};
2171       1/1              s3[15] = {8{1'b0}};
2172       1/1              s4[15] = {3{1'b0}};
2173       1/1              s5[15] = {2{1'b0}};
2174       1/1              s7[15] = {4{1'b0}};
2175       1/1              s8[15] = {3{1'b0}};
2176       1/1              s9[15] = {ID_WIDTH{1'b0}};
2177       1/1              s6[15] = {1{1'b0}};
2178       1/1              s10[15] = 1'b0;
2179       1/1              s11[15] = 1'b0;
2180                    end
2181                    
2182                    assign s12 = (reg_mst0_high_priority &amp; s10[0]) ? 16'b1 : s13 ? s11 : ((s10 &amp; reg_priority_reload) != 16'h0) ? (s10 &amp; reg_priority_reload) : s10;
2183                    assign arb_mid[3] = (~|s12[7:0]);
2184                    assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
2185                    assign arb_mid[1] = (arb_mid[3:2] == 2'h3 &amp; (~|s12[13:12])) | (arb_mid[3:2] == 2'h2 &amp; (~|s12[09:08])) | (arb_mid[3:2] == 2'h1 &amp; (~|s12[05:04])) | (arb_mid[3:2] == 2'h0 &amp; (~|s12[01:00]));
2186                    assign arb_mid[0] = (arb_mid[3:1] == 3'h7 &amp; ~s12[14]) | (arb_mid[3:1] == 3'h6 &amp; ~s12[12]) | (arb_mid[3:1] == 3'h5 &amp; ~s12[10]) | (arb_mid[3:1] == 3'h4 &amp; ~s12[08]) | (arb_mid[3:1] == 3'h3 &amp; ~s12[06]) | (arb_mid[3:1] == 3'h2 &amp; ~s12[04]) | (arb_mid[3:1] == 3'h1 &amp; ~s12[02]) | (arb_mid[3:1] == 3'h0 &amp; ~s12[00]);
2187                    assign aid = {s0,s1};
2188                    assign slv_aready = ~(avalid &amp; ~aready) &amp; outstanding_ready;
2189                    assign addr_outstanding_en = (slv_aready &amp; |s10);
2190                    always @(posedge aclk or negedge aresetn) begin
2191       1/1              if (!aresetn) begin
2192       1/1                  avalid &lt;= 1'b0;
2193                        end
2194                        else begin
2195       1/1                  avalid &lt;= (slv_aready &amp; |s10) | (avalid &amp; ~aready);
2196                        end
2197                    end
2198                    
2199                    always @(posedge aclk or negedge aresetn) begin
2200       1/1              if (!aresetn) begin
2201       1/1                  addr &lt;= {ADDR_WIDTH{1'b0}};
2202       1/1                  len &lt;= 8'h0;
2203       1/1                  size &lt;= 3'h0;
2204       1/1                  burst &lt;= 2'h0;
2205       1/1                  cache &lt;= 4'h0;
2206       1/1                  lock &lt;= 1'b0;
2207       1/1                  prot &lt;= 3'h0;
2208       1/1                  s0 &lt;= {ID_WIDTH{1'b0}};
2209       1/1                  s1 &lt;= 4'h0;
2210                        end
2211       1/1              else if (|s10 &amp; slv_aready) begin
2212       1/1                  addr &lt;= s2[arb_mid];
2213       1/1                  len &lt;= s3[arb_mid];
2214       1/1                  size &lt;= s4[arb_mid];
2215       1/1                  burst &lt;= s5[arb_mid];
2216       1/1                  cache &lt;= s7[arb_mid];
2217       1/1                  lock &lt;= s6[arb_mid];
2218       1/1                  prot &lt;= s8[arb_mid];
2219       1/1                  s0 &lt;= s9[arb_mid];
2220       1/1                  s1 &lt;= arb_mid;
2221                        end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_204866_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2684.html#inst_tag_204866" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_ar_addr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 EXPRESSION (((reg_mst0_high_priority &amp; s10[0])) ? 16'b1 : (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (s13 ? s11 : (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2182
 SUB-EXPRESSION (((s10 &amp; reg_priority_reload) != 16'b0) ? ((s10 &amp; reg_priority_reload)) : s10)
                 -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2184
 EXPRESSION (arb_mid[3] ? ((~|s12[11:8])) : ((~|s12[3:0])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_204866_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2684.html#inst_tag_204866" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_ar_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">296</td>
<td class="rt">187</td>
<td class="rt">63.18 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">100</td>
<td class="rt">67.57 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">87</td>
<td class="rt">58.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">296</td>
<td class="rt">187</td>
<td class="rt">63.18 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">148</td>
<td class="rt">100</td>
<td class="rt">67.57 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">148</td>
<td class="rt">87</td>
<td class="rt">58.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>mst0_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_aid[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arb_mid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>len[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aid[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>avalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mst0_high_priority</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_priority_reload[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_204866_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2684.html#inst_tag_204866" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_ar_addr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">12</td>
<td class="rt">92.31 </td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">2182</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2184</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2011</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2191</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2200</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2182       assign s12 = (reg_mst0_high_priority & s10[0]) ? 16'b1 : s13 ? s11 : ((s10 & reg_priority_reload) != 16'h0) ? (s10 & reg_priority_reload) : s10;
                                                          <font color = "red">-1-</font>           <font color = "green">-2-</font>                                            <font color = "green">-3-</font>      
                                                          <font color = "red">==></font>           <font color = "green">==></font>                                            <font color = "green">==></font>      
                                                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2184       assign arb_mid[2] = arb_mid[3] ? (~|s12[11:08]) : (~|s12[03:00]);
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2011           if (!aresetn) begin
               <font color = "green">-1-</font>  
2012               s14 <= 1'b0;
           <font color = "green">        ==></font>
2013           end
2014           else begin
2015               s14 <= mst0_connect & ~((arb_mid == 4'd0) & slv_aready) & ((~s13 & mst0_avalid & reg_priority_reload[0]) | s14);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2191           if (!aresetn) begin
               <font color = "green">-1-</font>  
2192               avalid <= 1'b0;
           <font color = "green">        ==></font>
2193           end
2194           else begin
2195               avalid <= (slv_aready & |s10) | (avalid & ~aready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2200           if (!aresetn) begin
               <font color = "green">-1-</font>  
2201               addr <= {ADDR_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2202               len <= 8'h0;
2203               size <= 3'h0;
2204               burst <= 2'h0;
2205               cache <= 4'h0;
2206               lock <= 1'b0;
2207               prot <= 3'h0;
2208               s0 <= {ID_WIDTH{1'b0}};
2209               s1 <= 4'h0;
2210           end
2211           else if (|s10 & slv_aready) begin
                    <font color = "green">-2-</font>  
2212               addr <= s2[arb_mid];
           <font color = "green">        ==></font>
2213               len <= s3[arb_mid];
2214               size <= s4[arb_mid];
2215               burst <= s5[arb_mid];
2216               cache <= s7[arb_mid];
2217               lock <= s6[arb_mid];
2218               prot <= s8[arb_mid];
2219               s0 <= s9[arb_mid];
2220               s1 <= arb_mid;
2221           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_204863">
    <li>
      <a href="#inst_tag_204863_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204863_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204863_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204863_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204864">
    <li>
      <a href="#inst_tag_204864_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204864_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204864_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204864_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204865">
    <li>
      <a href="#inst_tag_204865_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204865_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204865_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204865_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_204866">
    <li>
      <a href="#inst_tag_204866_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_204866_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_204866_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_204866_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcbmc301_ds_addr_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
