From 62f36e00c065359707c45d891ba178735e0a5bec Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Mon, 18 Nov 2013 16:48:19 +0100
Subject: [PATCH 428/793] zynq: clk: Move topswitch code from PM driver

This is purely clock code and should be in clock driver.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/mach-zynq/pm.c |   22 +++-------------------
 1 files changed, 3 insertions(+), 19 deletions(-)

diff --git a/arch/arm/mach-zynq/pm.c b/arch/arm/mach-zynq/pm.c
index c944704..bbe622c 100644
--- a/arch/arm/mach-zynq/pm.c
+++ b/arch/arm/mach-zynq/pm.c
@@ -28,25 +28,13 @@
 #include <asm/suspend.h>
 #include "common.h"
 
-#define DDRC_CTRL_REG1_OFFS		0x60
-#define DDRC_DRAM_PARAM_REG3_OFFS	0x20
-#define SCU_CTRL			0
-#define SLCR_TOPSW_CLK_CTRL		0x16c
-
-#define DDRC_CLOCKSTOP_MASK	BIT(23)
-#define DDRC_SELFREFRESH_MASK	BIT(12)
-#define SCU_STBY_EN_MASK	BIT(5)
-#define TOPSW_CLK_CTRL_DIS_MASK	BIT(0)
-
 /* register offsets */
 #define DDRC_CTRL_REG1_OFFS		0x60
 #define DDRC_DRAM_PARAM_REG3_OFFS	0x20
-#define SLCR_TOPSW_CLK_CTRL		0x16c
 
 /* bitfields */
 #define DDRC_CLOCKSTOP_MASK	BIT(23)
 #define DDRC_SELFREFRESH_MASK	BIT(12)
-#define TOPSW_CLK_CTRL_DIS_MASK	BIT(0)
 
 static void __iomem *ddrc_base;
 
@@ -70,9 +58,7 @@ static int zynq_pm_suspend(unsigned long arg)
 	int do_ddrpll_bypass = 1;
 
 	/* Topswitch clock stop disable */
-	reg = xslcr_read(SLCR_TOPSW_CLK_CTRL);
-	reg |= TOPSW_CLK_CTRL_DIS_MASK;
-	xslcr_write(reg, SLCR_TOPSW_CLK_CTRL);
+	zynq_clk_topswitch_disable();
 
 	/* A9 clock gating */
 	asm volatile ("mrc  p15, 0, r12, c15, c0, 0\n"
@@ -107,10 +93,8 @@ static int zynq_pm_suspend(unsigned long arg)
 		kfree(ocm_swap_area);
 	}
 
-	/* Topswitch clock stop disable */
-	reg = xslcr_read(SLCR_TOPSW_CLK_CTRL);
-	reg &= ~TOPSW_CLK_CTRL_DIS_MASK;
-	xslcr_write(reg, SLCR_TOPSW_CLK_CTRL);
+	/* Topswitch clock stop enable */
+	zynq_clk_topswitch_enable();
 
 	/* A9 clock gating */
 	asm volatile ("mrc  p15, 0, r12, c15, c0, 0\n"
-- 
1.7.5.4

