// Seed: 2934531490
module module_0;
  wire id_1;
  wire id_3;
  logic [7:0] id_4;
  always $display(id_1);
  id_6 :
  assert property (@(posedge -1) -1) begin : LABEL_0
    id_1 = id_2[-1];
  end
  assign this = id_4[-1'b0];
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    id_5,
    input uwire id_3
);
  module_0 modCall_1 ();
  id_6(
      id_3, id_1, id_1 < -1
  );
  assign id_5 = id_5;
endmodule
