Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 55169b99c2b44eb8a70ebcad2f5b54d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SevenSegments_tb_behav xil_defaultlib.SevenSegments_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SevenSegments [sevensegments_default]
Compiling architecture behavioral of entity xil_defaultlib.sevensegments_tb
Built simulation snapshot SevenSegments_tb_behav
