<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<<<<<<< HEAD
<meta name="generator" content="Doxygen 1.8.11"/>
=======
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
>>>>>>> upstream/master
<title>dp: XDp_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
<<<<<<< HEAD
  $(window).load(resizeHeight);
=======
>>>>>>> upstream/master
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">dp
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<<<<<<< HEAD
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
=======
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
>>>>>>> upstream/master
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_dp___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XDp_Config Struct Reference<div class="ingroups"><a class="el" href="group__dp__v5__1.html">Dp_v5_1</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<<<<<<< HEAD
=======

<p>This typedef contains configuration information for the DisplayPort core.  
 <a href="struct_x_dp___config.html#details">More...</a></p>
>>>>>>> upstream/master
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1a2be6837a807d11e38d7e18eb73acc0"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a1a2be6837a807d11e38d7e18eb73acc0">DeviceId</a></td></tr>
<<<<<<< HEAD
<tr class="separator:a1a2be6837a807d11e38d7e18eb73acc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26db9b137de6560d3b2690f0d4acaed0"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a26db9b137de6560d3b2690f0d4acaed0">BaseAddr</a></td></tr>
<tr class="separator:a26db9b137de6560d3b2690f0d4acaed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0799787a21f54ae0eddb8de0b7cf14"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a9a0799787a21f54ae0eddb8de0b7cf14">SAxiClkHz</a></td></tr>
<tr class="separator:a9a0799787a21f54ae0eddb8de0b7cf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2987e7be375659d959a7e97a96f035a"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ab2987e7be375659d959a7e97a96f035a">MaxLaneCount</a></td></tr>
<tr class="separator:ab2987e7be375659d959a7e97a96f035a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365f2d8d2631612e1946901662a64b0b"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a365f2d8d2631612e1946901662a64b0b">MaxLinkRate</a></td></tr>
<tr class="separator:a365f2d8d2631612e1946901662a64b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f284f0e071c5a742ac50c143ea66a47"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a3f284f0e071c5a742ac50c143ea66a47">QuadPixelEn</a></td></tr>
<tr class="separator:a3f284f0e071c5a742ac50c143ea66a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd1f6452601ab45a534e5e567cef1e6"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a8bd1f6452601ab45a534e5e567cef1e6">DualPixelEn</a></td></tr>
<tr class="separator:a8bd1f6452601ab45a534e5e567cef1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804bd984a9fe7f1e19d780bf57ed17a7"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a804bd984a9fe7f1e19d780bf57ed17a7">YCrCbEn</a></td></tr>
<tr class="separator:a804bd984a9fe7f1e19d780bf57ed17a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b41ca69bf5e0ae7300c9a5abd5b34fe"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a9b41ca69bf5e0ae7300c9a5abd5b34fe">YOnlyEn</a></td></tr>
<tr class="separator:a9b41ca69bf5e0ae7300c9a5abd5b34fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55c96c3cb3b68375ef00270f99624c4"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ad55c96c3cb3b68375ef00270f99624c4">PayloadDataWidth</a></td></tr>
<tr class="separator:ad55c96c3cb3b68375ef00270f99624c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b28d245a94a32d3cf47f2a48044ed3d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a2b28d245a94a32d3cf47f2a48044ed3d">SecondaryChEn</a></td></tr>
<tr class="separator:a2b28d245a94a32d3cf47f2a48044ed3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6d4ff74a97c61024cb9d01208beb15"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#aca6d4ff74a97c61024cb9d01208beb15">NumAudioChs</a></td></tr>
<tr class="separator:aca6d4ff74a97c61024cb9d01208beb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2199240482b0fe872899ab24eb65cab"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ad2199240482b0fe872899ab24eb65cab">MstSupport</a></td></tr>
<tr class="separator:ad2199240482b0fe872899ab24eb65cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f28705ad36d2977c7000949184fb9c"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a19f28705ad36d2977c7000949184fb9c">NumMstStreams</a></td></tr>
<tr class="separator:a19f28705ad36d2977c7000949184fb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1632df176c6aa05831f6456bc8c0ea6e"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a1632df176c6aa05831f6456bc8c0ea6e">DpProtocol</a></td></tr>
<tr class="separator:a1632df176c6aa05831f6456bc8c0ea6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d4f2f8c4557a548f9a0d32fe39ef18"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a69d4f2f8c4557a548f9a0d32fe39ef18">IsRx</a></td></tr>
<tr class="separator:a69d4f2f8c4557a548f9a0d32fe39ef18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a26db9b137de6560d3b2690f0d4acaed0"></a>
=======
<tr class="memdesc:a1a2be6837a807d11e38d7e18eb73acc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device instance ID.  <a href="#a1a2be6837a807d11e38d7e18eb73acc0">More...</a><br /></td></tr>
<tr class="separator:a1a2be6837a807d11e38d7e18eb73acc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26db9b137de6560d3b2690f0d4acaed0"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a26db9b137de6560d3b2690f0d4acaed0">BaseAddr</a></td></tr>
<tr class="memdesc:a26db9b137de6560d3b2690f0d4acaed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The base address of the core instance.  <a href="#a26db9b137de6560d3b2690f0d4acaed0">More...</a><br /></td></tr>
<tr class="separator:a26db9b137de6560d3b2690f0d4acaed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0799787a21f54ae0eddb8de0b7cf14"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a9a0799787a21f54ae0eddb8de0b7cf14">SAxiClkHz</a></td></tr>
<tr class="memdesc:a9a0799787a21f54ae0eddb8de0b7cf14"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock frequency of the core instance's S_AXI_ACLK port.  <a href="#a9a0799787a21f54ae0eddb8de0b7cf14">More...</a><br /></td></tr>
<tr class="separator:a9a0799787a21f54ae0eddb8de0b7cf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2987e7be375659d959a7e97a96f035a"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ab2987e7be375659d959a7e97a96f035a">MaxLaneCount</a></td></tr>
<tr class="memdesc:ab2987e7be375659d959a7e97a96f035a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum lane count supported by this core instance.  <a href="#ab2987e7be375659d959a7e97a96f035a">More...</a><br /></td></tr>
<tr class="separator:ab2987e7be375659d959a7e97a96f035a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365f2d8d2631612e1946901662a64b0b"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a365f2d8d2631612e1946901662a64b0b">MaxLinkRate</a></td></tr>
<tr class="memdesc:a365f2d8d2631612e1946901662a64b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum link rate supported by this core instance.  <a href="#a365f2d8d2631612e1946901662a64b0b">More...</a><br /></td></tr>
<tr class="separator:a365f2d8d2631612e1946901662a64b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1848e773ea65e28aa85440c72c4bc9bd"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a1848e773ea65e28aa85440c72c4bc9bd">MaxBitsPerColor</a></td></tr>
<tr class="memdesc:a1848e773ea65e28aa85440c72c4bc9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum bits/color supported by this core instance.  <a href="#a1848e773ea65e28aa85440c72c4bc9bd">More...</a><br /></td></tr>
<tr class="separator:a1848e773ea65e28aa85440c72c4bc9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f284f0e071c5a742ac50c143ea66a47"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a3f284f0e071c5a742ac50c143ea66a47">QuadPixelEn</a></td></tr>
<tr class="memdesc:a3f284f0e071c5a742ac50c143ea66a47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad pixel support by this core instance.  <a href="#a3f284f0e071c5a742ac50c143ea66a47">More...</a><br /></td></tr>
<tr class="separator:a3f284f0e071c5a742ac50c143ea66a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd1f6452601ab45a534e5e567cef1e6"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a8bd1f6452601ab45a534e5e567cef1e6">DualPixelEn</a></td></tr>
<tr class="memdesc:a8bd1f6452601ab45a534e5e567cef1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual pixel support by this core instance.  <a href="#a8bd1f6452601ab45a534e5e567cef1e6">More...</a><br /></td></tr>
<tr class="separator:a8bd1f6452601ab45a534e5e567cef1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804bd984a9fe7f1e19d780bf57ed17a7"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a804bd984a9fe7f1e19d780bf57ed17a7">YCrCbEn</a></td></tr>
<tr class="memdesc:a804bd984a9fe7f1e19d780bf57ed17a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">YCrCb format support by this core instance.  <a href="#a804bd984a9fe7f1e19d780bf57ed17a7">More...</a><br /></td></tr>
<tr class="separator:a804bd984a9fe7f1e19d780bf57ed17a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b41ca69bf5e0ae7300c9a5abd5b34fe"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a9b41ca69bf5e0ae7300c9a5abd5b34fe">YOnlyEn</a></td></tr>
<tr class="memdesc:a9b41ca69bf5e0ae7300c9a5abd5b34fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">YOnly format support by this core instance.  <a href="#a9b41ca69bf5e0ae7300c9a5abd5b34fe">More...</a><br /></td></tr>
<tr class="separator:a9b41ca69bf5e0ae7300c9a5abd5b34fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55c96c3cb3b68375ef00270f99624c4"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ad55c96c3cb3b68375ef00270f99624c4">PayloadDataWidth</a></td></tr>
<tr class="memdesc:ad55c96c3cb3b68375ef00270f99624c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The payload data width used by this core instance.  <a href="#ad55c96c3cb3b68375ef00270f99624c4">More...</a><br /></td></tr>
<tr class="separator:ad55c96c3cb3b68375ef00270f99624c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b28d245a94a32d3cf47f2a48044ed3d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a2b28d245a94a32d3cf47f2a48044ed3d">SecondaryChEn</a></td></tr>
<tr class="memdesc:a2b28d245a94a32d3cf47f2a48044ed3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This core instance supports audio packets being sent by the secondary channel.  <a href="#a2b28d245a94a32d3cf47f2a48044ed3d">More...</a><br /></td></tr>
<tr class="separator:a2b28d245a94a32d3cf47f2a48044ed3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6d4ff74a97c61024cb9d01208beb15"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#aca6d4ff74a97c61024cb9d01208beb15">NumAudioChs</a></td></tr>
<tr class="memdesc:aca6d4ff74a97c61024cb9d01208beb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of audio channels supported by this core instance.  <a href="#aca6d4ff74a97c61024cb9d01208beb15">More...</a><br /></td></tr>
<tr class="separator:aca6d4ff74a97c61024cb9d01208beb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2199240482b0fe872899ab24eb65cab"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#ad2199240482b0fe872899ab24eb65cab">MstSupport</a></td></tr>
<tr class="memdesc:ad2199240482b0fe872899ab24eb65cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-stream transport (MST) mode is enabled by this core instance.  <a href="#ad2199240482b0fe872899ab24eb65cab">More...</a><br /></td></tr>
<tr class="separator:ad2199240482b0fe872899ab24eb65cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f28705ad36d2977c7000949184fb9c"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a19f28705ad36d2977c7000949184fb9c">NumMstStreams</a></td></tr>
<tr class="memdesc:a19f28705ad36d2977c7000949184fb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total number of MST streams supported by this core instance.  <a href="#a19f28705ad36d2977c7000949184fb9c">More...</a><br /></td></tr>
<tr class="separator:a19f28705ad36d2977c7000949184fb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1632df176c6aa05831f6456bc8c0ea6e"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a1632df176c6aa05831f6456bc8c0ea6e">DpProtocol</a></td></tr>
<tr class="memdesc:a1632df176c6aa05831f6456bc8c0ea6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DisplayPort protocol version that this core instance is configured for.  <a href="#a1632df176c6aa05831f6456bc8c0ea6e">More...</a><br /></td></tr>
<tr class="separator:a1632df176c6aa05831f6456bc8c0ea6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d4f2f8c4557a548f9a0d32fe39ef18"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dp___config.html#a69d4f2f8c4557a548f9a0d32fe39ef18">IsRx</a></td></tr>
<tr class="memdesc:a69d4f2f8c4557a548f9a0d32fe39ef18"><td class="mdescLeft">&#160;</td><td class="mdescRight">The type of DisplayPort core.  <a href="#a69d4f2f8c4557a548f9a0d32fe39ef18">More...</a><br /></td></tr>
<tr class="separator:a69d4f2f8c4557a548f9a0d32fe39ef18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains configuration information for the DisplayPort core. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a26db9b137de6560d3b2690f0d4acaed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26db9b137de6560d3b2690f0d4acaed0">&#9670;&nbsp;</a></span>BaseAddr</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XDp_Config::BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The base address of the core instance. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#ga99e89fe4b5550c32cef410fffab99318">XDp_CfgInitialize()</a>, <a class="el" href="group__dp__v5__1.html#gaa1d4f025616d218cff6dc47ca3456ff4">XDp_IsLaneCountValid()</a>, <a class="el" href="group__dp__v5__1.html#ga9d79454f81efc1e0073a3a4b4591db76">XDp_RxAllocatePayloadStream()</a>, <a class="el" href="group__dp__v5__1.html#gac946b1c8836833f0c1f0ff321a92bfc7">XDp_RxAudioDis()</a>, <a class="el" href="group__dp__v5__1.html#ga85656ea0eb2f4208877f724413a25c3f">XDp_RxAudioEn()</a>, <a class="el" href="group__dp__v5__1.html#gaec7d0a8c9e4b593ccdcb82e9d1e7f28d">XDp_RxCheckLinkStatus()</a>, <a class="el" href="group__dp__v5__1.html#ga395b87d147ea149bbc51dc6f2d72fedd">XDp_RxDtgDis()</a>, <a class="el" href="group__dp__v5__1.html#ga5e8030bf5d75d0d33d65480200472f10">XDp_RxDtgEn()</a>, <a class="el" href="group__dp__v5__1.html#ga8ee156df7f22a63cf2f0dfd0e7a5a05e">XDp_RxGenerateHpdInterrupt()</a>, <a class="el" href="group__dp__v5__1.html#ga786a18b28d9ee495ee41ef0e55d7364e">XDp_RxGetBpc()</a>, <a class="el" href="group__dp__v5__1.html#ga330db0406db0b2b53ec297eb55adfd73">XDp_RxGetColorComponent()</a>, <a class="el" href="group__dp__v5__1.html#ga4bd465055f990598d2554b065a295c04">XDp_RxInterruptDisable()</a>, <a class="el" href="group__dp__v5__1.html#ga80768e1423577f78e4b47f99f888a927">XDp_RxInterruptEnable()</a>, <a class="el" href="group__dp__v5__1.html#ga95a5a3a3847224ef0b1b6d92ec9d98c9">XDp_RxMstExposePort()</a>, <a class="el" href="group__dp__v5__1.html#ga72b986d04f010b45bbe91bce36436e76">XDp_RxSetIntrUnplugHandler()</a>, <a class="el" href="group__dp__v5__1.html#ga424d3b46101c70b80d79047d75227fa8">XDp_RxSetLaneCount()</a>, <a class="el" href="group__dp__v5__1.html#gadec695a2a4bef83f000d3082ce30a034">XDp_RxSetLineReset()</a>, <a class="el" href="group__dp__v5__1.html#gaf65a177db143ac0cff1f44f155673c22">XDp_RxSetLinkRate()</a>, <a class="el" href="group__dp__v5__1.html#ga5222dbc2986980ba1f5edfa42084eaa4">XDp_RxSetUserPixelWidth()</a>, <a class="el" href="group__dp__v5__1.html#ga506720dc403caa084533c26e52ae464b">XDp_SelfTest()</a>, <a class="el" href="group__dp__v5__1.html#gacc090668c8e38604941daa1f5a359431">XDp_TxAllocatePayloadVcIdTable()</a>, <a class="el" href="group__dp__v5__1.html#ga5ba215b5d2d3ada4c90aafb36f4ed74a">XDp_TxClearMsaValues()</a>, <a class="el" href="group__dp__v5__1.html#ga2ebce10cc5382091395edb1e106f4ad1">XDp_TxDisableMainLink()</a>, <a class="el" href="group__dp__v5__1.html#ga400f2bfe7aa6c820e915afd0fb685779">XDp_TxEnableMainLink()</a>, <a class="el" href="group__dp__v5__1.html#ga04b03753ee278bdac3e2262b99366493">XDp_TxEstablishLink()</a>, <a class="el" href="group__dp__v5__1.html#ga3305ff3687d4c994d2200ad861828295">XDp_TxIsConnected()</a>, <a class="el" href="group__dp__v5__1.html#ga4d4040715b5a0c02ea8e863aaae13bf5">XDp_TxMstDisable()</a>, <a class="el" href="group__dp__v5__1.html#ga9ea5a1e175846bc39b73cb43e4adc93b">XDp_TxMstEnable()</a>, <a class="el" href="group__dp__v5__1.html#ga89c4158905d36c050a2f77cd70ebef11">XDp_TxResetPhy()</a>, <a class="el" href="group__dp__v5__1.html#ga63402c58ed10a4c59aa0757970351fbe">XDp_TxSetDownspread()</a>, <a class="el" href="group__dp__v5__1.html#ga266286fa19c4e031a7de23fab583ba4f">XDp_TxSetEnhancedFrameMode()</a>, <a class="el" href="group__dp__v5__1.html#ga2eee185e6b432dda6a7ab410b5e78541">XDp_TxSetLaneCount()</a>, <a class="el" href="group__dp__v5__1.html#gae01933583cbbbe16c3582d7440f10a2e">XDp_TxSetLinkRate()</a>, <a class="el" href="group__dp__v5__1.html#ga123f88a702fe841a63f3d0a4bb7aaf09">XDp_TxSetMsaValues()</a>, <a class="el" href="group__dp__v5__1.html#gaaedf47a4635bd225559da3b5cc4c6ac0">XDp_TxSetPhyPolarityAll()</a>, <a class="el" href="group__dp__v5__1.html#gae829b18d0b930de7a7851172b2bd41bb">XDp_TxSetPhyPolarityLane()</a>, and <a class="el" href="group__dp__v5__1.html#ga60da59209c30be099d00f0053a0e809d">XDp_TxSetScrambler()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a2be6837a807d11e38d7e18eb73acc0"></a>
=======
<p class="reference">Referenced by <a class="el" href="xdp__selftest__example_8c.html#a49dea84bb9db95f42fe9f4026515f8a4">Dp_SelfTestExample()</a>, <a class="el" href="xdp__tx__example__common_8h.html#a7890171f707168d57a1ee86a34eede68">Dptx_SetupExample()</a>, <a class="el" href="group__dp__v5__1.html#ga99e89fe4b5550c32cef410fffab99318">XDp_CfgInitialize()</a>, and <a class="el" href="group__dp__v5__1.html#ga9d79454f81efc1e0073a3a4b4591db76">XDp_RxAllocatePayloadStream()</a>.</p>

</div>
</div>
<a id="a1a2be6837a807d11e38d7e18eb73acc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2be6837a807d11e38d7e18eb73acc0">&#9670;&nbsp;</a></span>DeviceId</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XDp_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device instance ID. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a1632df176c6aa05831f6456bc8c0ea6e"></a>
=======
<a id="a1632df176c6aa05831f6456bc8c0ea6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1632df176c6aa05831f6456bc8c0ea6e">&#9670;&nbsp;</a></span>DpProtocol</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::DpProtocol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The DisplayPort protocol version that this core instance is configured for. </p>
<p>0 = v1.1a, 1 = v1.2. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#ga424d3b46101c70b80d79047d75227fa8">XDp_RxSetLaneCount()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bd1f6452601ab45a534e5e567cef1e6"></a>
=======
</div>
</div>
<a id="a8bd1f6452601ab45a534e5e567cef1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd1f6452601ab45a534e5e567cef1e6">&#9670;&nbsp;</a></span>DualPixelEn</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::DualPixelEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual pixel support by this core instance. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a69d4f2f8c4557a548f9a0d32fe39ef18"></a>
=======
<a id="a69d4f2f8c4557a548f9a0d32fe39ef18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d4f2f8c4557a548f9a0d32fe39ef18">&#9670;&nbsp;</a></span>IsRx</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::IsRx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The type of DisplayPort core. </p>
<p>0 = TX, 1 = RX. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a1848e773ea65e28aa85440c72c4bc9bd"></a>
=======
<a id="a1848e773ea65e28aa85440c72c4bc9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1848e773ea65e28aa85440c72c4bc9bd">&#9670;&nbsp;</a></span>MaxBitsPerColor</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::MaxBitsPerColor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum bits/color supported by this core instance. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="ab2987e7be375659d959a7e97a96f035a"></a>
=======
<a id="ab2987e7be375659d959a7e97a96f035a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2987e7be375659d959a7e97a96f035a">&#9670;&nbsp;</a></span>MaxLaneCount</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::MaxLaneCount</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum lane count supported by this core instance. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#gaa1d4f025616d218cff6dc47ca3456ff4">XDp_IsLaneCountValid()</a>, <a class="el" href="group__dp__v5__1.html#ga04b03753ee278bdac3e2262b99366493">XDp_TxEstablishLink()</a>, <a class="el" href="group__dp__v5__1.html#ga831242817739efb8ec76f65b317b00c7">XDp_TxGetRxCapabilities()</a>, and <a class="el" href="group__dp__v5__1.html#ga89c4158905d36c050a2f77cd70ebef11">XDp_TxResetPhy()</a>.</p>

</div>
</div>
<a class="anchor" id="a365f2d8d2631612e1946901662a64b0b"></a>
=======
<p class="reference">Referenced by <a class="el" href="group__dp__v5__1.html#gaa1d4f025616d218cff6dc47ca3456ff4">XDp_IsLaneCountValid()</a>.</p>

</div>
</div>
<a id="a365f2d8d2631612e1946901662a64b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365f2d8d2631612e1946901662a64b0b">&#9670;&nbsp;</a></span>MaxLinkRate</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::MaxLinkRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum link rate supported by this core instance. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#gaa1d4f025616d218cff6dc47ca3456ff4">XDp_IsLaneCountValid()</a>, <a class="el" href="group__dp__v5__1.html#ga57017c66cf4d3bcf72d257368119e008">XDp_IsLinkRateValid()</a>, and <a class="el" href="group__dp__v5__1.html#ga831242817739efb8ec76f65b317b00c7">XDp_TxGetRxCapabilities()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2199240482b0fe872899ab24eb65cab"></a>
=======
<p class="reference">Referenced by <a class="el" href="group__dp__v5__1.html#ga57017c66cf4d3bcf72d257368119e008">XDp_IsLinkRateValid()</a>.</p>

</div>
</div>
<a id="ad2199240482b0fe872899ab24eb65cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2199240482b0fe872899ab24eb65cab">&#9670;&nbsp;</a></span>MstSupport</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::MstSupport</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multi-stream transport (MST) mode is enabled by this core instance. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#gaa1d4f025616d218cff6dc47ca3456ff4">XDp_IsLaneCountValid()</a>, and <a class="el" href="group__dp__v5__1.html#ga4e381b64a7c146f4445dec587af71026">XDp_TxMstCapable()</a>.</p>

</div>
</div>
<a class="anchor" id="aca6d4ff74a97c61024cb9d01208beb15"></a>
=======
</div>
</div>
<a id="aca6d4ff74a97c61024cb9d01208beb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6d4ff74a97c61024cb9d01208beb15">&#9670;&nbsp;</a></span>NumAudioChs</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::NumAudioChs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of audio channels supported by this core instance. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a19f28705ad36d2977c7000949184fb9c"></a>
=======
<a id="a19f28705ad36d2977c7000949184fb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f28705ad36d2977c7000949184fb9c">&#9670;&nbsp;</a></span>NumMstStreams</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::NumMstStreams</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total number of MST streams supported by this core instance. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="ad55c96c3cb3b68375ef00270f99624c4"></a>
=======
<a id="ad55c96c3cb3b68375ef00270f99624c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55c96c3cb3b68375ef00270f99624c4">&#9670;&nbsp;</a></span>PayloadDataWidth</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::PayloadDataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The payload data width used by this core instance. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#gadec695a2a4bef83f000d3082ce30a034">XDp_RxSetLineReset()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f284f0e071c5a742ac50c143ea66a47"></a>
=======
</div>
</div>
<a id="a3f284f0e071c5a742ac50c143ea66a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f284f0e071c5a742ac50c143ea66a47">&#9670;&nbsp;</a></span>QuadPixelEn</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::QuadPixelEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quad pixel support by this core instance. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a9a0799787a21f54ae0eddb8de0b7cf14"></a>
=======
<a id="a9a0799787a21f54ae0eddb8de0b7cf14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0799787a21f54ae0eddb8de0b7cf14">&#9670;&nbsp;</a></span>SAxiClkHz</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDp_Config::SAxiClkHz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The clock frequency of the core instance's S_AXI_ACLK port. </p>

<<<<<<< HEAD
<p>Referenced by <a class="el" href="group__dp__v5__1.html#gaa1d4f025616d218cff6dc47ca3456ff4">XDp_IsLaneCountValid()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b28d245a94a32d3cf47f2a48044ed3d"></a>
=======
</div>
</div>
<a id="a2b28d245a94a32d3cf47f2a48044ed3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b28d245a94a32d3cf47f2a48044ed3d">&#9670;&nbsp;</a></span>SecondaryChEn</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::SecondaryChEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This core instance supports audio packets being sent by the secondary channel. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a804bd984a9fe7f1e19d780bf57ed17a7"></a>
=======
<a id="a804bd984a9fe7f1e19d780bf57ed17a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804bd984a9fe7f1e19d780bf57ed17a7">&#9670;&nbsp;</a></span>YCrCbEn</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::YCrCbEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>YCrCb format support by this core instance. </p>

</div>
</div>
<<<<<<< HEAD
<a class="anchor" id="a9b41ca69bf5e0ae7300c9a5abd5b34fe"></a>
=======
<a id="a9b41ca69bf5e0ae7300c9a5abd5b34fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b41ca69bf5e0ae7300c9a5abd5b34fe">&#9670;&nbsp;</a></span>YOnlyEn</h2>

>>>>>>> upstream/master
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDp_Config::YOnlyEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>YOnly format support by this core instance. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
