
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.723905                       # Number of seconds simulated
sim_ticks                                723904713000                       # Number of ticks simulated
final_tick                               1464260542500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42215                       # Simulator instruction rate (inst/s)
host_op_rate                                    53161                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15279714                       # Simulator tick rate (ticks/s)
host_mem_usage                                7227724                       # Number of bytes of host memory used
host_seconds                                 47376.85                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2518585035                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        35840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        89216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             125056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        35840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        95424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1491                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        49509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       123243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                172752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        49509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            49509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          131818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               131818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          131818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        49509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       123243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               304570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1954                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1491                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1954                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 125056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   93760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  125056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               45                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  713582780000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1954                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.897436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.753179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    97.318793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1309     64.55%     64.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          584     28.80%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           85      4.19%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      1.04%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.69%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.25%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.20%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2028                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           84                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.130952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.523702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.073406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17             8      9.52%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            11     13.10%     22.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            20     23.81%     46.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            17     20.24%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             6      7.14%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            11     13.10%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             3      3.57%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             4      4.76%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      1.19%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             1      1.19%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      1.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      1.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            84                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           84                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.440476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.406328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.19%     34.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     54.76%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      9.52%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            84                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    510491500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               547129000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9770000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    261254.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               280004.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      845                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     546                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  207135785.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    40.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9881760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5252280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8189580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5005980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         995716800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            336818130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             67403040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1724037960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1576411200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     171915593445                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           176644388985                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.016078                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         712684001750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    142373500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     424368000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 715104353500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4105240750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     347613250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3780764000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4598160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2443980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5761980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2641320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         495399840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            185910060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             36570240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       771065790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       826899360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     172840716045                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           175172075895                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.982229                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         710205318500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     78749500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     211180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 719557296000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2153373750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     213182000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1690931750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4171955                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           756564527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4172979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.300823                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   130.113081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   893.886919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.127064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.872936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1299814413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1299814413                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    422998029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       422998029                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213091001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213091001                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1461914                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1461914                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161849                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161849                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    636089030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        636089030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    637550944                       # number of overall hits
system.cpu.dcache.overall_hits::total       637550944                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6566120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6566120                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3310964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3310964                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        69489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        69489                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9877084                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9877084                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9946573                       # number of overall misses
system.cpu.dcache.overall_misses::total       9946573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  79848180500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  79848180500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  37111311651                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37111311651                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 116959492151                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 116959492151                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 116959492151                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 116959492151                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    429564149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    429564149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216401965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216401965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1531403                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1531403                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    645966114                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    645966114                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    647497517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    647497517                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015286                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015300                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.045376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045376                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000043                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000043                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.015290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.015362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015362                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12160.633753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12160.633753                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11208.612250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11208.612250                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11841.500199                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11841.500199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11758.772811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11758.772811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       472806                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          572                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27913                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              74                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.938559                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.729730                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3611858                       # number of writebacks
system.cpu.dcache.writebacks::total           3611858                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3170338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3170338                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2570401                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2570401                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5740739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5740739                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5740739                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5740739                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3395782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3395782                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       740563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       740563                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        35705                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35705                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4136345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4136345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4172050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4172050                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  41498140500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41498140500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9065223495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9065223495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    431887500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    431887500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  50563363995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50563363995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  50995251495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50995251495                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.023315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.023315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000043                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006403                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006403                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006443                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12220.496045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12220.496045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12240.988944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12240.988944                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12095.994959                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12095.994959                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12224.165053                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12224.165053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12223.068155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12223.068155                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3655172                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.455818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           734404598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3655684                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            200.893895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    59.422178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   452.033640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.116059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.882878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         940384376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        940384376                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    464569973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       464569973                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    464569973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        464569973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    464569973                       # number of overall hits
system.cpu.icache.overall_hits::total       464569973                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3794573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3794573                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3794573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3794573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3794573                       # number of overall misses
system.cpu.icache.overall_misses::total       3794573                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  48770289497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48770289497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  48770289497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48770289497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  48770289497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48770289497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    468364546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    468364546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    468364546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    468364546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    468364546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    468364546                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008102                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008102                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12852.642312                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12852.642312                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12852.642312                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12852.642312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12852.642312                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12852.642312                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3655172                       # number of writebacks
system.cpu.icache.writebacks::total           3655172                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       139288                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       139288                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       139288                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       139288                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       139288                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       139288                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3655285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3655285                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3655285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3655285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3655285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3655285                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  44283785497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44283785497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  44283785497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44283785497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  44283785497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44283785497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.007804                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007804                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.007804                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007804                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12115.002113                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12115.002113                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12115.002113                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12115.002113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12115.002113                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12115.002113                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      1917                       # number of replacements
system.l2.tags.tagsinuse                 32661.693262                       # Cycle average of tags in use
system.l2.tags.total_refs                    25855119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34594                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    747.387379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks              85                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2236.047794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      29244.755335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   370.654921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   725.235211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.068239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.892479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.011311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.022132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32677                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997223                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 122696170                       # Number of tag accesses
system.l2.tags.data_accesses                122696170                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3611858                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3611858                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3463327                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3463327                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data          102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  102                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       740318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                740318                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      3654613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3654613                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3430240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3430240                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       3654613                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4170558                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7825171                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3654613                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4170558                       # number of overall hits
system.l2.overall_hits::total                 7825171                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 143                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              560                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         1254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1254                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1397                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1957                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          560                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1397                       # number of overall misses
system.l2.overall_misses::total                  1957                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     19642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19642500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    116736500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116736500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    500028500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    500028500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    116736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    519671000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        636407500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    116736500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    519671000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       636407500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3611858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3611858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3463327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3463327                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       740461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            740461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      3655173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3655173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3431494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3431494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3655173                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4171955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7827128                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3655173                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4171955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7827128                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000193                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000153                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000365                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000153                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000250                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000153                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000250                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 137360.139860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137360.139860                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 208458.035714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 208458.035714                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 398746.810207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 398746.810207                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 208458.035714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 371990.694345                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 325195.452223                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 208458.035714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 371990.694345                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 325195.452223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1491                       # number of writebacks
system.l2.writebacks::total                      1491                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            143                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         1251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1251                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1954                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     18212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    111136500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111136500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    487324000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    487324000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    111136500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    505536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    616673000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    111136500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    505536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    616673000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000250                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000250                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 127360.139860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127360.139860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 198458.035714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 198458.035714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 389547.561950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 389547.561950                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 198458.035714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 362651.721664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 315595.189355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 198458.035714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 362651.721664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 315595.189355                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3871                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1491                       # Transaction distribution
system.membus.trans_dist::CleanEvict              426                       # Transaction distribution
system.membus.trans_dist::ReadExReq               143                       # Transaction distribution
system.membus.trans_dist::ReadExResp              143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1811                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       220480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  220480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1954                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4917500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5060500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       254068172                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    167468601                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     31045349                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    175786512                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       138132597                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.579747                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        32553855                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        25051                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     11493531                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     10096268                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1397263                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1239043                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1464260542500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1447832394                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    556655660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1521494722                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           254068172                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    180782720                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             856021775                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        62163518                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          680                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         468364546                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      13590670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1443760009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.332088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.325388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        621094938     43.02%     43.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        208996637     14.48%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        126786666      8.78%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        486881768     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1443760009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.175482                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.050878                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        555579444                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      76604182                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         768524735                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      12645195                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       30406441                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    123696802                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        709758                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1756891979                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      91598062                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       30406441                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        621563353                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        32227583                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5090469                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         714610433                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      39861718                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1657409233                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      45600879                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        962090                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          10006                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       26096356                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10299920                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        14031                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2175435273                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    9615807138                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1549378807                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    732227512                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658488627                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        516946627                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       188355                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       188323                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29199458                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    479375999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    267439134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8005458                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18755418                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1615982281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       533218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1500442161                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      9303106                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    356384851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    922575010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        46949                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1443760009                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.039260                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.131729                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    614061621     42.53%     42.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    385004109     26.67%     69.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    265382510     18.38%     87.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    140348358      9.72%     97.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     33047031      2.29%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4813321      0.33%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       474838      0.03%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       501567      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       126654      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1443760009                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        39581463     16.65%     16.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         122276      0.05%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       500965      0.21%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       261904      0.11%     17.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       411033      0.17%     17.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         2363      0.00%     17.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       271747      0.11%     17.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       299894      0.13%     17.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2240599      0.94%     18.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            8      0.00%     18.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       87413555     36.77%     55.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     106598520     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     612319005     40.81%     40.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       602945      0.04%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     24948771      1.66%     42.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     27343452      1.82%     44.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      8780179      0.59%     44.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2141365      0.14%     45.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     40852082      2.72%     47.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23639890      1.58%     49.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44106832      2.94%     52.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1491874      0.10%     52.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    288684539     19.24%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    192183809     12.81%     84.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    178585296     11.90%     96.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     54762122      3.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1500442161                       # Type of FU issued
system.switch_cpus.iq.rate                   1.036337                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           237704327                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.158423                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3927533822                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1527838290                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1055627691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    764117941                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    445106162                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    367896043                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1354107787                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       384038701                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10241827                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    112368184                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       640824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       106908                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     50273671                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      7413239                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        98196                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       30406441                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        25465682                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3992909                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1616547594                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     479375999                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    267439134                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       181240                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       4073190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       106908                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     17789509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     14341798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     32131307                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1451322196                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     446681843                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     49119964                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 32095                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            685300468                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        177197636                       # Number of branches executed
system.switch_cpus.iew.exec_stores          238618625                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.002410                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1426823247                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1423523734                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         651988466                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1152833077                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.983210                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.565553                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    315289049                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     30370031                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1387907673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.907942                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.652047                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    847861975     61.09%     61.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    266242761     19.18%     80.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110082840      7.93%     88.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59930330      4.32%     92.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37701748      2.72%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19076113      1.37%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11198925      0.81%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5945081      0.43%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     29867900      2.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1387907673                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008664                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260139305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584173273                       # Number of memory references committed
system.switch_cpus.commit.loads             367007810                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155343110                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343119665                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995417519                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21578076                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512588301     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579680      0.05%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23880868      1.90%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25819237      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6926263      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140749      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39083149      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23279022      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41511979      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156784      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208428397     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169604025     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158579413     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47561438      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260139305                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      29867900                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2933458988                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3206828100                       # The number of ROB writes
system.switch_cpus.timesIdled                 1177677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 4072385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260130641                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.447832                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.447832                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.690688                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.690688                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1314454112                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       704508772                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         675996092                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        539655017                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5585589988                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        472451492                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3536998185                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130594077                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     15654469                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7827150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       320135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1464260542500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7086778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3613349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3655172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          560523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           740461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          740461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3655285                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3431494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10965629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12516069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23481698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    467862016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    498164032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              966026048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2029                       # Total snoops (count)
system.tol2bus.snoopTraffic                    102592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7829259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040892                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.198040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7509105     95.91%     95.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 320154      4.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7829259                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15094264999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5485654532                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6258182602                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
