
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.901237                       # Number of seconds simulated
sim_ticks                                5901236961000                       # Number of ticks simulated
final_tick                               5901236961000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1310568                       # Simulator instruction rate (inst/s)
host_op_rate                                  2099830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8300412134                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674768                       # Number of bytes of host memory used
host_seconds                                   710.96                       # Real time elapsed on the host
sim_insts                                   931757736                       # Number of instructions simulated
sim_ops                                    1492888712                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1180864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1228096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890164544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890164544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13908821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13908821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               8004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             200104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                208108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          8004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       150843721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150843721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       150843721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              8004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            200104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151051830                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884765                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350725                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936673                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341200084                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11802473922                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931757736                       # Number of instructions committed
system.cpu.committedOps                    1492888712                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492379939                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081152                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585103                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492379939                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287498                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545990584                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159291953                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523370974                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235483                       # number of memory refs
system.cpu.num_load_insts                   382884758                       # Number of load instructions
system.cpu.num_store_insts                   56350725                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11802473922                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937626                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915312111     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883780     25.65%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350035      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492888712                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983815                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.347373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.983815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881600611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881600611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379775896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379775896                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       718074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718074                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380493970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380493970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380493970                       # number of overall hits
system.cpu.dcache.overall_hits::total       380493970                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108869                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55632651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55632651                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58741520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58741520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58741520                       # number of overall misses
system.cpu.dcache.overall_misses::total      58741520                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76384372000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76384372000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4102900933000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4102900933000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4179285305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4179285305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4179285305000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4179285305000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235490                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008120                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133736                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133736                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24569.826519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24569.826519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73749.872768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73749.872768                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71147.040543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71147.040543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71147.040543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71147.040543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5787                       # number of writebacks
system.cpu.dcache.writebacks::total              5787                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108869                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108869                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55632651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55632651                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58741520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58741520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58741520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58741520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73275503000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73275503000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4047268282000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4047268282000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4120543785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4120543785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4120543785000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4120543785000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133736                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23569.826519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23569.826519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72749.872768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72749.872768                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70147.040543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70147.040543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70147.040543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70147.040543                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129119                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.984059                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341200084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1771730.626156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.984059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.859344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2682400925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2682400925                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341199327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341199327                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341199327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341199327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341199327                       # number of overall hits
system.cpu.icache.overall_hits::total      1341199327                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    258732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    258732500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    258732500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    258732500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    258732500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    258732500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341200084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341200084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341200084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341200084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341200084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341200084                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 341786.657860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 341786.657860                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 341786.657860                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 341786.657860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 341786.657860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 341786.657860                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    257975500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    257975500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    257975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    257975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    257975500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    257975500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 340786.657860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 340786.657860                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 340786.657860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 340786.657860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 340786.657860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 340786.657860                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.779456                       # Cycle average of tags in use
system.l2.tags.total_refs                   117499683                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.613715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.306234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.922023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.551199                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941710057                       # Number of tag accesses
system.l2.tags.data_accesses                941710057                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5787                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5787                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              306                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55627996                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55627996                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27811737                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27811737                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1700                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414642                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1416342                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416358                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data              1416342                       # number of overall hits
system.l2.overall_hits::total                 1416358                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27800152                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27800152                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            19062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19062                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              741                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694227                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 741                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1713289                       # number of demand (read+write) misses
system.l2.demand_misses::total                1714030                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                741                       # number of overall misses
system.l2.overall_misses::cpu.data            1713289                       # number of overall misses
system.l2.overall_misses::total               1714030                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3658439063500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3658439063500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  13158992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13158992500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    256653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    256653500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53758450000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53758450000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     256653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   66917442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67174096000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    256653500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  66917442500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67174096000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5787                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          306                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55627996                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55627996                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55611889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55611889                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               757                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130388                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              757                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130388                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499896                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.918120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918120                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978864                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.544966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544966                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978864                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547546                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978864                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547546                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131597.807936                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131597.807936                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 690325.910188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 690325.910188                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 346360.998650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 346360.998650                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31730.370251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31730.370251                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 346360.998650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 39057.883696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39190.735285                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 346360.998650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 39057.883696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39190.735285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                18366                       # number of writebacks
system.l2.writebacks::total                     18366                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27800152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27800152                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        19062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19062                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694227                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1713289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1714030                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1713289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1714030                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3380437543500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3380437543500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  12968372500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12968372500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    249243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    249243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36816180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36816180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    249243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  49784552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50033796000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    249243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  49784552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50033796000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.918120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.544966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544966                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547546                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547546                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121597.807936                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121597.807936                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 680325.910188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 680325.910188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 336360.998650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 336360.998650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21730.370251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21730.370251                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 336360.998650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 29057.883696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29190.735285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 336360.998650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 29057.883696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29190.735285                       # average overall mshr miss latency
system.l2.replacements                        1710433                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14907.690131                       # Cycle average of tags in use
system.l3.tags.total_refs                    59037658                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19189                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3076.640680                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        309.602955                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14598.087177                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.018897                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.890997                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.909893                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16270                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236169841                       # Number of tag accesses
system.l3.tags.data_accesses                236169841                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        18366                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            18366                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27813580                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27813580                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13906699                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13906699                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 24                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    24                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693107                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693110                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693131                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693134                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data              1693131                       # number of overall hits
system.l3.overall_hits::total                 1693134                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13895155                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13895155                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17336                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17336                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1120                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1858                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18456                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19194                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              18456                       # number of overall misses
system.l3.overall_misses::total                 19194                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2928810654000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2928810654000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  12563316500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12563316500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    241061000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    402059500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    643120500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     241061000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   12965376000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13206437000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    241061000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  12965376000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13206437000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        18366                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        18366                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27813580                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27813580                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801854                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801854                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17360                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17360                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          741                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694227                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694968                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               741                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711587                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712328                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              741                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711587                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712328                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499792                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499792                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998618                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998618                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995951                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000661                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001096                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995951                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010783                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011209                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995951                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010783                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011209                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210779.271912                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210779.271912                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 724695.229580                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 724695.229580                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 326640.921409                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 358981.696429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 346135.898816                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 326640.921409                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 702501.950585                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 688050.276128                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 326640.921409                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 702501.950585                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 688050.276128                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 2073                       # number of writebacks
system.l3.writebacks::total                      2073                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13895155                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13895155                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17336                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17336                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1120                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1858                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18456                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19194                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18456                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19194                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2789859104000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2789859104000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  12389956500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12389956500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    233681000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    390859500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    624540500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    233681000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  12780816000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  13014497000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    233681000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  12780816000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  13014497000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998618                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998618                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000661                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001096                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010783                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011209                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995951                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010783                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011209                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200779.271912                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200779.271912                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 714695.229580                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 714695.229580                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 316640.921409                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 348981.696429                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 336135.898816                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 316640.921409                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 692501.950585                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 678050.276128                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 316640.921409                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 692501.950585                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 678050.276128                       # average overall mshr miss latency
system.l3.replacements                           2805                       # number of replacements
system.membus.snoop_filter.tot_requests      13916724                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13897535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2073                       # Transaction distribution
system.membus.trans_dist::WriteClean         13906748                       # Transaction distribution
system.membus.trans_dist::CleanEvict              302                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13895160                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17331                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1858                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27842661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27842661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27842661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891392640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891392640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891392640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13914349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13914349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13914349                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95510680000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97104000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61871702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58741314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41721331                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41721330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97348324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4815834                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55611889                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55611889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20762                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108869                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176240155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176241975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760858496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760926528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43431207                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671277120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102173484                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408338                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60452152     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41721331     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102173484                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114383938000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1135500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32500391000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31224083                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29511755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13907194                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13907194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5901236961000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694968                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        20439                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41720328                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1692267                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801854                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801854                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17360                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17360                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694968                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88551845                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890833536                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13909553                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890164544                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43423735                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.320267                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.466579                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29516541     67.97%     67.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13907194     32.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43423735                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57350777500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16469419000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
