{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492355408917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492355408917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 00:10:08 2017 " "Processing started: Mon Apr 17 00:10:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492355408917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492355408917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492355408918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492355410025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_pkg " "Found design unit 1: sram_pkg" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/sram_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355411179 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sram_controller-beh_component " "Found design unit 2: sram_controller-beh_component" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/sram_controller.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355411179 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/sram_controller.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355411179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492355411179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(89) " "Verilog HDL warning at msxbus_simple.v(89): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355411189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(106) " "Verilog HDL warning at msxbus_simple.v(106): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355411190 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"WR\";  expecting \")\" msxbus_simple.v(112) " "Verilog HDL syntax error at msxbus_simple.v(112) near text \"WR\";  expecting \")\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 112 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1492355411191 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(118) " "Verilog HDL warning at msxbus_simple.v(118): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355411192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(145) " "Verilog HDL warning at msxbus_simple.v(145): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355411192 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus_simple.v(157) " "Verilog HDL information at msxbus_simple.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492355411193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLTSL sltsl msxbus_simple.v(32) " "Verilog HDL Declaration information at msxbus_simple.v(32): object \"SLTSL\" differs only in case from object \"sltsl\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355411193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODE mode msxbus_simple.v(16) " "Verilog HDL Declaration information at msxbus_simple.v(16): object \"MODE\" differs only in case from object \"mode\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355411193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MCLK mclk msxbus_simple.v(36) " "Verilog HDL Declaration information at msxbus_simple.v(36): object \"MCLK\" differs only in case from object \"mclk\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355411193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset msxbus_simple.v(30) " "Verilog HDL Declaration information at msxbus_simple.v(30): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355411193 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "msxbus_simple msxbus_simple.v(13) " "Ignored design unit \"msxbus_simple\" at msxbus_simple.v(13) due to previous errors" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1492355411194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus_simple.v 0 0 " "Found 0 design units, including 0 entities, in source file msxbus_simple.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492355411196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg " "Generated suppressed messages file C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492355411381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492355411412 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 17 00:10:11 2017 " "Processing ended: Mon Apr 17 00:10:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492355411412 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492355411412 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492355411412 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492355411412 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492355412337 ""}
