{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697727915341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697727915341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 12:05:15 2023 " "Processing started: Thu Oct 19 12:05:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697727915341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697727915341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB01 -c LAB01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB01 -c LAB01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697727915341 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697727916096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/HalfAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697727916196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697727916196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697727916200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697727916200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697727916203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697727916203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCA " "Elaborating entity \"RCA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697727916254 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal S(0) " "Illegal wire or bus name \"S(0)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 208 240 216 "S(0)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916256 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal A(1) " "Illegal wire or bus name \"A(1)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 248 280 216 "A(1)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916256 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal B(1) " "Illegal wire or bus name \"B(1)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 216 248 280 232 "B(1)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916256 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal S(3) " "Illegal wire or bus name \"S(3)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 712 752 216 "S(3)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916256 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal A(3) " "Illegal wire or bus name \"A(3)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 584 616 216 "A(3)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal B(3) " "Illegal wire or bus name \"B(3)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 216 584 616 232 "B(3)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal S(1) " "Illegal wire or bus name \"S(1)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 376 408 216 "S(1)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal S(2) " "Illegal wire or bus name \"S(2)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 544 576 216 "S(2)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal A(2) " "Illegal wire or bus name \"A(2)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 200 416 448 216 "A(2)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal B(2) " "Illegal wire or bus name \"B(2)\" of type signal " {  } { { "RCA.bdf" "" { Schematic "C:/Users/aluno/Documents/inf01058-projetos/LAB01/RCA.bdf" { { 216 416 448 232 "B(2)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1697727916257 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697727916343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 12:05:16 2023 " "Processing ended: Thu Oct 19 12:05:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697727916343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697727916343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697727916343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697727916343 ""}
