<?xml version="1.0" ?>
<decl_reg_list>
  <register name="CDR_SWAP_MODE_EN" offset="10'h2" type="RW">
    
    <field loc="[0:0]" name="CDR_SWAP_MODE_EN">0-1 0-1</field>
  </register>
  <register name="RXBUFRESET_TIME" offset="10'h3" type="RW">
    
    <field loc="[15:11]" name="RXBUFRESET_TIME">0-31 0-31</field>
    <field loc="[10:10]" name="CFOK_PWRSVE_EN">0-1 0-1</field>
    <field loc="[9:9]" name="EYE_SCAN_SWAP_EN">0-1 0-1</field>
    <field loc="[8:5]" name="RX_DATA_WIDTH">16 2 20 3 32 4 40 5 64 6 80 7 128 8 160 9</field>
    <field loc="[4:0]" name="RXCDRFREQRESET_TIME">0-31 0-31</field>
  </register>
  <register name="RXCDRPHRESET_TIME" offset="10'h4" type="RW">
    
    <field loc="[15:11]" name="RXCDRPHRESET_TIME">0-31 0-31</field>
    <field loc="[10:8]" name="PCI3_RX_ELECIDLE_H2L_DISABLE">0-7 0-7</field>
    <field loc="[7:1]" name="RXDFELPMRESET_TIME">0-127 0-127</field>
    <field loc="[0:0]" name="RX_FABINT_USRCLK_FLOP">0-1 0-1</field>
  </register>
  <register name="RXPMARESET_TIME" offset="10'h5" type="RW">
    
    <field loc="[15:11]" name="RXPMARESET_TIME">0-31 0-31</field>
    <field loc="[10:10]" name="PCI3_RX_ELECIDLE_LP4_DISABLE">0-1 0-1</field>
    <field loc="[8:8]" name="PCI3_RX_FIFO_DISABLE">0-1 0-1</field>
    <field loc="[9:9]" name="PCI3_RX_ELECIDLE_EI2_ENABLE">0-1 0-1</field>
    <field loc="[7:3]" name="RXPCSRESET_TIME">0-31 0-31</field>
    <field loc="[2:0]" name="RXELECIDLE_CFG">SIGCFG_1 0 SIGCFG_2 1 SIGCFG_3 2 SIGCFG_4 3 SIGCFG_6 4 SIGCFG_8 5 SIGCFG_12 6 SIGCFG_16 7</field>
  </register>
  <register name="RXDFE_HB_CFG1" offset="10'h6" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HB_CFG1">0-65535 0-65535</field>
  </register>
  <register name="TXPMARESET_TIME" offset="10'h9" type="RW">
    
    <field loc="[15:11]" name="TXPMARESET_TIME">0-31 0-31</field>
    <field loc="[7:3]" name="TXPCSRESET_TIME">0-31 0-31</field>
    <field loc="[10:10]" name="RX_PMA_POWER_SAVE">0-1 0-1</field>
    <field loc="[9:9]" name="TX_PMA_POWER_SAVE">0-1 0-1</field>
    <field loc="[8:8]" name="SRSTMODE">0-1 0-1</field>
  </register>
  <register name="TX_FIFO_BYP_EN" offset="10'ha" type="RW">
    
    <field loc="[3:3]" name="TX_FIFO_BYP_EN">0-1 0-1</field>
  </register>
  <register name="TX_FABINT_USRCLK_FLOP" offset="10'hb" type="RW">
    
    <field loc="[4:4]" name="TX_FABINT_USRCLK_FLOP">0-1 0-1</field>
    <field loc="[8:8]" name="RXPMACLK_SEL">CROSSING 2 DATA 0 EYESCAN 1</field>
  </register>
  <register name="TX_PROGCLK_SEL" offset="10'hc" type="RW">
    
    <field loc="[10:10]" name="TX_PROGCLK_SEL">POSTPI 0 PREPI 1 CPLL 2</field>
    <field loc="[9:5]" name="RXISCANRESET_TIME">0-31 0-31</field>
  </register>
  <register name="TXAMONSEL" offset="10'hd" type="RW">
    
    <field loc="[7:2]" name="TXAMONSEL">0-63 0-63</field>
    <field loc="[0:0]" name="BLOCKSEL">0-3 0-3</field>
  </register>
  <register name="RXCDR_CFG0" offset="10'he" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG1" offset="10'hf" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG2" offset="10'h10" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG2">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG3" offset="10'h11" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG3">0-65535 0-65535</field>
    <field loc="[7:7]" name="SELCKOK">0-1 0-1</field>
  </register>
  <register name="RXCDR_CFG4" offset="10'h12" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG4">0-65535 0-65535</field>
  </register>
  <register name="CPLL_LOCK_CFG" offset="10'h13" type="RW">
    
    <field loc="[15:0]" name="CPLL_LOCK_CFG">0-65535 0-65535</field>
  </register>
  <register name="CHAN_BOND_MAX_SKEW" offset="10'h14" type="RW">
    
    <field loc="[15:12]" name="CHAN_BOND_MAX_SKEW">1-14 1-14</field>
    <field loc="[10:10]" name="CHAN_BOND_SEQ_LEN">1 0 2 1 3 2 4 3</field>
    <field loc="[9:0]" name="CHAN_BOND_SEQ_1_1">0-1023 0-1023</field>
  </register>
  <register name="PCI3_RX_ELECIDLE_HI_COUNT" offset="10'h15" type="RW">
    
    <field loc="[15:10]" name="PCI3_RX_ELECIDLE_HI_COUNT">0-63 0-63</field>
    <field loc="[9:0]" name="CHAN_BOND_SEQ_1_3">0-1023 0-1023</field>
  </register>
  <register name="PCI3_RX_ELECIDLE_H2L_COUNT" offset="10'h16" type="RW">
    
    <field loc="[15:10]" name="PCI3_RX_ELECIDLE_H2L_COUNT">0-63 0-63</field>
    <field loc="[9:0]" name="CHAN_BOND_SEQ_1_4">0-1023 0-1023</field>
  </register>
  <register name="RX_BUFFER_CFG" offset="10'h17" type="RW">
    
    <field loc="[15:10]" name="RX_BUFFER_CFG">0-63 0-63</field>
    <field loc="[9:9]" name="RX_DEFER_RESET_BUF_EN">FALSE 0 TRUE 1</field>
    <field loc="[7:7]" name="OOBDIVCTL">0-3 0-3</field>
    <field loc="[5:5]" name="PCI3_AUTO_REALIGN">FRST_SMPL 0 OVR_8_BLK 1 OVR_64_BLK 2 OVR_1K_BLK 3</field>
    <field loc="[4:4]" name="PCI3_PIPE_RX_ELECIDLE">0-1 0-1</field>
  </register>
  <register name="CHAN_BOND_SEQ_1_ENABLE" offset="10'h18" type="RW">
    
    <field loc="[15:12]" name="CHAN_BOND_SEQ_1_ENABLE">0-15 0-15</field>
    <field loc="[10:10]" name="PCI3_RX_ASYNC_EBUF_BYPASS">0-3 0-3</field>
    <field loc="[9:0]" name="CHAN_BOND_SEQ_2_1">0-1023 0-1023</field>
  </register>
  <register name="CHAN_BOND_SEQ_2_2" offset="10'h19" type="RW">
    
    <field loc="[9:0]" name="CHAN_BOND_SEQ_2_2">0-1023 0-1023</field>
  </register>
  <register name="CHAN_BOND_SEQ_2_3" offset="10'h1a" type="RW">
    
    <field loc="[9:0]" name="CHAN_BOND_SEQ_2_3">0-1023 0-1023</field>
  </register>
  <register name="CHAN_BOND_SEQ_2_4" offset="10'h1b" type="RW">
    
    <field loc="[9:0]" name="CHAN_BOND_SEQ_2_4">0-1023 0-1023</field>
  </register>
  <register name="CHAN_BOND_SEQ_2_ENABLE" offset="10'h1c" type="RW">
    
    <field loc="[15:12]" name="CHAN_BOND_SEQ_2_ENABLE">0-15 0-15</field>
    <field loc="[11:11]" name="CHAN_BOND_SEQ_2_USE">FALSE 0 TRUE 1</field>
    <field loc="[6:6]" name="CLK_COR_KEEP_IDLE">FALSE 0 TRUE 1</field>
    <field loc="[5:0]" name="CLK_COR_MIN_LAT">3-63 3-63</field>
  </register>
  <register name="CLK_COR_MAX_LAT" offset="10'h1d" type="RW">
    
    <field loc="[15:10]" name="CLK_COR_MAX_LAT">3-60 3-60</field>
    <field loc="[9:9]" name="CLK_COR_PRECEDENCE">FALSE 0 TRUE 1</field>
    <field loc="[8:4]" name="CLK_COR_REPEAT_WAIT">0-31 0-31</field>
    <field loc="[2:2]" name="CLK_COR_SEQ_LEN">1 0 2 1 3 2 4 3</field>
    <field loc="[0:0]" name="CHAN_BOND_KEEP_ALIGN">FALSE 0 TRUE 1</field>
  </register>
  <register name="CLK_COR_SEQ_1_1" offset="10'h1e" type="RW">
    
    <field loc="[9:0]" name="CLK_COR_SEQ_1_1">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_1_2" offset="10'h1f" type="RW">
    
    <field loc="[9:0]" name="CLK_COR_SEQ_1_2">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_1_3" offset="10'h20" type="RW">
    
    <field loc="[9:0]" name="CLK_COR_SEQ_1_3">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_1_4" offset="10'h21" type="RW">
    
    <field loc="[9:0]" name="CLK_COR_SEQ_1_4">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_1_ENABLE" offset="10'h22" type="RW">
    
    <field loc="[15:12]" name="CLK_COR_SEQ_1_ENABLE">0-15 0-15</field>
    <field loc="[9:0]" name="CLK_COR_SEQ_2_1">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_2_2" offset="10'h23" type="RW">
    
    <field loc="[9:0]" name="CLK_COR_SEQ_2_2">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_2_ENABLE" offset="10'h24" type="RW">
    
    <field loc="[15:12]" name="CLK_COR_SEQ_2_ENABLE">0-15 0-15</field>
    <field loc="[11:11]" name="CLK_COR_SEQ_2_USE">FALSE 0 TRUE 1</field>
    <field loc="[10:10]" name="CLK_CORRECT_USE">FALSE 0 TRUE 1</field>
    <field loc="[9:0]" name="CLK_COR_SEQ_2_3">0-1023 0-1023</field>
  </register>
  <register name="CLK_COR_SEQ_2_4" offset="10'h25" type="RW">
    
    <field loc="[9:0]" name="CLK_COR_SEQ_2_4">0-1023 0-1023</field>
  </register>
  <register name="RXDFE_HE_CFG0" offset="10'h26" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HE_CFG0">0-65535 0-65535</field>
  </register>
  <register name="ALIGN_COMMA_WORD" offset="10'h27" type="RW">
    
    <field loc="[15:13]" name="ALIGN_COMMA_WORD">1 1 2 2 4 4</field>
    <field loc="[12:12]" name="ALIGN_COMMA_DOUBLE">FALSE 0 TRUE 1</field>
    <field loc="[11:11]" name="SHOW_REALIGN_COMMA">FALSE 0 TRUE 1</field>
    <field loc="[9:0]" name="ALIGN_COMMA_ENABLE">0-1023 0-1023</field>
  </register>
  <register name="CPLL_FBDIV" offset="10'h28" type="RW">
    
    <field loc="[15:8]" name="CPLL_FBDIV">2 0 3 1 4 2 5 3 1 16</field>
    <field loc="[7:7]" name="CPLL_FBDIV_45">4 0 5 1</field>
  </register>
  <register name="RXCDR_LOCK_CFG0" offset="10'h29" type="RW">
    
    <field loc="[15:0]" name="RXCDR_LOCK_CFG0">0-65535 0-65535</field>
  </register>
  <register name="CPLL_REFCLK_DIV" offset="10'h2a" type="RW">
    
    <field loc="[15:11]" name="CPLL_REFCLK_DIV">2 0 1 16</field>
    <field loc="[10:10]" name="CPLL_IPS_EN">0-1 0-1</field>
    <field loc="[9:7]" name="CPLL_IPS_REFCLK_SEL">0-7 0-7</field>
    <field loc="[5:5]" name="SATA_CPLL_CFG">VCO_3000MHZ 0 VCO_1500MHZ 1 VCO_750MHZ 2</field>
    <field loc="[4:0]" name="A_TXDIFFCTRL">0-31 0-31</field>
  </register>
  <register name="CPLL_INIT_CFG0" offset="10'h2b" type="RW">
    
    <field loc="[15:0]" name="CPLL_INIT_CFG0">0-65535 0-65535</field>
  </register>
  <register name="DEC_PCOMMA_DETECT" offset="10'h2c" type="RW">
    
    <field loc="[15:15]" name="DEC_PCOMMA_DETECT">FALSE 0 TRUE 1</field>
    <field loc="[11:7]" name="TX_DIVRESET_TIME">0-31 0-31</field>
    <field loc="[6:2]" name="RX_DIVRESET_TIME">0-31 0-31</field>
    <field loc="[1:1]" name="A_TXPROGDIVRESET">0-1 0-1</field>
    <field loc="[0:0]" name="A_RXPROGDIVRESET">0-1 0-1</field>
  </register>
  <register name="RXCDR_LOCK_CFG1" offset="10'h2d" type="RW">
    
    <field loc="[15:0]" name="RXCDR_LOCK_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCFOK_CFG1" offset="10'h2e" type="RW">
    
    <field loc="[15:0]" name="RXCFOK_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H2_CFG0" offset="10'h2f" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H2_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H2_CFG1" offset="10'h30" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H2_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCFOK_CFG2" offset="10'h31" type="RW">
    
    <field loc="[15:0]" name="RXCFOK_CFG2">0-65535 0-65535</field>
  </register>
  <register name="RXLPM_CFG" offset="10'h32" type="RW">
    
    <field loc="[15:0]" name="RXLPM_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXLPM_KH_CFG0" offset="10'h33" type="RW">
    
    <field loc="[15:0]" name="RXLPM_KH_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXLPM_KH_CFG1" offset="10'h34" type="RW">
    
    <field loc="[15:0]" name="RXLPM_KH_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFELPM_KL_CFG0" offset="10'h35" type="RW">
    
    <field loc="[15:0]" name="RXDFELPM_KL_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFELPM_KL_CFG1" offset="10'h36" type="RW">
    
    <field loc="[15:0]" name="RXDFELPM_KL_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXLPM_OS_CFG0" offset="10'h37" type="RW">
    
    <field loc="[15:0]" name="RXLPM_OS_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXLPM_OS_CFG1" offset="10'h38" type="RW">
    
    <field loc="[15:0]" name="RXLPM_OS_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXLPM_GC_CFG" offset="10'h39" type="RW">
    
    <field loc="[15:0]" name="RXLPM_GC_CFG">0-65535 0-65535</field>
  </register>
  <register name="DMONITOR_CFG1" offset="10'h3a" type="RW">
    
    <field loc="[15:8]" name="DMONITOR_CFG1">0-255 0-255</field>
  </register>
  <register name="ES_CONTROL" offset="10'h3c" type="RW">
    
    <field loc="[15:10]" name="ES_CONTROL">0-63 0-63</field>
    <field loc="[4:0]" name="ES_PRESCALE">0-31 0-31</field>
    <field loc="[8:8]" name="ES_EYE_SCAN_EN">FALSE 0 TRUE 1</field>
    <field loc="[9:9]" name="ES_ERRDET_EN">FALSE 0 TRUE 1</field>
  </register>
  <register name="RXDFE_GC_CFG2" offset="10'h3d" type="RW">
    
    <field loc="[15:0]" name="RXDFE_GC_CFG2">0-65535 0-65535</field>
  </register>
  <register name="TXDLY_LCFG" offset="10'h3e" type="RW">
    
    <field loc="[15:0]" name="TXDLY_LCFG">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER0" offset="10'h3f" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER0">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER1" offset="10'h40" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER1">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER2" offset="10'h41" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER2">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER3" offset="10'h42" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER3">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER4" offset="10'h43" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER4">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK0" offset="10'h44" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK0">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK1" offset="10'h45" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK1">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK2" offset="10'h46" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK2">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK3" offset="10'h47" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK3">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK4" offset="10'h48" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK4">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK0" offset="10'h49" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK0">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK1" offset="10'h4a" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK1">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK2" offset="10'h4b" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK2">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK3" offset="10'h4c" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK3">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK4" offset="10'h4d" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK4">0-65535 0-65535</field>
  </register>
  <register name="FTS_LANE_DESKEW_EN" offset="10'h4e" type="RW">
    
    <field loc="[4:4]" name="FTS_LANE_DESKEW_EN">FALSE 0 TRUE 1</field>
    <field loc="[3:0]" name="FTS_DESKEW_SEQ_ENABLE">0-15 0-15</field>
  </register>
  <register name="ES_HORZ_OFFSET" offset="10'h4f" type="RW">
    
    <field loc="[15:4]" name="ES_HORZ_OFFSET">0-4095 0-4095</field>
    <field loc="[3:0]" name="FTS_LANE_DESKEW_CFG">0-15 0-15</field>
  </register>
  <register name="RXDFE_HC_CFG1" offset="10'h50" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HC_CFG1">0-65535 0-65535</field>
  </register>
  <register name="ES_PMA_CFG" offset="10'h51" type="RW">
    
    <field loc="[9:0]" name="ES_PMA_CFG">0-1023 0-1023</field>
  </register>
  <register name="RX_DFE_AGC_CFG1" offset="10'h52" type="RW">
    
    <field loc="[4:2]" name="RX_DFE_AGC_CFG1">0-7 0-7</field>
  </register>
  <register name="TXFE_CFG2" offset="10'h53" type="RW">
    
    <field loc="[15:0]" name="TXFE_CFG2">0-65535 0-65535</field>
  </register>
  <register name="TXFE_CFG3" offset="10'h54" type="RW">
    
    <field loc="[15:0]" name="TXFE_CFG3">0-65535 0-65535</field>
  </register>
  <register name="PCIE_64B_DYN_CLKSW_DIS" offset="10'h55" type="RW">
    
    <field loc="[14:14]" name="PCIE_64B_DYN_CLKSW_DIS">FALSE 0 TRUE 1</field>
    <field loc="[13:13]" name="LOCAL_MASTER">0-1 0-1</field>
    <field loc="[12:12]" name="PCS_PCIE_EN">FALSE 0 TRUE 1</field>
    <field loc="[11:11]" name="PCIE_GEN4_64BIT_INT_EN">FALSE 0 TRUE 1</field>
    <field loc="[10:10]" name="ALIGN_MCOMMA_DET">FALSE 0 TRUE 1</field>
    <field loc="[9:0]" name="ALIGN_MCOMMA_VALUE">0-1023 0-1023</field>
  </register>
  <register name="ALIGN_PCOMMA_DET" offset="10'h56" type="RW">
    
    <field loc="[10:10]" name="ALIGN_PCOMMA_DET">FALSE 0 TRUE 1</field>
    <field loc="[9:0]" name="ALIGN_PCOMMA_VALUE">0-1023 0-1023</field>
  </register>
  <register name="TX_PROGDIV_CFG" offset="10'h57" type="RW">
    
    <field loc="[15:0]" name="TX_PROGDIV_CFG">0 32768 10 57440 100 57455 128 24654 132 57862 16 57410 16.5 57880 20 57442 32 57414 33 57856 4 57432 40 57415 5 57464 64 57422 66 57858 8 57408 80 57423</field>
  </register>
  <register name="RXDFE_OS_CFG0" offset="10'h58" type="RW">
    
    <field loc="[15:0]" name="RXDFE_OS_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXPHDLY_CFG" offset="10'h59" type="RW">
    
    <field loc="[15:0]" name="RXPHDLY_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_OS_CFG1" offset="10'h5a" type="RW">
    
    <field loc="[15:0]" name="RXDFE_OS_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDLY_CFG" offset="10'h5b" type="RW">
    
    <field loc="[15:0]" name="RXDLY_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXDLY_LCFG" offset="10'h5c" type="RW">
    
    <field loc="[15:0]" name="RXDLY_LCFG">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HF_CFG0" offset="10'h5d" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HF_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HD_CFG0" offset="10'h5e" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HD_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RX_BIAS_CFG0" offset="10'h5f" type="RW">
    
    <field loc="[15:0]" name="RX_BIAS_CFG0">0-65535 0-65535</field>
  </register>
  <register name="PCS_RSVD0" offset="10'h60" type="RW">
    
    <field loc="[15:0]" name="PCS_RSVD0">0-65535 0-65535</field>
    <field loc="[8:4]" name="PCIE_GEN4_NEW_EIEOS_DET_EN">0-31 0-31</field>
    <field loc="[0:0]" name="USB3_RXTERMINATION_CTRL">0-3 0-3</field>
  </register>
  <register name="RXPH_MONITOR_SEL" offset="10'h61" type="RW">
    
    <field loc="[15:11]" name="RXPH_MONITOR_SEL">0-31 0-31</field>
    <field loc="[10:10]" name="RX_CM_BUF_PD">0-1 0-1</field>
    <field loc="[9:6]" name="RX_CM_BUF_CFG">0-15 0-15</field>
    <field loc="[5:2]" name="RX_CM_TRIM">0-15 0-15</field>
    <field loc="[0:0]" name="RX_CM_SEL">0-3 0-3</field>
  </register>
  <register name="RX_I2V_FILTER_EN" offset="10'h62" type="RW">
    
    <field loc="[15:15]" name="RX_I2V_FILTER_EN">0-1 0-1</field>
    <field loc="[14:14]" name="RX_SUM_DFETAPREP_EN">0-1 0-1</field>
    <field loc="[13:13]" name="RX_SUM_VCM_OVWR">0-1 0-1</field>
    <field loc="[12:9]" name="RX_SUM_IREF_TUNE">0-15 0-15</field>
    <field loc="[7:7]" name="EYESCAN_VP_RANGE">0-3 0-3</field>
    <field loc="[6:3]" name="RX_SUM_VCMTUNE">0-15 0-15</field>
    <field loc="[2:0]" name="RX_SUM_VREF_TUNE">0-7 0-7</field>
  </register>
  <register name="CBCC_DATA_SOURCE_SEL" offset="10'h63" type="RW">
    
    <field loc="[15:15]" name="CBCC_DATA_SOURCE_SEL">DECODED 1 ENCODED 0</field>
    <field loc="[14:14]" name="OOB_PWRUP">0-1 0-1</field>
    <field loc="[13:5]" name="RXOOB_CFG">0-511 0-511</field>
    <field loc="[2:0]" name="RXOUT_DIV">1 0 2 1 4 2 8 3 16 4 32 5</field>
  </register>
  <register name="RX_SIG_VALID_DLY" offset="10'h64" type="RW">
    
    <field loc="[15:11]" name="RX_SIG_VALID_DLY">1 0 2 1 3 2 4 3 5 4 6 5 7 6 8 7 9 8 10 9 11 10 12 11 13 12 14 13 15 14 16 15 17 16 18 17 19 18 20 19 21 20 22 21 23 22 24 23 25 24 26 25 27 26 28 27 29 28 30 29 31 30 32 31</field>
    <field loc="[9:9]" name="RXSLIDE_MODE">OFF 0 AUTO 1 PCS 2 PMA 3</field>
    <field loc="[8:8]" name="RXPRBS_ERR_LOOPBACK">0-1 0-1</field>
    <field loc="[7:4]" name="RXSLIDE_AUTO_WAIT">1-15 1-15</field>
    <field loc="[3:3]" name="RXBUF_EN">FALSE 0 TRUE 1</field>
    <field loc="[1:1]" name="RX_XCLK_SEL">RXDES 0 RXUSR 1 RXPMA 2</field>
    <field loc="[0:0]" name="RXGEARBOX_EN">FALSE 0 TRUE 1</field>
  </register>
  <register name="RXBUF_THRESH_OVFLW" offset="10'h65" type="RW">
    
    <field loc="[15:10]" name="RXBUF_THRESH_OVFLW">0-63 0-63</field>
    <field loc="[9:0]" name="DMONITOR_CFG0">0-1023 0-1023</field>
  </register>
  <register name="RXBUF_THRESH_OVRD" offset="10'h66" type="RW">
    
    <field loc="[15:15]" name="RXBUF_THRESH_OVRD">FALSE 0 TRUE 1</field>
    <field loc="[14:14]" name="RXBUF_RESET_ON_COMMAALIGN">FALSE 0 TRUE 1</field>
    <field loc="[13:13]" name="RXBUF_RESET_ON_RATE_CHANGE">FALSE 0 TRUE 1</field>
    <field loc="[12:12]" name="RXBUF_RESET_ON_CB_CHANGE">FALSE 0 TRUE 1</field>
    <field loc="[11:6]" name="RXBUF_THRESH_UNDFLW">0-63 0-63</field>
    <field loc="[5:5]" name="RX_CLKMUX_EN">0-1 0-1</field>
    <field loc="[4:4]" name="RX_DISPERR_SEQ_MATCH">FALSE 0 TRUE 1</field>
    <field loc="[2:2]" name="RX_WIDEMODE_CDR">0-3 0-3</field>
    <field loc="[0:0]" name="RX_INT_DATAWIDTH">0-2 0-2</field>
  </register>
  <register name="RXBUF_EIDLE_HI_CNT" offset="10'h67" type="RW">
    
    <field loc="[15:12]" name="RXBUF_EIDLE_HI_CNT">0-15 0-15</field>
    <field loc="[11:11]" name="RXCDR_HOLD_DURING_EIDLE">0-1 0-1</field>
    <field loc="[10:10]" name="RX_DFE_LPM_HOLD_DURING_EIDLE">0-1 0-1</field>
    <field loc="[8:8]" name="RX_WIDEMODE_CDR_GEN3">0-3 0-3</field>
    <field loc="[7:4]" name="RXBUF_EIDLE_LO_CNT">0-15 0-15</field>
    <field loc="[3:3]" name="RXBUF_RESET_ON_EIDLE">FALSE 0 TRUE 1</field>
    <field loc="[2:2]" name="RXCDR_FR_RESET_ON_EIDLE">0-1 0-1</field>
    <field loc="[1:1]" name="RXCDR_PH_RESET_ON_EIDLE">0-1 0-1</field>
    <field loc="[0:0]" name="RXBUF_ADDR_MODE">FAST 1 FULL 0</field>
  </register>
  <register name="SATA_BURST_VAL" offset="10'h68" type="RW">
    
    <field loc="[15:13]" name="SATA_BURST_VAL">0-7 0-7</field>
    <field loc="[10:10]" name="SAS_12G_MODE">0-1 0-1</field>
    <field loc="[9:9]" name="USB_TXIDLE_TUNE_ENABLE">0-1 0-1</field>
    <field loc="[8:8]" name="USB_RXIDLE_P0_CTRL">0-1 0-1</field>
    <field loc="[7:4]" name="SATA_BURST_SEQ_LEN">0-15 0-15</field>
    <field loc="[2:0]" name="SATA_EIDLE_VAL">0-7 0-7</field>
  </register>
  <register name="USB_POLL_SATA_MIN_BURST" offset="10'h69" type="RW">
    
    <field loc="[15:9]" name="USB_POLL_SATA_MIN_BURST">1-61 1-61</field>
    <field loc="[7:7]" name="RX_WIDEMODE_CDR_GEN4">0-3 0-3</field>
    <field loc="[6:0]" name="USB_U2_SAS_MIN_COM">1-63 1-63</field>
  </register>
  <register name="USB_PING_SATA_MIN_INIT" offset="10'h6a" type="RW">
    
    <field loc="[15:9]" name="USB_PING_SATA_MIN_INIT">1-63 1-63</field>
    <field loc="[6:0]" name="USB_U1_SATA_MIN_WAKE">1-63 1-63</field>
  </register>
  <register name="USB_POLL_SATA_MAX_BURST" offset="10'h6b" type="RW">
    
    <field loc="[15:9]" name="USB_POLL_SATA_MAX_BURST">1-63 1-63</field>
    <field loc="[6:0]" name="USB_U2_SAS_MAX_COM">1-127 1-127</field>
  </register>
  <register name="USB_PING_SATA_MAX_INIT" offset="10'h6c" type="RW">
    
    <field loc="[15:9]" name="USB_PING_SATA_MAX_INIT">1-63 1-63</field>
    <field loc="[6:0]" name="USB_U1_SATA_MAX_WAKE">1-63 1-63</field>
  </register>
  <register name="RX_CLK25_DIV" offset="10'h6d" type="RW">
    
    <field loc="[7:3]" name="RX_CLK25_DIV">1 0 2 1 3 2 4 3 5 4 6 5 7 6 8 7 9 8 10 9 11 10 12 11 13 12 14 13 15 14 16 15 17 16 18 17 19 18 20 19 21 20 22 21 23 22 24 23 25 24 26 25 27 26 28 27 29 28 30 29 31 30 32 31</field>
  </register>
  <register name="RXDFE_UT_CFG1" offset="10'h6e" type="RW">
    
    <field loc="[15:0]" name="RXDFE_UT_CFG1">0-65535 0-65535</field>
  </register>
  <register name="TXPHDLY_CFG1" offset="10'h6f" type="RW">
    
    <field loc="[15:0]" name="TXPHDLY_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_VP_CFG0" offset="10'h70" type="RW">
    
    <field loc="[15:0]" name="RXDFE_VP_CFG0">0-65535 0-65535</field>
  </register>
  <register name="TXPH_MONITOR_SEL" offset="10'h71" type="RW">
    
    <field loc="[6:2]" name="TXPH_MONITOR_SEL">0-31 0-31</field>
    <field loc="[0:0]" name="TAPDLY_SET_TX">0-3 0-3</field>
  </register>
  <register name="ADAPT_CFG2" offset="10'h72" type="RW">
    
    <field loc="[15:0]" name="ADAPT_CFG2">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_VP_CFG1" offset="10'h73" type="RW">
    
    <field loc="[15:0]" name="RXDFE_VP_CFG1">0-1 0-1</field>
  </register>
  <register name="TERM_RCAL_CFG" offset="10'h74" type="RW">
    
    <field loc="[14:0]" name="TERM_RCAL_CFG">0-32767 0-32767</field>
  </register>
  <register name="RXPI_CFG0" offset="10'h75" type="RW">
    
    <field loc="[15:0]" name="RXPI_CFG0">0-3 0-3</field>
  </register>
  <register name="PD_TRANS_TIME_FROM_P2" offset="10'h76" type="RW">
    
    <field loc="[15:4]" name="PD_TRANS_TIME_FROM_P2">0-4095 0-4095</field>
    <field loc="[3:1]" name="TERM_RCAL_OVRD">0-7 0-7</field>
  </register>
  <register name="PD_TRANS_TIME_NONE_P2" offset="10'h77" type="RW">
    
    <field loc="[15:8]" name="PD_TRANS_TIME_NONE_P2">0-255 0-255</field>
    <field loc="[7:0]" name="PD_TRANS_TIME_TO_P2">0-255 0-255</field>
  </register>
  <register name="TRANS_TIME_RATE" offset="10'h78" type="RW">
    
    <field loc="[15:8]" name="TRANS_TIME_RATE">0-255 0-255</field>
  </register>
  <register name="TST_RSV0" offset="10'h79" type="RW">
    
    <field loc="[15:8]" name="TST_RSV0">0-255 0-255</field>
    <field loc="[7:0]" name="TST_RSV1">0-255 0-255</field>
  </register>
  <register name="TX_CLK25_DIV" offset="10'h7a" type="RW">
    
    <field loc="[15:11]" name="TX_CLK25_DIV">1 0 2 1 3 2 4 3 5 4 6 5 7 6 8 7 9 8 10 9 11 10 12 11 13 12 14 13 15 14 16 15 17 16 18 17 19 18 20 19 21 20 22 21 23 22 24 23 25 24 26 25 27 26 28 27 29 28 30 29 31 30 32 31</field>
    <field loc="[10:10]" name="TX_XCLK_SEL">TXOUT 0 TXUSR 1</field>
    <field loc="[3:0]" name="TX_DATA_WIDTH">16 2 20 3 32 4 40 5 64 6 80 7 128 8 160 9</field>
  </register>
  <register name="TX_DEEMPH0" offset="10'h7b" type="RW">
    
    <field loc="[15:10]" name="TX_DEEMPH0">0-63 0-63</field>
    <field loc="[7:2]" name="TX_DEEMPH1">0-63 0-63</field>
  </register>
  <register name="TX_MAINCURSOR_SEL" offset="10'h7c" type="RW">
    
    <field loc="[14:14]" name="TX_MAINCURSOR_SEL">0-1 0-1</field>
    <field loc="[13:13]" name="TXGEARBOX_EN">FALSE 0 TRUE 1</field>
    <field loc="[10:8]" name="TXOUT_DIV">1 0 2 1 4 2 8 3 16 4 32 5</field>
    <field loc="[7:7]" name="TXBUF_EN">FALSE 0 TRUE 1</field>
    <field loc="[6:6]" name="TXBUF_RESET_ON_RATE_CHANGE">FALSE 0 TRUE 1</field>
    <field loc="[5:3]" name="TX_RXDETECT_REF">0-7 0-7</field>
    <field loc="[2:2]" name="TXFIFO_ADDR_CFG">HIGH 1 LOW 0</field>
    <field loc="[0:0]" name="TX_SW_MEAS">0-3 0-3</field>
  </register>
  <register name="TX_RXDETECT_CFG" offset="10'h7d" type="RW">
    
    <field loc="[15:2]" name="TX_RXDETECT_CFG">0-16383 0-16383</field>
  </register>
  <register name="TX_CLKMUX_EN" offset="10'h7e" type="RW">
    
    <field loc="[15:15]" name="TX_CLKMUX_EN">0-1 0-1</field>
    <field loc="[14:14]" name="TX_LOOPBACK_DRIVE_HIZ">FALSE 0 TRUE 1</field>
    <field loc="[12:8]" name="TX_DRIVE_MODE">DIRECT 0 PIPE 1 PIPEGEN3 2</field>
    <field loc="[7:5]" name="TX_EIDLE_ASSERT_DELAY">0-7 0-7</field>
    <field loc="[4:2]" name="TX_EIDLE_DEASSERT_DELAY">0-7 0-7</field>
  </register>
  <register name="TX_MARGIN_FULL_0" offset="10'h7f" type="RW">
    
    <field loc="[15:9]" name="TX_MARGIN_FULL_0">0-127 0-127</field>
    <field loc="[7:1]" name="TX_MARGIN_FULL_1">0-127 0-127</field>
  </register>
  <register name="TX_MARGIN_FULL_2" offset="10'h80" type="RW">
    
    <field loc="[15:9]" name="TX_MARGIN_FULL_2">0-127 0-127</field>
    <field loc="[7:1]" name="TX_MARGIN_FULL_3">0-127 0-127</field>
  </register>
  <register name="TX_MARGIN_FULL_4" offset="10'h81" type="RW">
    
    <field loc="[15:9]" name="TX_MARGIN_FULL_4">0-127 0-127</field>
    <field loc="[7:1]" name="TX_MARGIN_LOW_0">0-127 0-127</field>
  </register>
  <register name="TX_MARGIN_LOW_1" offset="10'h82" type="RW">
    
    <field loc="[15:9]" name="TX_MARGIN_LOW_1">0-127 0-127</field>
    <field loc="[7:1]" name="TX_MARGIN_LOW_2">0-127 0-127</field>
  </register>
  <register name="TX_MARGIN_LOW_3" offset="10'h83" type="RW">
    
    <field loc="[15:9]" name="TX_MARGIN_LOW_3">0-127 0-127</field>
    <field loc="[7:1]" name="TX_MARGIN_LOW_4">0-127 0-127</field>
  </register>
  <register name="RXDFE_H3_CFG0" offset="10'h84" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H3_CFG0">0-65535 0-65535</field>
  </register>
  <register name="TX_INT_DATAWIDTH" offset="10'h85" type="RW">
    
    <field loc="[10:10]" name="TX_INT_DATAWIDTH">0-2 0-2</field>
  </register>
  <register name="RXPRBS_LINKACQ_CNT" offset="10'h89" type="RW">
    
    <field loc="[7:0]" name="RXPRBS_LINKACQ_CNT">15-255 15-255</field>
  </register>
  <register name="TX_PMADATA_OPT" offset="10'h8a" type="RW">
    
    <field loc="[15:15]" name="TX_PMADATA_OPT">0-1 0-1</field>
    <field loc="[14:14]" name="RXSYNC_OVRD">0-1 0-1</field>
    <field loc="[13:13]" name="TXSYNC_OVRD">0-1 0-1</field>
    <field loc="[12:12]" name="TX_IDLE_DATA_ZERO">0-1 0-1</field>
    <field loc="[11:11]" name="A_RXOSCALRESET">0-1 0-1</field>
    <field loc="[10:10]" name="RXOOB_CLK_CFG">FABRIC 1 PMA 0</field>
    <field loc="[9:9]" name="TXSYNC_SKIP_DA">0-1 0-1</field>
    <field loc="[8:8]" name="RXSYNC_SKIP_DA">0-1 0-1</field>
    <field loc="[4:0]" name="RXOSCALRESET_TIME">0-31 0-31</field>
  </register>
  <register name="TXSYNC_MULTILANE" offset="10'h8b" type="RW">
    
    <field loc="[10:10]" name="TXSYNC_MULTILANE">0-1 0-1</field>
    <field loc="[9:9]" name="RXSYNC_MULTILANE">0-1 0-1</field>
  </register>
  <register name="ACJTAG_MODE" offset="10'h8c" type="RW">
    
    <field loc="[15:15]" name="ACJTAG_MODE">0-1 0-1</field>
    <field loc="[14:14]" name="ACJTAG_DEBUG_MODE">0-1 0-1</field>
    <field loc="[13:13]" name="ACJTAG_RESET">0-1 0-1</field>
    <field loc="[12:12]" name="RX_SUM_VCM_BIAS_TUNE_EN">0-1 0-1</field>
    <field loc="[10:10]" name="RX_TUNE_AFE_OS">0-3 0-3</field>
    <field loc="[8:8]" name="RX_DFE_KL_LPM_KL_CFG0">0-3 0-3</field>
    <field loc="[7:5]" name="RX_DFE_KL_LPM_KL_CFG1">0-7 0-7</field>
    <field loc="[4:4]" name="RX_SUM_DEGEN_AVTT_OVERITE">0-1 0-1</field>
    <field loc="[3:3]" name="RX_SUM_PWR_SAVING">0-1 0-1</field>
    <field loc="[2:2]" name="RX_EN_SUM_RCAL_B">0-1 0-1</field>
  </register>
  <register name="RXDFELPM_KL_CFG2" offset="10'h8d" type="RW">
    
    <field loc="[15:0]" name="RXDFELPM_KL_CFG2">0-65535 0-65535</field>
  </register>
  <register name="TXDLY_CFG" offset="10'h8e" type="RW">
    
    <field loc="[15:0]" name="TXDLY_CFG">0-65535 0-65535</field>
  </register>
  <register name="TXPH_CFG" offset="10'h8f" type="RW">
    
    <field loc="[15:0]" name="TXPH_CFG">0-65535 0-65535</field>
  </register>
  <register name="TXPHDLY_CFG0" offset="10'h90" type="RW">
    
    <field loc="[15:0]" name="TXPHDLY_CFG0">0-65535 0-65535</field>
  </register>
  <register name="ADAPT_CFG0" offset="10'h91" type="RW">
    
    <field loc="[15:0]" name="ADAPT_CFG0">0-65535 0-65535</field>
  </register>
  <register name="ADAPT_CFG1" offset="10'h92" type="RW">
    
    <field loc="[15:0]" name="ADAPT_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCFOK_CFG0" offset="10'h93" type="RW">
    
    <field loc="[15:0]" name="RXCFOK_CFG0">0-65535 0-65535</field>
  </register>
  <register name="ES_CLK_PHASE_SEL" offset="10'h94" type="RW">
    
    <field loc="[11:11]" name="ES_CLK_PHASE_SEL">0-1 0-1</field>
    <field loc="[10:10]" name="USE_PCS_CLK_PHASE_SEL">0-1 0-1</field>
    <field loc="[9:9]" name="SAMPLE_CLK_PHASE">0-1 0-1</field>
  </register>
  <register name="TX_PMA_RSV0" offset="10'h95" type="RW">
    
    <field loc="[15:0]" name="TX_PMA_RSV0">0-65535 0-65535</field>
  </register>
  <register name="RX_AFE_CM_EN" offset="10'h97" type="RW">
    
    <field loc="[12:12]" name="RX_AFE_CM_EN">0-1 0-1</field>
    <field loc="[11:11]" name="RX_CAPFF_SARC_ENB">0-1 0-1</field>
    <field loc="[10:10]" name="RX_EYESCAN_VS_NEG_DIR">0-1 0-1</field>
    <field loc="[9:9]" name="RX_EYESCAN_VS_UT_SIGN">0-1 0-1</field>
    <field loc="[8:2]" name="RX_EYESCAN_VS_CODE">0-127 0-127</field>
    <field loc="[0:0]" name="RX_EYESCAN_VS_RANGE">0-3 0-3</field>
  </register>
  <register name="RXDFE_H5_CFG1" offset="10'h98" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H5_CFG1">0-65535 0-65535</field>
  </register>
  <register name="GEARBOX_MODE" offset="10'h99" type="RW">
    
    <field loc="[15:11]" name="GEARBOX_MODE">0-31 0-31</field>
    <field loc="[10:8]" name="TXPI_SYNFREQ_PPM">0-7 0-7</field>
    <field loc="[6:6]" name="TXPI_INVSTROBE_SEL">0-1 0-1</field>
    <field loc="[5:5]" name="TXPI_GRAY_SEL">0-1 0-1</field>
  </register>
  <register name="TXPI_PPM_CFG" offset="10'h9a" type="RW">
    
    <field loc="[7:0]" name="TXPI_PPM_CFG">0-255 0-255</field>
  </register>
  <register name="RX_DFELPM_KLKH_AGC_STUP_EN" offset="10'h9b" type="RW">
    
    <field loc="[15:15]" name="RX_DFELPM_KLKH_AGC_STUP_EN">0-1 0-1</field>
    <field loc="[14:11]" name="RX_DFELPM_CFG0">0-15 0-15</field>
    <field loc="[10:10]" name="RX_DFELPM_CFG1">0-1 0-1</field>
    <field loc="[8:8]" name="RX_DFE_KL_LPM_KH_CFG0">0-3 0-3</field>
    <field loc="[7:5]" name="RX_DFE_KL_LPM_KH_CFG1">0-7 0-7</field>
  </register>
  <register name="TXFE_CFG0" offset="10'h9d" type="RW">
    
    <field loc="[15:0]" name="TXFE_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_UT_CFG0" offset="10'h9e" type="RW">
    
    <field loc="[15:0]" name="RXDFE_UT_CFG0">0-65535 0-65535</field>
  </register>
  <register name="CPLL_CFG0" offset="10'h9f" type="RW">
    
    <field loc="[15:0]" name="CPLL_CFG0">0-65535 0-65535</field>
  </register>
  <register name="CPLL_CFG1" offset="10'ha0" type="RW">
    
    <field loc="[15:0]" name="CPLL_CFG1">0-65535 0-65535</field>
  </register>
  <register name="TXFE_CFG1" offset="10'ha1" type="RW">
    
    <field loc="[15:0]" name="TXFE_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG0_GEN3" offset="10'ha2" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG0_GEN3">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG1_GEN3" offset="10'ha3" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG1_GEN3">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG2_GEN3" offset="10'ha4" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG2_GEN3">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG3_GEN3" offset="10'ha5" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG3_GEN3">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG4_GEN3" offset="10'ha6" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG4_GEN3">0-65535 0-65535</field>
  </register>
  <register name="TXPI_CFG0" offset="10'ha7" type="RW">
    
    <field loc="[15:0]" name="TXPI_CFG0">0-65535 0-65535</field>
  </register>
  <register name="TXPI_CFG1" offset="10'ha8" type="RW">
    
    <field loc="[15:0]" name="TXPI_CFG1">0-65535 0-65535</field>
  </register>
  <register name="PCIE_RXPMA_CFG" offset="10'ha9" type="RW">
    
    <field loc="[15:0]" name="PCIE_RXPMA_CFG">0-65535 0-65535</field>
  </register>
  <register name="PCIE_TXPCS_CFG_GEN3" offset="10'haa" type="RW">
    
    <field loc="[15:0]" name="PCIE_TXPCS_CFG_GEN3">0-65535 0-65535</field>
  </register>
  <register name="PCIE_TXPMA_CFG" offset="10'hab" type="RW">
    
    <field loc="[15:0]" name="PCIE_TXPMA_CFG">0-65535 0-65535</field>
  </register>
  <register name="RX_CLK_SLIP_OVRD" offset="10'hac" type="RW">
    
    <field loc="[7:3]" name="RX_CLK_SLIP_OVRD">0-31 0-31</field>
    <field loc="[0:0]" name="TXPI_PPM">0-1 0-1</field>
  </register>
  <register name="PCIE_PLL_SEL_MODE_GEN4" offset="10'had" type="RW">
    
    <field loc="[13:13]" name="PCIE_PLL_SEL_MODE_GEN4">0-3 0-3</field>
    <field loc="[11:11]" name="PCIE_PLL_SEL_MODE_GEN3">0-3 0-3</field>
    <field loc="[9:9]" name="PCIE_PLL_SEL_MODE_GEN12">0-3 0-3</field>
    <field loc="[8:8]" name="RATE_SW_USE_DRP">0-1 0-1</field>
  </register>
  <register name="RXDFE_HD_CFG1" offset="10'hae" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HD_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG5_GEN3" offset="10'haf" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG5_GEN3">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_KH_CFG3" offset="10'hb0" type="RW">
    
    <field loc="[15:0]" name="RXDFE_KH_CFG3">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_KH_CFG2" offset="10'hb1" type="RW">
    
    <field loc="[15:0]" name="RXDFE_KH_CFG2">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_KH_CFG1" offset="10'hb2" type="RW">
    
    <field loc="[15:0]" name="RXDFE_KH_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H5_CFG0" offset="10'hb3" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H5_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG5" offset="10'hb4" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG5">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HE_CFG1" offset="10'hb5" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HE_CFG1">0-65535 0-65535</field>
  </register>
  <register name="CPLL_CFG3" offset="10'hb6" type="RW">
    
    <field loc="[15:0]" name="CPLL_CFG3">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H6_CFG0" offset="10'hb7" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H6_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H6_CFG1" offset="10'hb8" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H6_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H7_CFG0" offset="10'hb9" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H7_CFG0">0-65535 0-65535</field>
  </register>
  <register name="DDI_REALIGN_WAIT" offset="10'hba" type="RW">
    
    <field loc="[6:2]" name="DDI_REALIGN_WAIT">0-31 0-31</field>
    <field loc="[0:0]" name="DDI_CTRL">0-3 0-3</field>
  </register>
  <register name="TXGBOX_FIFO_INIT_RD_ADDR" offset="10'hbb" type="RW">
    
    <field loc="[11:9]" name="TXGBOX_FIFO_INIT_RD_ADDR">2-6 2-6</field>
    <field loc="[8:6]" name="TX_SAMPLE_PERIOD">0-7 0-7</field>
    <field loc="[5:3]" name="RXGBOX_FIFO_INIT_RD_ADDR">2-5 2-5</field>
    <field loc="[2:0]" name="RX_SAMPLE_PERIOD">0-7 0-7</field>
  </register>
  <register name="CPLL_CFG2" offset="10'hbc" type="RW">
    
    <field loc="[15:0]" name="CPLL_CFG2">0-65535 0-65535</field>
  </register>
  <register name="RXPHSAMP_CFG" offset="10'hbd" type="RW">
    
    <field loc="[15:0]" name="RXPHSAMP_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXPHSLIP_CFG" offset="10'hbe" type="RW">
    
    <field loc="[15:0]" name="RXPHSLIP_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXPHBEACON_CFG" offset="10'hbf" type="RW">
    
    <field loc="[15:0]" name="RXPHBEACON_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H7_CFG1" offset="10'hc0" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H7_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H8_CFG0" offset="10'hc1" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H8_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H8_CFG1" offset="10'hc2" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H8_CFG1">0-65535 0-65535</field>
  </register>
  <register name="PCIE_BUFG_DIV_CTRL" offset="10'hc3" type="RW">
    
    <field loc="[15:0]" name="PCIE_BUFG_DIV_CTRL">0-65535 0-65535</field>
  </register>
  <register name="PCIE_RXPCS_CFG_GEN3" offset="10'hc4" type="RW">
    
    <field loc="[15:0]" name="PCIE_RXPCS_CFG_GEN3">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H9_CFG0" offset="10'hc5" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H9_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RX_PROGDIV_CFG" offset="10'hc6" type="RW">
    
    <field loc="[15:0]" name="RX_PROGDIV_CFG">0 32768 10 57440 100 57455 128 24654 132 57862 16 57410 16.5 57880 20 57442 32 57414 33 57856 4 57432 40 57415 5 57464 64 57422 66 57858 8 57408 80 57423</field>
  </register>
  <register name="RXDFE_H9_CFG1" offset="10'hc7" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H9_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HA_CFG0" offset="10'hc8" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HA_CFG0">0-65535 0-65535</field>
  </register>
  <register name="CHAN_BOND_SEQ_1_2" offset="10'hca" type="RW">
    
    <field loc="[9:0]" name="CHAN_BOND_SEQ_1_2">0-1023 0-1023</field>
  </register>
  <register name="RXDFE_GC_CFG0" offset="10'hcb" type="RW">
    
    <field loc="[15:0]" name="RXDFE_GC_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_GC_CFG1" offset="10'hcc" type="RW">
    
    <field loc="[15:0]" name="RXDFE_GC_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RX_DDI_SEL" offset="10'hcd" type="RW">
    
    <field loc="[7:2]" name="RX_DDI_SEL">0-63 0-63</field>
    <field loc="[1:1]" name="DEC_VALID_COMMA_ONLY">FALSE 0 TRUE 1</field>
    <field loc="[0:0]" name="DEC_MCOMMA_DETECT">FALSE 0 TRUE 1</field>
  </register>
  <register name="RXDFE_CFG0" offset="10'hce" type="RW">
    
    <field loc="[15:0]" name="RXDFE_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_CFG1" offset="10'hcf" type="RW">
    
    <field loc="[15:0]" name="RXDFE_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RX_RESLOAD_OVRD" offset="10'hd0" type="RW">
    
    <field loc="[8:8]" name="RX_RESLOAD_OVRD">0-1 0-1</field>
    <field loc="[7:7]" name="RX_CTLE_PWR_SAVING">0-1 0-1</field>
    <field loc="[6:4]" name="RX_DEGEN_CTRL">0-7 0-7</field>
    <field loc="[3:0]" name="RX_RESLOAD_CTRL">0-15 0-15</field>
  </register>
  <register name="RX_EN_CTLE_RCAL_B" offset="10'hd1" type="RW">
    
    <field loc="[12:12]" name="RX_EN_CTLE_RCAL_B">0-1 0-1</field>
    <field loc="[11:8]" name="RX_CTLE_RES_CTRL">0-15 0-15</field>
    <field loc="[3:0]" name="RX_SUM_RES_CTRL">0-15 0-15</field>
  </register>
  <register name="RXPI_CFG1" offset="10'hd2" type="RW">
    
    <field loc="[15:0]" name="RXPI_CFG1">0-65535 0-65535</field>
  </register>
  <register name="LPBK_EN_RCAL_B" offset="10'hd3" type="RW">
    
    <field loc="[13:13]" name="LPBK_EN_RCAL_B">0-1 0-1</field>
    <field loc="[7:5]" name="LPBK_IND_CTRL2">0-7 0-7</field>
    <field loc="[4:2]" name="LPBK_BIAS_CTRL">0-7 0-7</field>
    <field loc="[1:1]" name="RX_XMODE_SEL">0-1 0-1</field>
    <field loc="[0:0]" name="ISCAN_CK_PH_SEL2">0-1 0-1</field>
  </register>
  <register name="LPBK_IND_CTRL1" offset="10'hd4" type="RW">
    
    <field loc="[13:11]" name="LPBK_IND_CTRL1">0-7 0-7</field>
    <field loc="[10:7]" name="LPBK_RG_CTRL">0-3 0-3</field>
    <field loc="[2:0]" name="LPBK_IND_CTRL0">0-7 0-7</field>
  </register>
  <register name="CKCAL1_CFG_3" offset="10'hd5" type="RW">
    
    <field loc="[15:0]" name="CKCAL1_CFG_3">0-65535 0-65535</field>
    <field loc="[1:1]" name="CKCAL1_DCC_PWRDN">0-1 0-1</field>
    <field loc="[0:0]" name="CKCAL1_IQ_PWRDN">0-1 0-1</field>
  </register>
  <register name="CKCAL2_CFG_3" offset="10'hd6" type="RW">
    
    <field loc="[15:0]" name="CKCAL2_CFG_3">0-65535 0-65535</field>
  </register>
  <register name="CKCAL2_CFG_4" offset="10'hd7" type="RW">
    
    <field loc="[15:0]" name="CKCAL2_CFG_4">0-65535 0-65535</field>
  </register>
  <register name="RX_PMA_RSV0" offset="10'hd8" type="RW">
    
    <field loc="[15:0]" name="RX_PMA_RSV0">0-65535 0-65535</field>
  </register>
  <register name="CKCAL2_CFG_2" offset="10'hd9" type="RW">
    
    <field loc="[15:0]" name="CKCAL2_CFG_2">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_LOCK_CFG2" offset="10'hda" type="RW">
    
    <field loc="[15:0]" name="RXCDR_LOCK_CFG2">0-65535 0-65535</field>
  </register>
  <register name="CKCAL1_CFG_2" offset="10'hdb" type="RW">
    
    <field loc="[15:0]" name="CKCAL1_CFG_2">0-65535 0-65535</field>
  </register>
  <register name="RTX_BUF_TERM_CTRL" offset="10'hdd" type="RW">
    
    <field loc="[3:3]" name="RTX_BUF_TERM_CTRL">0-3 0-3</field>
    <field loc="[2:0]" name="RTX_BUF_CML_CTRL">0-7 0-7</field>
  </register>
  <register name="TXPH_CFG2" offset="10'hde" type="RW">
    
    <field loc="[15:0]" name="TXPH_CFG2">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_LOCK_CFG4" offset="10'hdf" type="RW">
    
    <field loc="[15:0]" name="RXCDR_LOCK_CFG4">0-65535 0-65535</field>
  </register>
  <register name="CTLE3_OCAP_EXT_CTRL" offset="10'he0" type="RW">
    
    <field loc="[8:6]" name="CTLE3_OCAP_EXT_CTRL">0-7 0-7</field>
    <field loc="[5:5]" name="CTLE3_OCAP_EXT_EN">0-1 0-1</field>
  </register>
  <register name="TX_VREG_VREFSEL" offset="10'he2" type="RW">
    
    <field loc="[12:12]" name="TX_VREG_VREFSEL">0-3 0-3</field>
    <field loc="[11:9]" name="TX_VREG_CTRL">0-7 0-7</field>
    <field loc="[8:8]" name="TX_VREG_PDB">0-1 0-1</field>
  </register>
  <register name="ES_QUALIFIER5" offset="10'he7" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER5">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER6" offset="10'he8" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER6">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER7" offset="10'he9" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER7">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER8" offset="10'hea" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER8">0-65535 0-65535</field>
  </register>
  <register name="ES_QUALIFIER9" offset="10'heb" type="RW">
    
    <field loc="[15:0]" name="ES_QUALIFIER9">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK5" offset="10'hec" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK5">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK6" offset="10'hed" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK6">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK7" offset="10'hee" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK7">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK8" offset="10'hef" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK8">0-65535 0-65535</field>
  </register>
  <register name="ES_QUAL_MASK9" offset="10'hf0" type="RW">
    
    <field loc="[15:0]" name="ES_QUAL_MASK9">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK5" offset="10'hf1" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK5">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK6" offset="10'hf2" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK6">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK7" offset="10'hf3" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK7">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK8" offset="10'hf4" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK8">0-65535 0-65535</field>
  </register>
  <register name="ES_SDATA_MASK9" offset="10'hf5" type="RW">
    
    <field loc="[15:0]" name="ES_SDATA_MASK9">0-65535 0-65535</field>
  </register>
  <register name="TX_PMA_RSV1" offset="10'hf6" type="RW">
    
    <field loc="[15:0]" name="TX_PMA_RSV1">0-65535 0-65535</field>
  </register>
  <register name="CKCAL1_CFG_0" offset="10'hf7" type="RW">
    
    <field loc="[15:0]" name="CKCAL1_CFG_0">0-65535 0-65535</field>
  </register>
  <register name="CKCAL1_CFG_1" offset="10'hf8" type="RW">
    
    <field loc="[15:0]" name="CKCAL1_CFG_1">0-65535 0-65535</field>
  </register>
  <register name="CKCAL2_CFG_0" offset="10'hf9" type="RW">
    
    <field loc="[15:0]" name="CKCAL2_CFG_0">0-65535 0-65535</field>
  </register>
  <register name="TXSWBST_MAG" offset="10'hfa" type="RW">
    
    <field loc="[15:13]" name="TXSWBST_MAG">0-7 0-7</field>
    <field loc="[9:9]" name="TXDRV_FREQBAND">0-3 0-3</field>
    <field loc="[7:7]" name="TXSWBST_BST">0-3 0-3</field>
    <field loc="[6:6]" name="TXSWBST_EN">0-1 0-1</field>
    <field loc="[3:1]" name="RX_VREG_CTRL">0-7 0-7</field>
    <field loc="[0:0]" name="RX_VREG_PDB">0-1 0-1</field>
  </register>
  <register name="LPBK_EXT_RCAL" offset="10'hfb" type="RW">
    
    <field loc="[9:6]" name="LPBK_EXT_RCAL">0-15 0-15</field>
    <field loc="[4:4]" name="PREIQ_FREQ_BST">0-3 0-3</field>
    <field loc="[1:1]" name="TX_PI_BIASSET">0-3 0-3</field>
  </register>
  <register name="TX_PHICAL_CFG0" offset="10'hfc" type="RW">
    
    <field loc="[15:0]" name="TX_PHICAL_CFG0">0-65535 0-65535</field>
  </register>
  <register name="TX_PHICAL_CFG1" offset="10'hfd" type="RW">
    
    <field loc="[15:0]" name="TX_PHICAL_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_LOCK_CFG3" offset="10'hfe" type="RW">
    
    <field loc="[15:0]" name="RXCDR_LOCK_CFG3">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_UT_CFG2" offset="10'h100" type="RW">
    
    <field loc="[15:0]" name="RXDFE_UT_CFG2">0-65535 0-65535</field>
  </register>
  <register name="CKCAL2_CFG_1" offset="10'h101" type="RW">
    
    <field loc="[15:0]" name="CKCAL2_CFG_1">0-65535 0-65535</field>
  </register>
  <register name="Y_ALL_MODE" offset="10'h102" type="RW">
    
    <field loc="[2:2]" name="Y_ALL_MODE">0-1 0-1</field>
    <field loc="[1:1]" name="RCLK_SIPO_DLY_ENB">0-1 0-1</field>
    <field loc="[0:0]" name="RCLK_SIPO_INV_EN">0-1 0-1</field>
  </register>
  <register name="RX_PROGDIV_RATE" offset="10'h103" type="RW">
    
    <field loc="[15:0]" name="RX_PROGDIV_RATE">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HF_CFG1" offset="10'h104" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HF_CFG1">0-65535 0-65535</field>
  </register>
  <register name="TX_PROGDIV_RATE" offset="10'h105" type="RW">
    
    <field loc="[15:0]" name="TX_PROGDIV_RATE">0-65535 0-65535</field>
  </register>
  <register name="TX_DCC_LOOP_RST_CFG" offset="10'h106" type="RW">
    
    <field loc="[15:0]" name="TX_DCC_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HC_CFG0" offset="10'h107" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HC_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL1_I_LOOP_RST_CFG" offset="10'h108" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL1_I_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL1_Q_LOOP_RST_CFG" offset="10'h109" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL1_Q_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL1_IQ_LOOP_RST_CFG" offset="10'h10a" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL1_IQ_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL2_D_LOOP_RST_CFG" offset="10'h10b" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL2_D_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL2_X_LOOP_RST_CFG" offset="10'h10c" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL2_X_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL2_S_LOOP_RST_CFG" offset="10'h10d" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL2_S_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXCKCAL2_DX_LOOP_RST_CFG" offset="10'h10e" type="RW">
    
    <field loc="[15:0]" name="RXCKCAL2_DX_LOOP_RST_CFG">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_KH_CFG0" offset="10'h110" type="RW">
    
    <field loc="[15:0]" name="RXDFE_KH_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H4_CFG1" offset="10'h111" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H4_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H4_CFG0" offset="10'h112" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H4_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_H3_CFG1" offset="10'h113" type="RW">
    
    <field loc="[15:0]" name="RXDFE_H3_CFG1">0-65535 0-65535</field>
  </register>
  <register name="CH_HSPMUX" offset="10'h116" type="RW">
    
    <field loc="[15:0]" name="CH_HSPMUX">0-65535 0-65535</field>
  </register>
  <register name="PCIE3_CLK_COR_MIN_LAT" offset="10'h117" type="RW">
    
    <field loc="[15:11]" name="PCIE3_CLK_COR_MIN_LAT">0-31 0-31</field>
    <field loc="[10:6]" name="PCIE3_CLK_COR_MAX_LAT">0-31 0-31</field>
    <field loc="[5:0]" name="PCIE3_CLK_COR_THRSH_TIMER">0-63 0-63</field>
  </register>
  <register name="USB_MODE" offset="10'h118" type="RW">
    
    <field loc="[15:15]" name="USB_MODE">0-1 0-1</field>
    <field loc="[14:14]" name="USB_EXT_CNTL">0-1 0-1</field>
    <field loc="[13:13]" name="USB_CLK_COR_EQ_EN">0-1 0-1</field>
    <field loc="[12:12]" name="USB_PCIE_ERR_REP_DIS">0-1 0-1</field>
    <field loc="[11:6]" name="PCIE3_CLK_COR_FULL_THRSH">0-63 0-63</field>
    <field loc="[4:0]" name="PCIE3_CLK_COR_EMPTY_THRSH">0-31 0-31</field>
  </register>
  <register name="USB_RAW_ELEC" offset="10'h119" type="RW">
    
    <field loc="[15:15]" name="USB_RAW_ELEC">0-1 0-1</field>
    <field loc="[14:14]" name="DELAY_ELEC">0-1 0-1</field>
    <field loc="[13:13]" name="USB_BOTH_BURST_IDLE">0-1 0-1</field>
    <field loc="[12:12]" name="TXREFCLKDIV2_SEL">0-1 0-1</field>
    <field loc="[11:6]" name="TX_DEEMPH2">0-63 0-63</field>
    <field loc="[5:0]" name="TX_DEEMPH3">0-63 0-63</field>
  </register>
  <register name="RXREFCLKDIV2_SEL" offset="10'h11a" type="RW">
    
    <field loc="[6:6]" name="RXREFCLKDIV2_SEL">0-1 0-1</field>
    <field loc="[5:5]" name="A_RXTERMINATION">0-1 0-1</field>
    <field loc="[4:1]" name="USB_LFPS_TPERIOD">0-15 0-15</field>
    <field loc="[0:0]" name="USB_LFPS_TPERIOD_ACCURATE">0-1 0-1</field>
  </register>
  <register name="RXCDR_CFG2_GEN4" offset="10'h11b" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG2_GEN4">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG3_GEN4" offset="10'h11c" type="RW">
    
    <field loc="[15:0]" name="RXCDR_CFG3_GEN4">0-65535 0-65535</field>
  </register>
  <register name="USB_BURSTMIN_U3WAKE" offset="10'h11d" type="RW">
    
    <field loc="[14:8]" name="USB_BURSTMIN_U3WAKE">0-127 0-127</field>
    <field loc="[6:0]" name="USB_BURSTMAX_U3WAKE">0-127 0-127</field>
  </register>
  <register name="USB_IDLEMIN_POLLING" offset="10'h11e" type="RW">
    
    <field loc="[9:0]" name="USB_IDLEMIN_POLLING">0-1023 0-1023</field>
  </register>
  <register name="USB_IDLEMAX_POLLING" offset="10'h11f" type="RW">
    
    <field loc="[9:0]" name="USB_IDLEMAX_POLLING">0-1023 0-1023</field>
  </register>
  <register name="USB_LFPSPOLLING_BURST" offset="10'h120" type="RW">
    
    <field loc="[8:0]" name="USB_LFPSPOLLING_BURST">0-511 0-511</field>
  </register>
  <register name="USB_LFPSPING_BURST" offset="10'h121" type="RW">
    
    <field loc="[8:0]" name="USB_LFPSPING_BURST">0-511 0-511</field>
  </register>
  <register name="USB_LFPSU1EXIT_BURST" offset="10'h122" type="RW">
    
    <field loc="[8:0]" name="USB_LFPSU1EXIT_BURST">0-511 0-511</field>
  </register>
  <register name="USB_LFPSU2LPEXIT_BURST_MS" offset="10'h123" type="RW">
    
    <field loc="[8:0]" name="USB_LFPSU2LPEXIT_BURST_MS">0-511 0-511</field>
  </register>
  <register name="USB_LFPSU3WAKE_BURST_MS" offset="10'h124" type="RW">
    
    <field loc="[8:0]" name="USB_LFPSU3WAKE_BURST_MS">0-511 0-511</field>
  </register>
  <register name="USB_LFPSPOLLING_IDLE_MS" offset="10'h125" type="RW">
    
    <field loc="[8:0]" name="USB_LFPSPOLLING_IDLE_MS">0-511 0-511</field>
  </register>
  <register name="RXDFE_HA_CFG1" offset="10'h126" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HA_CFG1">0-65535 0-65535</field>
  </register>
  <register name="RXDFE_HB_CFG0" offset="10'h127" type="RW">
    
    <field loc="[15:0]" name="RXDFE_HB_CFG0">0-65535 0-65535</field>
  </register>
  <register name="RXCDR_CFG3_GEN2" offset="10'h135" type="RW">
    
    <field loc="[15:10]" name="RXCDR_CFG3_GEN2">0-63 0-63</field>
    <field loc="[9:0]" name="RXCDR_CFG2_GEN2">0-1023 0-1023</field>
  </register>
  <register name="COMMA_ALIGN_LATENCY" offset="10'h250" type="RO">
    
    <field loc="[6:0]" name="COMMA_ALIGN_LATENCY">0-127 0-127</field>
  </register>
  <register name="es_error_count" offset="10'h251" type="RO">
    
    <field loc="[15:0]" name="es_error_count">0-65535 0-65535</field>
  </register>
  <register name="es_sample_count" offset="10'h252" type="RO">
    
    <field loc="[15:0]" name="es_sample_count">0-65535 0-65535</field>
  </register>
  <register name="es_control_status" offset="10'h253" type="RO">
    
    <field loc="[3:0]" name="es_control_status">0-15 0-15</field>
  </register>
  <register name="es_rdata_byte4" offset="10'h254" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte4">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte3" offset="10'h255" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte3">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte2" offset="10'h256" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte2">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte1" offset="10'h257" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte1">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte0" offset="10'h258" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte0">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte4" offset="10'h259" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte4">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte3" offset="10'h25a" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte3">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte2" offset="10'h25b" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte2">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte1" offset="10'h25c" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte1">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte0" offset="10'h25d" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte0">0-65535 0-65535</field>
  </register>
  <register name="RX_PRBS_ERR_CNT" offset="10'h25e" type="RO">
    
    <field loc="[15:0]" name="RX_PRBS_ERR_CNT">0-65535 0-65535</field>
    <field loc="[15:0]" name="RX_PRBS_ERR_CNT">0-65535 0-65535</field>
  </register>
  <register name="TXGBOX_FIFO_LATENCY" offset="10'h263" type="RO">
    
    <field loc="[15:0]" name="TXGBOX_FIFO_LATENCY">0-65535 0-65535</field>
  </register>
  <register name="RXGBOX_FIFO_LATENCY" offset="10'h269" type="RO">
    
    <field loc="[15:0]" name="RXGBOX_FIFO_LATENCY">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte5" offset="10'h283" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte5">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte6" offset="10'h284" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte6">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte7" offset="10'h285" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte7">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte8" offset="10'h286" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte8">0-65535 0-65535</field>
  </register>
  <register name="es_sdata_byte9" offset="10'h287" type="RO">
    
    <field loc="[15:0]" name="es_sdata_byte9">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte5" offset="10'h288" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte5">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte6" offset="10'h289" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte6">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte7" offset="10'h28a" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte7">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte8" offset="10'h28b" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte8">0-65535 0-65535</field>
  </register>
  <register name="es_rdata_byte9" offset="10'h28c" type="RO">
    
    <field loc="[15:0]" name="es_rdata_byte9">0-65535 0-65535</field>
  </register>
</decl_reg_list>
