// Seed: 4162324953
module module_0 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    input supply0 id_3
);
  assign id_5 = id_5 == id_2 >= 1;
  assign id_5 = 1 == 1;
  assign module_1.id_0 = 0;
  id_6(
      .id_0(id_3), .id_1(id_3), .id_2(1 == 1), .id_3(1), .id_4(1), .id_5(1), .id_6(id_2)
  );
endmodule
module module_1 (
    input  logic id_0,
    output wand  id_1,
    input  wire  id_2,
    output logic id_3,
    input  wire  id_4
);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4
  );
  always @(posedge 1'b0 * 1) begin : LABEL_0
    id_3 = #1 id_0;
  end
  wire id_6;
endmodule
