Classic Timing Analyzer report for mlt
Tue Oct 26 09:20:09 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.697 ns    ; b[0] ; c[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.697 ns        ; b[0] ; c[7] ;
; N/A   ; None              ; 9.363 ns        ; b[0] ; c[5] ;
; N/A   ; None              ; 9.344 ns        ; b[0] ; c[4] ;
; N/A   ; None              ; 9.326 ns        ; b[0] ; c[6] ;
; N/A   ; None              ; 9.242 ns        ; b[1] ; c[7] ;
; N/A   ; None              ; 9.114 ns        ; b[0] ; c[1] ;
; N/A   ; None              ; 8.903 ns        ; b[1] ; c[5] ;
; N/A   ; None              ; 8.901 ns        ; b[1] ; c[6] ;
; N/A   ; None              ; 8.888 ns        ; b[1] ; c[4] ;
; N/A   ; None              ; 8.654 ns        ; b[1] ; c[1] ;
; N/A   ; None              ; 8.438 ns        ; b[0] ; c[2] ;
; N/A   ; None              ; 8.436 ns        ; b[0] ; c[3] ;
; N/A   ; None              ; 7.979 ns        ; b[1] ; c[2] ;
; N/A   ; None              ; 7.972 ns        ; b[1] ; c[3] ;
; N/A   ; None              ; 7.790 ns        ; a[0] ; c[7] ;
; N/A   ; None              ; 7.471 ns        ; a[1] ; c[7] ;
; N/A   ; None              ; 7.437 ns        ; a[0] ; c[4] ;
; N/A   ; None              ; 7.412 ns        ; a[0] ; c[6] ;
; N/A   ; None              ; 7.399 ns        ; a[0] ; c[5] ;
; N/A   ; None              ; 7.213 ns        ; a[0] ; c[1] ;
; N/A   ; None              ; 7.132 ns        ; a[1] ; c[5] ;
; N/A   ; None              ; 7.131 ns        ; a[1] ; c[6] ;
; N/A   ; None              ; 7.117 ns        ; a[1] ; c[4] ;
; N/A   ; None              ; 6.889 ns        ; a[1] ; c[1] ;
; N/A   ; None              ; 6.535 ns        ; a[0] ; c[2] ;
; N/A   ; None              ; 6.534 ns        ; a[0] ; c[3] ;
; N/A   ; None              ; 6.210 ns        ; a[1] ; c[3] ;
; N/A   ; None              ; 6.209 ns        ; a[1] ; c[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 26 09:20:08 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mlt -c mlt --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "b[0]" to destination pin "c[7]" is 9.697 ns
    Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 7; PIN Node = 'b[0]'
    Info: 2: + IC(2.908 ns) + CELL(0.646 ns) = 4.704 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'WideOr0~0'
    Info: 3: + IC(1.697 ns) + CELL(3.296 ns) = 9.697 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'c[7]'
    Info: Total cell delay = 5.092 ns ( 52.51 % )
    Info: Total interconnect delay = 4.605 ns ( 47.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 140 megabytes
    Info: Processing ended: Tue Oct 26 09:20:09 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


