Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  5 21:08:19 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Diagram_7_Segment_Display_wrapper_timing_summary_routed.rpt -pb Diagram_7_Segment_Display_wrapper_timing_summary_routed.pb -rpx Diagram_7_Segment_Display_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Diagram_7_Segment_Display_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/Display_Initializer_0/U0/reset_was_high_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/Reset_Delay_Startup/U0/oRESET_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 33 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -84.795    -7479.073                    115                10305        0.054        0.000                      0                10289        8.750        0.000                       0                  6069  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -84.795    -5307.607                     63                 9073        0.054        0.000                      0                 9073        8.750        0.000                       0                  5574  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.235        0.000                      0                  943        0.104        0.000                      0                  943       15.250        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.699        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.704        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                      -81.362    -2171.466                     52                  173        0.382        0.000                      0                  173  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.356        0.000                      0                  100        0.197        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           63  Failing Endpoints,  Worst Slack      -84.795ns,  Total Violation    -5307.607ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.795ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.346ns  (logic 58.181ns (55.758%)  route 46.165ns (44.242%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          1.144   107.199    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124   107.323 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]_C_i_1/O
                         net (fo=1, routed)           0.000   107.323    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]_C_i_1_n_0
    SLICE_X29Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.490    22.682    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_C/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X29Y50         FDCE (Setup_fdce_C_D)        0.032    22.528    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_C
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                        -107.323    
  -------------------------------------------------------------------
                         slack                                -84.795    

Slack (VIOLATED) :        -84.590ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.138ns  (logic 58.181ns (55.869%)  route 45.957ns (44.131%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.936   106.991    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X29Y51         LUT4 (Prop_lut4_I0_O)        0.124   107.115 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]_C_i_1/O
                         net (fo=1, routed)           0.000   107.115    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]_C_i_1_n_0
    SLICE_X29Y51         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.490    22.682    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y51         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X29Y51         FDCE (Setup_fdce_C_D)        0.029    22.525    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C
  -------------------------------------------------------------------
                         required time                         22.525    
                         arrival time                        -107.115    
  -------------------------------------------------------------------
                         slack                                -84.590    

Slack (VIOLATED) :        -84.584ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.036ns  (logic 58.057ns (55.805%)  route 45.979ns (44.195%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.958   107.013    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X26Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.490    22.682    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X26Y50         FDCE (Setup_fdce_C_D)       -0.067    22.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg
  -------------------------------------------------------------------
                         required time                         22.429    
                         arrival time                        -107.013    
  -------------------------------------------------------------------
                         slack                                -84.584    

Slack (VIOLATED) :        -84.542ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.266ns  (logic 58.181ns (55.800%)  route 46.085ns (44.200%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=2 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          1.064   107.119    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I0_O)        0.124   107.243 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]_P_i_1/O
                         net (fo=1, routed)           0.000   107.243    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_1[29]
    SLICE_X32Y48         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.501    22.694    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X32Y48         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X32Y48         FDPE (Setup_fdpe_C_D)        0.079    22.701    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                        -107.243    
  -------------------------------------------------------------------
                         slack                                -84.542    

Slack (VIOLATED) :        -84.542ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.263ns  (logic 58.181ns (55.802%)  route 46.082ns (44.198%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          1.061   107.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.124   107.240 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]_C_i_1/O
                         net (fo=1, routed)           0.000   107.240    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]_C_i_1_n_0
    SLICE_X30Y49         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.500    22.693    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y49         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X30Y49         FDCE (Setup_fdce_C_D)        0.077    22.698    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                        -107.240    
  -------------------------------------------------------------------
                         slack                                -84.542    

Slack (VIOLATED) :        -84.515ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.113ns  (logic 58.181ns (55.883%)  route 45.932ns (44.117%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.911   106.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.124   107.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[31]_C_i_1/O
                         net (fo=1, routed)           0.000   107.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[31]_C_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.490    22.682    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.079    22.575    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C
  -------------------------------------------------------------------
                         required time                         22.575    
                         arrival time                        -107.090    
  -------------------------------------------------------------------
                         slack                                -84.515    

Slack (VIOLATED) :        -84.509ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.177ns  (logic 58.181ns (55.848%)  route 45.996ns (44.152%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.975   107.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.124   107.154 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]_C_i_1/O
                         net (fo=1, routed)           0.000   107.154    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]_C_i_1_n_0
    SLICE_X29Y37         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.495    22.688    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y37         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)        0.029    22.645    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                        -107.154    
  -------------------------------------------------------------------
                         slack                                -84.509    

Slack (VIOLATED) :        -84.456ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.126ns  (logic 58.181ns (55.876%)  route 45.945ns (44.124%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.924   106.979    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.124   107.103 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]_C_i_1/O
                         net (fo=1, routed)           0.000   107.103    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]_C_i_1_n_0
    SLICE_X26Y39         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.497    22.690    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y39         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X26Y39         FDCE (Setup_fdce_C_D)        0.029    22.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                        -107.103    
  -------------------------------------------------------------------
                         slack                                -84.456    

Slack (VIOLATED) :        -84.444ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.113ns  (logic 58.181ns (55.882%)  route 45.932ns (44.118%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.912   106.967    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X26Y40         LUT4 (Prop_lut4_I0_O)        0.124   107.091 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]_C_i_1/O
                         net (fo=1, routed)           0.000   107.091    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]_C_i_1_n_0
    SLICE_X26Y40         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.497    22.690    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y40         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_C/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X26Y40         FDCE (Setup_fdce_C_D)        0.029    22.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_C
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                        -107.090    
  -------------------------------------------------------------------
                         slack                                -84.444    

Slack (VIOLATED) :        -84.433ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        104.148ns  (logic 58.181ns (55.864%)  route 45.967ns (44.136%))
  Logic Levels:           138  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.885   104.274 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.614   104.888    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.124   105.012 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.444   105.457    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X28Y44         LUT4 (Prop_lut4_I2_O)        0.124   105.581 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.350   105.931    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.124   106.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.946   107.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.124   107.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]_C_i_1/O
                         net (fo=1, routed)           0.000   107.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]_C_i_1_n_0
    SLICE_X28Y36         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.494    22.687    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X28Y36         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_C/C
                         clock pessimism              0.230    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X28Y36         FDCE (Setup_fdce_C_D)        0.077    22.692    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_C
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                        -107.125    
  -------------------------------------------------------------------
                         slack                                -84.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.550     0.891    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X20Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/Q
                         net (fo=1, routed)           0.197     1.252    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.297 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_1/O
                         net (fo=1, routed)           0.000     1.297    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]
    SLICE_X23Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.816     1.186    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.091     1.243    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.550     0.891    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y24         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][17]/Q
                         net (fo=1, routed)           0.106     1.161    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[17]
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.859     1.229    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.947    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.102    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.841%)  route 0.160ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.567     0.908    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X7Y2           FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/Q
                         net (fo=2, routed)           0.160     1.209    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]
    RAMB18_X0Y0          RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.877     1.247    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB18_X0Y0          RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.966    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.149    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.551     0.891    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y23         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.106     1.162    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[9]
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.859     1.229    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.947    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.102    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.618%)  route 0.212ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.548     0.889    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X21Y23         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=27, routed)          0.212     1.229    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_di_o[11]
    SLICE_X25Y23         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.813     1.183    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X25Y23         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.017     1.166    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.538%)  route 0.205ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.550     0.891    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X20Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/Q
                         net (fo=1, routed)           0.205     1.259    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]
    SLICE_X23Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.304 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.304    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]
    SLICE_X23Y23         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.813     1.183    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y23         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.091     1.240    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.227ns (53.617%)  route 0.196ns (46.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y14         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/Q
                         net (fo=1, routed)           0.196     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/sl_oport3_i[1]
    SLICE_X21Y15         LUT6 (Prop_lut6_I2_O)        0.099     1.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[1]_i_1/O
                         net (fo=1, routed)           0.000     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[1]
    SLICE_X21Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X21Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.092     1.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.747%)  route 0.147ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.565     0.906    Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X6Y42          FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=1, routed)           0.147     1.216    Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[2]
    RAMB18_X0Y16         RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.876     1.246    Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X0Y16         RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.281     0.965    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.148    Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.471%)  route 0.242ns (56.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.553     0.894    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y18         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/Q
                         net (fo=1, routed)           0.242     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/sl_oport0_i[10]
    SLICE_X21Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[10]_i_1/O
                         net (fo=1, routed)           0.000     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[10]
    SLICE_X21Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X21Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.092     1.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.150%)  route 0.200ns (46.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.557     0.898    Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y12         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/Q
                         net (fo=1, routed)           0.200     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/sl_oport3_i[9]
    SLICE_X19Y15         LUT6 (Prop_lut6_I2_O)        0.099     1.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[9]_i_1/O
                         net (fo=1, routed)           0.000     1.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/rd_din_mux[9]
    SLICE_X19Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X19Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.092     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2    Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2    Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y0    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y0    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16   Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16   Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y15   Diagram_7_Segment_Display_i/Display_Initializer_0/U0/FSM_sequential_sendState_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y17   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 1.736ns (30.457%)  route 3.964ns (69.543%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.185 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.488     9.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X21Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.498    36.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.396    36.581    
                         clock uncertainty           -0.035    36.545    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.029    36.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.574    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.736ns (30.473%)  route 3.961ns (69.527%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.185 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.485     9.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X21Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.498    36.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.396    36.581    
                         clock uncertainty           -0.035    36.545    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.031    36.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.576    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.273ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.736ns (30.397%)  route 3.975ns (69.603%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.499     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.396    36.580    
                         clock uncertainty           -0.035    36.544    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.079    36.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 27.273    

Slack (MET) :             27.283ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.736ns (30.450%)  route 3.965ns (69.550%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489     9.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.396    36.580    
                         clock uncertainty           -0.035    36.544    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.079    36.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                 27.283    

Slack (MET) :             27.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.736ns (30.558%)  route 3.945ns (69.442%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.185 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.469     9.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.498    36.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.433    36.618    
                         clock uncertainty           -0.035    36.582    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.029    36.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.611    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 27.291    

Slack (MET) :             27.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.736ns (30.507%)  route 3.955ns (69.493%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.478     9.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.396    36.580    
                         clock uncertainty           -0.035    36.544    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.081    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 27.295    

Slack (MET) :             27.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.736ns (30.566%)  route 3.944ns (69.434%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.672     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.419     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.282     5.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.299     5.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.004     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X13Y39         LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467     9.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y40         LUT3 (Prop_lut3_I1_O)        0.124     9.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.396    36.580    
                         clock uncertainty           -0.035    36.544    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.077    36.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 27.302    

Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.952ns (19.113%)  route 4.029ns (80.887%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.177 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.960     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.285     7.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.401     7.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.490    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.396    36.573    
                         clock uncertainty           -0.035    36.537    
    SLICE_X12Y25         FDRE (Setup_fdre_C_R)       -0.524    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 27.394    

Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.952ns (19.113%)  route 4.029ns (80.887%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.177 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.960     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.285     7.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.401     7.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.490    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.396    36.573    
                         clock uncertainty           -0.035    36.537    
    SLICE_X12Y25         FDRE (Setup_fdre_C_R)       -0.524    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 27.394    

Slack (MET) :             27.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.952ns (19.113%)  route 4.029ns (80.887%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.177 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.960     6.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.124     6.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.285     7.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.401     7.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.528     8.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.490    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X12Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.396    36.573    
                         clock uncertainty           -0.035    36.537    
    SLICE_X12Y25         FDRE (Setup_fdre_C_R)       -0.524    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.013    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                 27.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.577     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.122     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.372     1.360    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.498%)  route 0.213ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.164     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X4Y19          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X4Y19          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.371     1.361    
    SLICE_X4Y19          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X3Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X3Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X3Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.385     1.348    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.076     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y26    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y25    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y24    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y23    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X4Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y19    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.699ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.064%)  route 0.742ns (61.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.742     1.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X18Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X18Y16         FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                 31.699    

Slack (MET) :             31.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.364%)  route 0.594ns (58.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.594     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X0Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.772    

Slack (MET) :             31.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.444%)  route 0.644ns (58.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.644     1.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X21Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X21Y17         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 31.805    

Slack (MET) :             31.842ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.885%)  route 0.607ns (57.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.607     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X2Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 31.842    

Slack (MET) :             31.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.882ns  (logic 0.419ns (47.494%)  route 0.463ns (52.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X22Y15         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.463     0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X19Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y16         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 31.853    

Slack (MET) :             31.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.247%)  route 0.598ns (56.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X0Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y20          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.899    

Slack (MET) :             31.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.904%)  route 0.476ns (51.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X22Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X19Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y16         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 31.975    

Slack (MET) :             32.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.025%)  route 0.456ns (49.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X0Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                 32.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.704ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.031ns  (logic 0.419ns (40.656%)  route 0.612ns (59.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.612     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)       -0.265    19.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 18.704    

Slack (MET) :             18.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.160%)  route 0.599ns (58.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X21Y17         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X22Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y15         FDCE (Setup_fdce_C_D)       -0.268    19.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 18.714    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.181ns  (logic 0.456ns (38.601%)  route 0.725ns (61.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X21Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.725     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X23Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X23Y16         FDCE (Setup_fdce_C_D)       -0.103    19.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                 18.716    

Slack (MET) :             18.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.918%)  route 0.606ns (57.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.606     1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X3Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)       -0.093    19.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 18.845    

Slack (MET) :             18.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.831%)  route 0.457ns (52.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X19Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.457     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X22Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y16         FDCE (Setup_fdce_C_D)       -0.268    19.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 18.856    

Slack (MET) :             18.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.276%)  route 0.489ns (51.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.489     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X3Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 18.960    

Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.403%)  route 0.449ns (49.597%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X21Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.449     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X22Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y16         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 19.000    

Slack (MET) :             19.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.829%)  route 0.441ns (49.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X1Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 19.008    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           52  Failing Endpoints,  Worst Slack      -81.362ns,  Total Violation    -2171.466ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -81.362ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        100.643ns  (logic 56.800ns (56.437%)  route 43.843ns (43.563%))
  Logic Levels:           133  (CARRY4=38 LDCE=31 LUT2=1 LUT3=31 LUT4=31 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.620   102.753    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X30Y49         LUT4 (Prop_lut4_I0_O)        0.302   103.055 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.565   103.620    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_1_n_0
    SLICE_X30Y42         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.498    22.691    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y42         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X30Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    22.258    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                        -103.620    
  -------------------------------------------------------------------
                         slack                                -81.362    

Slack (VIOLATED) :        -81.212ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        100.412ns  (logic 56.800ns (56.567%)  route 43.612ns (43.433%))
  Logic Levels:           133  (CARRY4=38 LDCE=31 LUT2=1 LUT3=31 LUT4=31 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.343   100.096    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.885   100.981 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.448   101.429    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124   101.553 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000   101.553    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   102.133 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.616   102.749    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.302   103.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.338   103.389    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X30Y50         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.490    22.682    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y50         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    22.177    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                        -103.389    
  -------------------------------------------------------------------
                         slack                                -81.212    

Slack (VIOLATED) :        -78.093ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        97.376ns  (logic 54.909ns (56.389%)  route 42.467ns (43.611%))
  Logic Levels:           129  (CARRY4=37 LDCE=30 LUT2=1 LUT3=30 LUT4=30 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.374    99.381    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.684 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.669   100.353    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_1_n_0
    SLICE_X30Y48         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.500    22.693    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y48         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X30Y48         FDPE (Recov_fdpe_C_PRE)     -0.361    22.260    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P
  -------------------------------------------------------------------
                         required time                         22.260    
                         arrival time                        -100.353    
  -------------------------------------------------------------------
                         slack                                -78.093    

Slack (VIOLATED) :        -78.023ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        97.261ns  (logic 54.909ns (56.455%)  route 42.352ns (43.545%))
  Logic Levels:           129  (CARRY4=37 LDCE=30 LUT2=1 LUT3=30 LUT4=30 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X31Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    97.897 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.563    98.459    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.124    98.583 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    98.583    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    99.007 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.443    99.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X31Y47         LUT4 (Prop_lut4_I0_O)        0.303    99.753 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.485   100.239    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X29Y49         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.500    22.693    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y49         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X29Y49         FDCE (Recov_fdce_C_CLR)     -0.405    22.216    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                        -100.238    
  -------------------------------------------------------------------
                         slack                                -78.023    

Slack (VIOLATED) :        -74.881ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.165ns  (logic 53.173ns (56.468%)  route 40.992ns (43.532%))
  Logic Levels:           125  (CARRY4=36 LDCE=29 LUT2=1 LUT3=29 LUT4=29 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.487    96.279    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.299    96.578 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.564    97.142    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_1_n_0
    SLICE_X32Y48         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.501    22.694    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X32Y48         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X32Y48         FDPE (Recov_fdpe_C_PRE)     -0.361    22.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P
  -------------------------------------------------------------------
                         required time                         22.261    
                         arrival time                         -97.142    
  -------------------------------------------------------------------
                         slack                                -74.881    

Slack (VIOLATED) :        -74.710ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        94.034ns  (logic 53.173ns (56.546%)  route 40.861ns (43.454%))
  Logic Levels:           125  (CARRY4=36 LDCE=29 LUT2=1 LUT3=29 LUT4=29 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.349    93.699    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    94.597 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.448    95.045    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    95.169 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    95.169    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.570 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    95.570    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    95.792 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.583    96.375    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    96.674 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.338    97.012    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X30Y49         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.500    22.693    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y49         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.302    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                         -97.011    
  -------------------------------------------------------------------
                         slack                                -74.710    

Slack (VIOLATED) :        -71.877ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.162ns  (logic 51.229ns (56.195%)  route 39.933ns (43.805%))
  Logic Levels:           120  (CARRY4=34 LDCE=28 LUT2=1 LUT3=28 LUT4=28 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.599    93.311    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X27Y48         LUT4 (Prop_lut4_I0_O)        0.306    93.617 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.522    94.139    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_1_n_0
    SLICE_X26Y49         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.500    22.693    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y49         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X26Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    22.262    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -94.139    
  -------------------------------------------------------------------
                         slack                                -71.877    

Slack (VIOLATED) :        -71.676ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        91.001ns  (logic 51.229ns (56.295%)  route 39.772ns (43.705%))
  Logic Levels:           120  (CARRY4=34 LDCE=28 LUT2=1 LUT3=28 LUT4=28 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.342    90.908    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    91.793 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.442    92.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    92.360 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    92.360    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    92.712 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.332    93.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.306    93.350 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.628    93.978    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X28Y49         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.500    22.693    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X28Y49         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.319    22.302    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                         -93.978    
  -------------------------------------------------------------------
                         slack                                -71.676    

Slack (VIOLATED) :        -69.084ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        88.366ns  (logic 49.562ns (56.087%)  route 38.804ns (43.913%))
  Logic Levels:           116  (CARRY4=33 LDCE=27 LUT2=1 LUT3=27 LUT4=27 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.610    90.410    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.302    90.712 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.631    91.343    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_1_n_0
    SLICE_X30Y45         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.499    22.691    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y45         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X30Y45         FDPE (Recov_fdpe_C_PRE)     -0.361    22.259    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                         -91.343    
  -------------------------------------------------------------------
                         slack                                -69.084    

Slack (VIOLATED) :        -69.032ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        88.145ns  (logic 49.562ns (56.227%)  route 38.583ns (43.772%))
  Logic Levels:           116  (CARRY4=33 LDCE=27 LUT2=1 LUT3=27 LUT4=27 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.669     2.977    Diagram_7_Segment_Display_i/btn_0_debounce/U0/CLK
    SLICE_X35Y35         FDRE                                         r  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q
                         net (fo=5, routed)           0.309     3.742    Diagram_7_Segment_Display_i/Global_Reset_Or/A
    SLICE_X34Y35         LUT2 (Prop_lut2_I0_O)        0.124     3.866 f  Diagram_7_Segment_Display_i/Global_Reset_Or/o_INST_0/O
                         net (fo=79, routed)          0.873     4.739    Diagram_7_Segment_Display_i/count_loader/U0/a_reset
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.354     5.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X25Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     6.103 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.666     6.769    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.893 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.336     7.228    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X29Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.710 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.334     8.044    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.299     8.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.739    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     9.624 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.733    10.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.481    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.905 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.461    11.367    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.303    11.670 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.356    12.026    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X28Y37         LDCE (SetClr_ldce_CLR_Q)     0.898    12.924 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.650    13.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    13.697 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.697    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.277 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.327    14.604    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X30Y39         LUT4 (Prop_lut4_I0_O)        0.302    14.906 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.345    15.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    16.136 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.651    16.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    16.911 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.911    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.263 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.317    17.580    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.306    17.886 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.399    18.285    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.170 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.419    19.589    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124    19.713 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    19.713    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.114 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.336 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.466    20.802    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y36         LUT4 (Prop_lut4_I0_O)        0.299    21.101 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.360    21.461    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X29Y35         LDCE (SetClr_ldce_CLR_Q)     0.885    22.346 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.609    22.955    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    23.079 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    23.079    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.503 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.594    24.097    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.303    24.400 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.359    24.759    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y36         LDCE (SetClr_ldce_CLR_Q)     0.885    25.644 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.681    26.325    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    26.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.029 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.328    27.357    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.302    27.659 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.343    28.002    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    28.887 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.413    29.300    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    29.424 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    29.424    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.776 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.346    30.122    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X26Y39         LUT4 (Prop_lut4_I0_O)        0.306    30.428 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.357    30.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X28Y39         LDCE (SetClr_ldce_CLR_Q)     0.898    31.683 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.445    32.127    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124    32.251 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    32.251    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.652 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.874 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.308    33.182    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.299    33.481 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399    33.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X31Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    34.765 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.546    35.311    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    35.435 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    35.435    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    35.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.508    36.368    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.303    36.671 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.510    37.181    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.898    38.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.419    38.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    38.622 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.622    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.202 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.331    39.533    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.302    39.835 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.343    40.178    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    41.076 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.678    41.754    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    41.878 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    41.878    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.230 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.318    42.548    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X31Y41         LUT4 (Prop_lut4_I0_O)        0.306    42.854 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.509    43.363    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    44.248 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.415    44.663    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    44.787 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    44.787    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.188 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.188    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.410 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.317    45.727    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.299    46.026 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.493    46.519    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.404 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.576    47.980    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    48.104 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    48.104    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.528 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.419    48.947    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.303    49.250 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.343    49.593    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    50.478 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.415    50.894    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    51.018 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    51.018    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.598 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.443    52.041    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X28Y43         LUT4 (Prop_lut4_I0_O)        0.302    52.343 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.351    52.694    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    53.579 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.444    54.024    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    54.148 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    54.148    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.500 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.326    54.825    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.306    55.131 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.356    55.487    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    56.372 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.413    56.785    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X29Y42         LUT3 (Prop_lut3_I1_O)        0.124    56.909 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    56.909    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    57.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.532 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.344    57.876    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.299    58.175 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.413    58.588    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X27Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    59.473 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.640    60.112    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    60.236 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    60.236    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    60.660 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.483    61.144    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.303    61.447 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.358    61.804    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    62.689 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.513    63.202    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    63.326 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    63.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    63.906 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.594    64.500    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.302    64.802 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    65.146    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    66.031 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.441    66.472    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    66.596 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    66.596    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    66.948 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.449    67.397    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.306    67.703 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.352    68.055    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    68.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.550    69.503    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124    69.627 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    69.627    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X29Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.028 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    70.028    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.476    70.726    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.299    71.025 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.361    71.385    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    72.270 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.601    72.872    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    72.996 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    72.996    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    73.420 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.460    73.880    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.303    74.183 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.351    74.534    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X30Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    75.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.569    76.001    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    76.125 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    76.125    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    76.705 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.661    77.366    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.302    77.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.359    78.027    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X32Y47         LDCE (SetClr_ldce_CLR_Q)     0.898    78.925 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.522    79.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    79.571 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    79.571    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    79.923 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.608    80.531    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X27Y47         LUT4 (Prop_lut4_I0_O)        0.306    80.837 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.365    81.201    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    82.086 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.474    82.560    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    82.684 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    82.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    83.085 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    83.085    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    83.307 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.469    83.776    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.299    84.075 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.399    84.474    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X27Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    85.359 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.607    85.966    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    86.090 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    86.090    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.514 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.478    86.992    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.303    87.295 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.353    87.648    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    88.533 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.563    89.097    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    89.221 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    89.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.801 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.463    90.264    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.302    90.566 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.557    91.123    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X29Y51         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.490    22.682    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y51         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X29Y51         FDCE (Recov_fdce_C_CLR)     -0.405    22.091    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -91.122    
  -------------------------------------------------------------------
                         slack                                -69.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.001%)  route 0.187ns (56.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.554     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.187     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X6Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.819     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X6Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.281     0.908    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.067     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDPE (Prop_fdpe_C_Q)         0.164     1.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.197     1.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X18Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.933    
    SLICE_X18Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.522%)  route 0.196ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y18          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.196     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.841     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.930    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.522%)  route 0.196ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y18          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.081 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.196     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y19          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.841     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X1Y19          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.930    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.004%)  route 3.311ns (79.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.179 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.492    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.396    36.575    
                         clock uncertainty           -0.035    36.539    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.134    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 28.356    

Slack (MET) :             28.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.004%)  route 3.311ns (79.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.179 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.492    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.396    36.575    
                         clock uncertainty           -0.035    36.539    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.134    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 28.356    

Slack (MET) :             28.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.004%)  route 3.311ns (79.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.179 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.492    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.396    36.575    
                         clock uncertainty           -0.035    36.539    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.134    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 28.356    

Slack (MET) :             28.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.004%)  route 3.311ns (79.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.179 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.492    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.396    36.575    
                         clock uncertainty           -0.035    36.539    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.134    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 28.356    

Slack (MET) :             28.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.828ns (20.004%)  route 3.311ns (79.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.179 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.617     7.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X13Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.492    36.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X13Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.396    36.575    
                         clock uncertainty           -0.035    36.539    
    SLICE_X13Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.134    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 28.356    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.369%)  route 3.237ns (79.631%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.173 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.486    36.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.396    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.128    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 28.425    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.369%)  route 3.237ns (79.631%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.173 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.486    36.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.396    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.128    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 28.425    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.369%)  route 3.237ns (79.631%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.173 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.486    36.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.396    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.128    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 28.425    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.369%)  route 3.237ns (79.631%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.173 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.486    36.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.396    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.128    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 28.425    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.369%)  route 3.237ns (79.631%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.173 - 33.000 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.671     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     4.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     6.045    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.867     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.543     7.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.486    36.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.396    36.569    
                         clock uncertainty           -0.035    36.533    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.405    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.128    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 28.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.380%)  route 0.181ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.556     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDPE (Prop_fdpe_C_Q)         0.128     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y15         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.822     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y15         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.124     1.588    
    SLICE_X23Y15         FDPE (Remov_fdpe_C_PRE)     -0.149     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.578     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y17          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.843     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.371     1.361    
    SLICE_X1Y17          FDPE (Remov_fdpe_C_PRE)     -0.149     1.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.508%)  route 0.169ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.745     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.579     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y17          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.490 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y18          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.861     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.844     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y18          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.371     1.362    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.389    





