<profile>

<section name = "Vivado HLS Report for 'fft_top'" level="0">
<item name = "Date">Sat Aug  1 17:19:52 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">deblur_IP</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4721, 4721, 4721, 4721, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dummy_proc_middle_1394_fu_75">dummy_proc_middle_1394, 3585, 3585, 3585, 3585, none</column>
<column name="grp_dummy_proc_fe_1395_fu_85">dummy_proc_fe_1395, 257, 257, 257, 257, none</column>
<column name="grp_fft_config1_s_fu_96">fft_config1_s, 874, 874, 874, 874, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">8, -, 184, 170</column>
<column name="Instance">6, 28, 14288, 13899</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 101</column>
<column name="Register">-, -, 10, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">5, 12, 13, 26</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dummy_proc_fe_1395_fu_85">dummy_proc_fe_1395, 0, 0, 27, 72</column>
<column name="grp_dummy_proc_middle_1394_fu_75">dummy_proc_middle_1394, 0, 4, 1780, 4026</column>
<column name="grp_fft_config1_s_fu_96">fft_config1_s, 6, 24, 12481, 9801</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="xk1_fifo_U">4, 92, 85, 256, 64, 16384</column>
<column name="xn1_fifo_U">4, 92, 85, 256, 64, 16384</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="direction_blk_n">9, 2, 1, 2</column>
<column name="in_r_read">9, 2, 1, 2</column>
<column name="out_r_write">9, 2, 1, 2</column>
<column name="xk1_read">9, 2, 1, 2</column>
<column name="xk1_write">9, 2, 1, 2</column>
<column name="xn1_read">9, 2, 1, 2</column>
<column name="xn1_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="direction_read_reg_106">1, 0, 1, 0</column>
<column name="fft_status1_data_V_r_reg_123">0, 0, 8, 8</column>
<column name="grp_dummy_proc_fe_1395_fu_85_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dummy_proc_middle_1394_fu_75_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_config1_s_fu_96_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_top, return value</column>
<column name="direction">in, 1, ap_hs, direction, scalar</column>
<column name="direction_ap_vld">in, 1, ap_hs, direction, scalar</column>
<column name="direction_ap_ack">out, 1, ap_hs, direction, scalar</column>
<column name="in_r_dout">in, 64, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="out_r_din">out, 64, ap_fifo, out_r, pointer</column>
<column name="out_r_full_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_write">out, 1, ap_fifo, out_r, pointer</column>
</table>
</item>
</section>
</profile>
