5 a 11 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd ovl1.vcd -o ovl1.cdd -v ovl1.v -A ovl +libext+.vlib+ -y ./ovl -I ./ovl -I ./ovl/vlog95
3 0 $root $root NA 0 0 1
3 0 main main ovl1.v 1 30 1
2 1 25 8000c 1 3d 121002 0 0 1 2 102 $u1
1 width 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 clock 3 83000a 1 0 0 0 1 1 1102
1 reset_n 3 30011 1 0 0 0 1 1 102
1 a 4 3000a 1 0 3 0 4 1 aa
4 1 0 0
3 0 assert_zero_one_hot main.foo ./ovl/assert_zero_one_hot.vlib 6 26 1
2 2 5 180018 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 5 a0014 0 1 400 0 0 error_count
2 4 5 a0018 1 37 1006 2 3
2 5 73 180018 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 6 73 a0014 0 1 400 0 0 cover_count
2 7 73 a0018 1 37 1006 5 6
2 8 13 3e0041 1 0 20008 0 0 1 4 1
2 9 13 37003a 1 0 20004 0 0 1 4 0
2 10 13 350035 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 11 13 2f0033 1 32 8 0 0 width
2 12 13 2f0035 1 7 20208 10 11 32 2 41aaa faa faa faa faa faa faa faa
2 13 13 2e003c 1 25 20104 9 12 3 2 72a
2 14 13 2e0041 1 31 20088 8 13 4 2 1eaa
2 15 13 2d0042 1 26 20008 14 0 4 2 1eaa
2 16 13 210029 1 1 4 0 0 test_expr
2 17 13 210042 2 7 20088 15 16 4 2 1eaa
2 18 13 13001d 0 1 400 0 0 test_expr_1
2 19 13 130042 2 36 f00a 17 18
2 20 43 a000e 2 3d 12100a 0 0 1 2 1102 $u8
2 21 48 18001c 1e 3d 12600a 0 0 1 2 1102 $u9
2 22 48 130015 1e 1 c 0 0 clk
2 23 48 b0011 0 2a 20000 0 0 1 2 2
2 24 48 b0015 2e 27 2100a 22 23 1 2 2
1 severity_level 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 width 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 property_type 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 msg 0 80000 1 0 31 0 72 1 54 10 55 10 41 10 10 11 1 10 50 10 55 10 41 10 14 11
1 coverage_level 0 80000 1 0 31 0 32 1 55 55 55 55 55 55 55 55
1 assert_name 0 80000 1 0 31 0 152 1 10 11 55 10 40 10 55 11 11 10 54 10 55 10 55 11 55 10 4 11 11 10 44 11 55 11 10 11 4 11 11 10 5 11 5 11 1 10
1 clk 12 8 1 0 0 0 1 1 1102
1 reset_n 12 d 1 0 0 0 1 1 102
1 test_expr 13 14 1 0 3 0 4 1 aa
1 error_count 4 3000a 1 0 31 0 32 65 aa aa aa aa aa aa aa aa
1 cover_count 72 3000a 1 0 31 0 32 65 aa aa aa aa aa aa aa aa
1 test_expr_1 13 30013 1 0 3 0 4 1 aa
1 prev_test_expr 38 30012 1 0 3 0 4 1 aa
1 one_hots_checked 40 30012 1 0 3 0 4 1 aa
1 prev_one_hots_checked 41 30012 1 0 3 0 4 1 aa
4 4 0 0
4 7 0 0
4 19 19 19
4 20 0 0
4 21 24 0
4 24 21 0
3 3 assert_zero_one_hot.ovl_cover_t main.foo.ovl_cover_t std_ovl_task.h 75 94 1
2 25 77 20006 0 3d 131002 0 0 1 2 2 $u7
1 cvr_msg 76 800015 1 0 511 0 512 1 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 25 0 0
3 1 assert_zero_one_hot.ovl_cover_t.$u7 main.foo.ovl_cover_t.$u7 std_ovl_task.h 0 93 1
2 26 78 1f001f 0 0 20010 0 0 32 64 1 0 0 0 0 0 0 0
2 27 78 11001b 0 1 10 0 0 cover_count
2 28 78 11001f 0 6 20030 26 27 32 66 aa aa aa aa aa aa aa aa
2 29 78 3000d 0 1 400 0 0 cover_count
2 30 78 3001f 0 37 11022 28 29
2 31 0 0 0 4e 20002 0 0 1 2 2
2 32 0 0 0 4e 20002 0 0 1 2 2
2 33 87 0 0 30 20002 0 0 1 2 2
2 34 86 f0012 0 0 20010 0 0 1 4 1
2 35 86 c000d 0 0 20018 0 0 32 64 0 4 0 0 0 0 0 0
2 36 86 b0014 0 25 20030 34 35 32 2 aa aa aa aa aa aa aa aa
2 37 84 f001c 0 32 12 0 0 coverage_level
2 38 86 0 0 2d 20022 36 37 1 2 2
2 39 85 b000b 0 0 20010 0 0 32 64 0 0 0 0 0 0 0 0
2 40 85 0 0 2d 20022 39 37 1 2 2
4 32 0 0
4 33 32 0
4 31 0 0
4 38 31 33
4 40 0 38
4 30 40 40
3 1 assert_zero_one_hot.$u8 main.foo.$u8 ./vlog95/assert_zero_one_hot_logic.v 0 46 1
2 41 44 230026 1 0 20004 0 0 1 4 0
2 42 44 1d0021 1 32 8 0 0 width
2 43 44 1c0028 1 25 20104 41 42 4 2 faa
2 44 44 40013 0 1 400 0 0 one_hots_checked
2 45 44 40028 1 37 11006 43 44
2 46 45 230026 1 0 20004 0 0 1 4 0
2 47 45 1d0021 1 32 8 0 0 width
2 48 45 1c0028 1 25 20104 46 47 4 2 faa
2 49 45 40018 0 1 400 0 0 prev_one_hots_checked
2 50 45 40028 1 37 6 48 49
4 50 0 0
4 45 50 50
3 1 assert_zero_one_hot.$u9 main.foo.$u9 ./vlog95/assert_zero_one_hot_logic.v 0 73 1
2 51 49 300034 14 3d 12000a 0 0 1 2 1102 $u10
2 52 49 2d002d 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 53 49 1b0028 1 32 8 0 0 coverage_level
2 54 49 1b002d 1 15 20108 52 53 1 2 1002
2 55 49 130016 1 0 20004 0 0 1 4 0
2 56 49 8000e 2 1 c 0 0 reset_n
2 57 49 80016 2 15 2014c 55 56 1 2 1102
2 58 49 8002d 2 18 2028c 54 57 1 2 10102
2 59 49 4002e f 39 1100e 58 0
4 51 0 0
4 59 51 0
3 1 assert_zero_one_hot.$u9.$u10 main.foo.$u9.$u10 ./vlog95/assert_zero_one_hot_logic.v 0 72 1
2 60 51 27002b 0 3d 126002 0 0 1 2 2 $u11
2 61 51 170024 1 1 4 0 0 prev_test_expr
2 62 51 a0012 1 1 4 0 0 test_expr
2 63 51 a0024 1 15 20044 61 62 1 2 102
2 64 51 60025 a 39 11006 63 0
2 65 54 180020 1 1 4 0 0 test_expr
2 66 54 60013 0 1 400 0 0 prev_test_expr
2 67 54 60020 a 38 6 65 66
2 68 56 49004d 0 3d 126002 0 0 1 2 2 $u12
2 69 56 410044 1 0 20004 0 0 1 4 0
2 70 56 3b003f 1 32 8 0 0 width
2 71 56 3a0046 1 25 20104 69 70 4 2 faa
2 72 56 2d0035 1 1 4 0 0 test_expr
2 73 56 2d0046 1 11 20048 71 72 1 2 1002
2 74 56 230026 1 0 20004 0 0 1 4 0
2 75 56 1d0021 1 32 8 0 0 width
2 76 56 1c0028 1 25 20104 74 75 4 2 faa
2 77 56 a0017 1 1 4 0 0 prev_test_expr
2 78 56 a0028 1 15 20044 76 77 1 2 102
2 79 56 a0046 1 18 20084 73 78 1 2 102
2 80 56 60047 a 39 6 79 0
2 81 60 320036 14 3d 12600a 0 0 1 2 1102 $u13
2 82 60 2a002d 1 0 20004 0 0 1 4 0
2 83 60 240028 1 32 8 0 0 width
2 84 60 23002f 1 25 20104 82 83 4 2 faa
2 85 60 17001f 1 1 4 0 0 test_expr
2 86 60 b0013 1 1 4 0 0 test_expr
2 87 60 b001f 1 2 20044 85 86 4 2 faa
2 88 60 a002f 1 11 20048 84 87 1 2 1002
2 89 60 60030 a 39 a 88 0
2 90 66 1f002e 1 1 4 0 0 one_hots_checked
2 91 66 6001a 0 1 400 0 0 prev_one_hots_checked
2 92 66 6002e a 38 6 90 91
2 93 70 140031 0 0 20010 0 0 224 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 10 14 11 14 45 14 5 14 11 14 40 14 5 14 55 11 5 15 10 15 55 14 40 14 55 11 11 14 54 14 55 14 55 11 50 14 50 14 1 14
2 94 70 140031 0 47 20 93 0 ovl_cover_t.cvr_msg
2 95 70 80033 0 3b 120012 0 94 512 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
2 96 69 27002a 1 0 20008 0 0 1 4 1
2 97 69 210025 1 32 8 0 0 width
2 98 69 20002c 1 25 20208 96 97 4 2 f0aa
2 99 69 c001b 1 1 4 0 0 one_hots_checked
2 100 69 c002c 1 11 20084 98 99 1 2 102
2 101 68 250034 1 1 4 0 0 one_hots_checked
2 102 68 c0020 1 1 4 0 0 prev_one_hots_checked
2 103 68 c0034 1 15 20044 101 102 1 2 102
2 104 68 b002d 1 18 20044 100 103 1 2 1102
2 105 68 6002f a 39 6 104 0
4 95 0 0
4 105 95 0
4 92 105 105
4 81 92 0
4 89 81 92
4 68 89 0
4 80 68 89
4 67 80 80
4 60 67 0
4 64 60 67
3 1 assert_zero_one_hot.$u9.$u10.$u11 main.foo.$u9.$u10.$u11 ./vlog95/assert_zero_one_hot_logic.v 0 53 1
2 106 52 14002d 0 0 20010 0 0 192 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 11 14 15 14 54 14 1 14 40 14 5 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 107 52 14002d 0 47 20 106 0 ovl_cover_t.cvr_msg
2 108 52 8002f 0 3b 131012 0 107 512 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 108 0 0
3 1 assert_zero_one_hot.$u9.$u10.$u12 main.foo.$u9.$u10.$u12 ./vlog95/assert_zero_one_hot_logic.v 0 58 1
2 109 57 140030 0 0 20010 0 0 216 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 5 15 55 14 4 15 11 14 44 15 55 11 50 14 50 14 1 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 110 57 140030 0 47 20 109 0 ovl_cover_t.cvr_msg
2 111 57 80032 0 3b 131012 0 110 512 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 111 0 0
3 1 assert_zero_one_hot.$u9.$u10.$u13 main.foo.$u9.$u10.$u13 ./vlog95/assert_zero_one_hot_logic.v 0 64 1
2 112 61 38003c 14 3d 12000a 0 0 1 2 1102 $u14
2 113 61 300033 1 0 20004 0 0 1 4 0
2 114 61 2a002e 1 32 8 0 0 width
2 115 61 290035 1 25 20104 113 114 4 2 faa
2 116 61 190023 1 1 8 0 0 test_expr_1
2 117 61 d0015 1 1 4 0 0 test_expr
2 118 61 d0023 1 8 20084 116 117 4 2 faa
2 119 61 c0035 1 11 20048 115 118 1 2 1002
2 120 61 80036 a 39 1100a 119 0
4 112 0 0
4 120 112 0
3 1 assert_zero_one_hot.$u9.$u10.$u13.$u14 main.foo.$u9.$u10.$u13.$u14 ./vlog95/assert_zero_one_hot_logic.v 0 63 1
2 121 62 310039 1 1 4 0 0 test_expr
2 122 62 1e002d 1 1 4 0 0 one_hots_checked
2 123 62 1e0039 1 9 20044 121 122 4 2 f00aa
2 124 62 a0019 0 1 400 0 0 one_hots_checked
2 125 62 a0039 a 38 11006 123 124
4 125 0 0
3 1 main.$u0 main.$u0 ovl1.v 0 23 1
3 1 main.$u1 main.$u1 ovl1.v 0 28 1
2 126 26 9000c 1 0 20004 0 0 1 4 0
2 127 26 10005 0 1 400 0 0 clock
2 128 26 1000c 1 37 11006 126 127
2 129 27 150019 1e 1 1c 0 0 clock
2 130 27 140014 1e 1b 2002c 129 0 1 2 1102
2 131 27 c0010 0 1 400 0 0 clock
2 132 27 c0019 1e 37 602e 130 131
2 133 27 a000a 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 134 27 9000a 3d 2c 22000a 133 0 32 2 aa aa aa aa aa aa aa aa
4 132 134 134
4 134 132 0
4 128 134 134
