// Seed: 121243854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5 = 1'b0;
  assign id_4 = 1;
  initial assume (1);
endmodule
module module_1;
  supply0 id_1;
  assign id_1 = id_1;
  always @(posedge id_1 or negedge 1) id_1 = id_1;
  id_3(
      .id_0(1'b0), .id_1(), .id_2(1)
  ); module_0(
      id_1, id_1, id_1, id_1
  );
  initial begin
    id_2 <= id_2 == 1;
    id_1 = id_2 === 1;
    wait (id_2);
  end
endmodule
