// Seed: 765062160
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wand id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wand id_11,
    input tri id_12
);
  wire id_14;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd13
) (
    output wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 _id_5,
    output uwire id_6,
    output supply1 id_7
);
  logic [id_5 : -1] id_9 = 1, id_10;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_1,
      id_3,
      id_2,
      id_4,
      id_6,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4
  );
endmodule
