

================================================================
== Vitis HLS Report for 'kernel_nlp'
================================================================
* Date:           Tue Dec 17 08:43:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    22585|    22585|  90.340 us|  90.340 us|  22586|  22586|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_455      |kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2      |    16013|    16013|  64.052 us|  64.052 us|  16013|  16013|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5_fu_482      |kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5      |    16013|    16013|  64.052 us|  64.052 us|  16013|  16013|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_83_7_fu_509                      |kernel_nlp_Pipeline_VITIS_LOOP_83_7                      |      142|      142|   0.568 us|   0.568 us|    142|    142|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_91_9_fu_526                      |kernel_nlp_Pipeline_VITIS_LOOP_91_9                      |       68|       68|   0.272 us|   0.272 us|     68|     68|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_99_11_fu_535                     |kernel_nlp_Pipeline_VITIS_LOOP_99_11                     |      142|      142|   0.568 us|   0.568 us|    142|    142|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14_fu_552  |kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14  |     6286|     6286|  25.144 us|  25.144 us|   6286|   6286|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_333_15_fu_622                    |kernel_nlp_Pipeline_VITIS_LOOP_333_15                    |      141|      141|   0.564 us|   0.564 us|    141|    141|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_343_17_fu_639                    |kernel_nlp_Pipeline_VITIS_LOOP_343_17                    |      141|      141|   0.564 us|   0.564 us|    141|    141|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      150|   145|    59656|    55366|    0|
|Memory               |      342|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     5720|    -|
|Register             |        -|     -|      576|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      492|   145|    60232|    61098|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       36|     4|        6|       14|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       12|     1|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                                     |control_s_axi                                            |        0|    0|    462|    808|    0|
    |gmem2_m_axi_U                                                       |gmem2_m_axi                                              |       30|    0|   3521|   2695|    0|
    |gmem3_m_axi_U                                                       |gmem3_m_axi                                              |       30|    0|   3521|   2695|    0|
    |gmem4_m_axi_U                                                       |gmem4_m_axi                                              |       30|    0|   3521|   2695|    0|
    |gmem5_m_axi_U                                                       |gmem5_m_axi                                              |       30|    0|   3521|   2695|    0|
    |gmem6_m_axi_U                                                       |gmem6_m_axi                                              |       30|    0|   3521|   2695|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14_fu_552  |kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14  |        0|  141|  20731|  11120|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_333_15_fu_622                    |kernel_nlp_Pipeline_VITIS_LOOP_333_15                    |        0|    1|   5030|   6810|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_343_17_fu_639                    |kernel_nlp_Pipeline_VITIS_LOOP_343_17                    |        0|    1|   5030|   6810|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_455      |kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2      |        0|    0|   1229|   2962|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5_fu_482      |kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5      |        0|    0|   1229|   2962|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_83_7_fu_509                      |kernel_nlp_Pipeline_VITIS_LOOP_83_7                      |        0|    1|   3894|   4974|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_91_9_fu_526                      |kernel_nlp_Pipeline_VITIS_LOOP_91_9                      |        0|    0|    552|    471|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_99_11_fu_535                     |kernel_nlp_Pipeline_VITIS_LOOP_99_11                     |        0|    1|   3894|   4974|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                               |                                                         |      150|  145|  59656|  55366|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v2_U     |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_1_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_2_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_3_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_4_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_5_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_6_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_7_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_8_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_9_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_10_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_11_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_12_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_13_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_14_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_15_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_16_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_17_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_18_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v2_19_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_U     |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_1_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_2_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_3_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_4_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_5_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_6_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_7_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_8_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_9_U   |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_10_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_11_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_12_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_13_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_14_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_15_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_16_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_17_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_18_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v3_19_U  |v2_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3125|   32|     1|       100000|
    |v4_U     |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_1_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_2_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_3_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_4_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_5_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_6_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_7_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_8_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v4_9_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_U     |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_1_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_2_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_3_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_4_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_5_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_6_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_7_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_8_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v6_9_U   |v4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    25|   32|     1|          800|
    |v5_U     |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   125|   32|     1|         4000|
    |v5_1_U   |v5_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   125|   32|     1|         4000|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |      342|  0|   0|    0|125750| 1984|    62|      4024000|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state146                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state78_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  775|        147|    1|        147|
    |ap_done         |    9|          2|    1|          2|
    |gmem2_ARADDR    |   14|          3|   64|        192|
    |gmem2_ARLEN     |   14|          3|   32|         96|
    |gmem2_ARVALID   |   14|          3|    1|          3|
    |gmem2_RREADY    |    9|          2|    1|          2|
    |gmem2_blk_n_AR  |    9|          2|    1|          2|
    |gmem3_ARADDR    |   14|          3|   64|        192|
    |gmem3_ARLEN     |   14|          3|   32|         96|
    |gmem3_ARVALID   |   14|          3|    1|          3|
    |gmem3_RREADY    |    9|          2|    1|          2|
    |gmem3_blk_n_AR  |    9|          2|    1|          2|
    |gmem4_ARADDR    |   14|          3|   64|        192|
    |gmem4_ARLEN     |   14|          3|   32|         96|
    |gmem4_ARVALID   |   14|          3|    1|          3|
    |gmem4_AWADDR    |   14|          3|   64|        192|
    |gmem4_AWLEN     |   14|          3|   32|         96|
    |gmem4_AWVALID   |   14|          3|    1|          3|
    |gmem4_BREADY    |   14|          3|    1|          3|
    |gmem4_RREADY    |    9|          2|    1|          2|
    |gmem4_WVALID    |    9|          2|    1|          2|
    |gmem4_blk_n_AR  |    9|          2|    1|          2|
    |gmem4_blk_n_AW  |    9|          2|    1|          2|
    |gmem4_blk_n_B   |    9|          2|    1|          2|
    |gmem5_ARADDR    |   14|          3|   64|        192|
    |gmem5_ARLEN     |   14|          3|   32|         96|
    |gmem5_ARVALID   |   14|          3|    1|          3|
    |gmem5_RREADY    |    9|          2|    1|          2|
    |gmem5_blk_n_AR  |    9|          2|    1|          2|
    |gmem6_ARADDR    |   14|          3|   64|        192|
    |gmem6_ARLEN     |   14|          3|   32|         96|
    |gmem6_ARVALID   |   14|          3|    1|          3|
    |gmem6_AWADDR    |   14|          3|   64|        192|
    |gmem6_AWLEN     |   14|          3|   32|         96|
    |gmem6_AWVALID   |   14|          3|    1|          3|
    |gmem6_BREADY    |   14|          3|    1|          3|
    |gmem6_RREADY    |    9|          2|    1|          2|
    |gmem6_WVALID    |    9|          2|    1|          2|
    |gmem6_blk_n_AR  |    9|          2|    1|          2|
    |gmem6_blk_n_AW  |    9|          2|    1|          2|
    |gmem6_blk_n_B   |    9|          2|    1|          2|
    |v2_10_address0  |   14|          3|   12|         36|
    |v2_10_ce0       |   14|          3|    1|          3|
    |v2_10_ce1       |    9|          2|    1|          2|
    |v2_10_we0       |    9|          2|    1|          2|
    |v2_10_we1       |    9|          2|    1|          2|
    |v2_11_address0  |   14|          3|   12|         36|
    |v2_11_ce0       |   14|          3|    1|          3|
    |v2_11_ce1       |    9|          2|    1|          2|
    |v2_11_we0       |    9|          2|    1|          2|
    |v2_11_we1       |    9|          2|    1|          2|
    |v2_12_address0  |   14|          3|   12|         36|
    |v2_12_ce0       |   14|          3|    1|          3|
    |v2_12_ce1       |    9|          2|    1|          2|
    |v2_12_we0       |    9|          2|    1|          2|
    |v2_12_we1       |    9|          2|    1|          2|
    |v2_13_address0  |   14|          3|   12|         36|
    |v2_13_ce0       |   14|          3|    1|          3|
    |v2_13_ce1       |    9|          2|    1|          2|
    |v2_13_we0       |    9|          2|    1|          2|
    |v2_13_we1       |    9|          2|    1|          2|
    |v2_14_address0  |   14|          3|   12|         36|
    |v2_14_ce0       |   14|          3|    1|          3|
    |v2_14_ce1       |    9|          2|    1|          2|
    |v2_14_we0       |    9|          2|    1|          2|
    |v2_14_we1       |    9|          2|    1|          2|
    |v2_15_address0  |   14|          3|   12|         36|
    |v2_15_ce0       |   14|          3|    1|          3|
    |v2_15_ce1       |    9|          2|    1|          2|
    |v2_15_we0       |    9|          2|    1|          2|
    |v2_15_we1       |    9|          2|    1|          2|
    |v2_16_address0  |   14|          3|   12|         36|
    |v2_16_ce0       |   14|          3|    1|          3|
    |v2_16_ce1       |    9|          2|    1|          2|
    |v2_16_we0       |    9|          2|    1|          2|
    |v2_16_we1       |    9|          2|    1|          2|
    |v2_17_address0  |   14|          3|   12|         36|
    |v2_17_ce0       |   14|          3|    1|          3|
    |v2_17_ce1       |    9|          2|    1|          2|
    |v2_17_we0       |    9|          2|    1|          2|
    |v2_17_we1       |    9|          2|    1|          2|
    |v2_18_address0  |   14|          3|   12|         36|
    |v2_18_ce0       |   14|          3|    1|          3|
    |v2_18_ce1       |    9|          2|    1|          2|
    |v2_18_we0       |    9|          2|    1|          2|
    |v2_18_we1       |    9|          2|    1|          2|
    |v2_19_address0  |   14|          3|   12|         36|
    |v2_19_ce0       |   14|          3|    1|          3|
    |v2_19_ce1       |    9|          2|    1|          2|
    |v2_19_we0       |    9|          2|    1|          2|
    |v2_19_we1       |    9|          2|    1|          2|
    |v2_1_address0   |   14|          3|   12|         36|
    |v2_1_ce0        |   14|          3|    1|          3|
    |v2_1_ce1        |    9|          2|    1|          2|
    |v2_1_we0        |    9|          2|    1|          2|
    |v2_1_we1        |    9|          2|    1|          2|
    |v2_2_address0   |   14|          3|   12|         36|
    |v2_2_ce0        |   14|          3|    1|          3|
    |v2_2_ce1        |    9|          2|    1|          2|
    |v2_2_we0        |    9|          2|    1|          2|
    |v2_2_we1        |    9|          2|    1|          2|
    |v2_3_address0   |   14|          3|   12|         36|
    |v2_3_ce0        |   14|          3|    1|          3|
    |v2_3_ce1        |    9|          2|    1|          2|
    |v2_3_we0        |    9|          2|    1|          2|
    |v2_3_we1        |    9|          2|    1|          2|
    |v2_4_address0   |   14|          3|   12|         36|
    |v2_4_ce0        |   14|          3|    1|          3|
    |v2_4_ce1        |    9|          2|    1|          2|
    |v2_4_we0        |    9|          2|    1|          2|
    |v2_4_we1        |    9|          2|    1|          2|
    |v2_5_address0   |   14|          3|   12|         36|
    |v2_5_ce0        |   14|          3|    1|          3|
    |v2_5_ce1        |    9|          2|    1|          2|
    |v2_5_we0        |    9|          2|    1|          2|
    |v2_5_we1        |    9|          2|    1|          2|
    |v2_6_address0   |   14|          3|   12|         36|
    |v2_6_ce0        |   14|          3|    1|          3|
    |v2_6_ce1        |    9|          2|    1|          2|
    |v2_6_we0        |    9|          2|    1|          2|
    |v2_6_we1        |    9|          2|    1|          2|
    |v2_7_address0   |   14|          3|   12|         36|
    |v2_7_ce0        |   14|          3|    1|          3|
    |v2_7_ce1        |    9|          2|    1|          2|
    |v2_7_we0        |    9|          2|    1|          2|
    |v2_7_we1        |    9|          2|    1|          2|
    |v2_8_address0   |   14|          3|   12|         36|
    |v2_8_ce0        |   14|          3|    1|          3|
    |v2_8_ce1        |    9|          2|    1|          2|
    |v2_8_we0        |    9|          2|    1|          2|
    |v2_8_we1        |    9|          2|    1|          2|
    |v2_9_address0   |   14|          3|   12|         36|
    |v2_9_ce0        |   14|          3|    1|          3|
    |v2_9_ce1        |    9|          2|    1|          2|
    |v2_9_we0        |    9|          2|    1|          2|
    |v2_9_we1        |    9|          2|    1|          2|
    |v2_address0     |   14|          3|   12|         36|
    |v2_ce0          |   14|          3|    1|          3|
    |v2_ce1          |    9|          2|    1|          2|
    |v2_we0          |    9|          2|    1|          2|
    |v2_we1          |    9|          2|    1|          2|
    |v3_10_address0  |   14|          3|   12|         36|
    |v3_10_ce0       |   14|          3|    1|          3|
    |v3_10_ce1       |    9|          2|    1|          2|
    |v3_10_we0       |    9|          2|    1|          2|
    |v3_10_we1       |    9|          2|    1|          2|
    |v3_11_address0  |   14|          3|   12|         36|
    |v3_11_ce0       |   14|          3|    1|          3|
    |v3_11_ce1       |    9|          2|    1|          2|
    |v3_11_we0       |    9|          2|    1|          2|
    |v3_11_we1       |    9|          2|    1|          2|
    |v3_12_address0  |   14|          3|   12|         36|
    |v3_12_ce0       |   14|          3|    1|          3|
    |v3_12_ce1       |    9|          2|    1|          2|
    |v3_12_we0       |    9|          2|    1|          2|
    |v3_12_we1       |    9|          2|    1|          2|
    |v3_13_address0  |   14|          3|   12|         36|
    |v3_13_ce0       |   14|          3|    1|          3|
    |v3_13_ce1       |    9|          2|    1|          2|
    |v3_13_we0       |    9|          2|    1|          2|
    |v3_13_we1       |    9|          2|    1|          2|
    |v3_14_address0  |   14|          3|   12|         36|
    |v3_14_ce0       |   14|          3|    1|          3|
    |v3_14_ce1       |    9|          2|    1|          2|
    |v3_14_we0       |    9|          2|    1|          2|
    |v3_14_we1       |    9|          2|    1|          2|
    |v3_15_address0  |   14|          3|   12|         36|
    |v3_15_ce0       |   14|          3|    1|          3|
    |v3_15_ce1       |    9|          2|    1|          2|
    |v3_15_we0       |    9|          2|    1|          2|
    |v3_15_we1       |    9|          2|    1|          2|
    |v3_16_address0  |   14|          3|   12|         36|
    |v3_16_ce0       |   14|          3|    1|          3|
    |v3_16_ce1       |    9|          2|    1|          2|
    |v3_16_we0       |    9|          2|    1|          2|
    |v3_16_we1       |    9|          2|    1|          2|
    |v3_17_address0  |   14|          3|   12|         36|
    |v3_17_ce0       |   14|          3|    1|          3|
    |v3_17_ce1       |    9|          2|    1|          2|
    |v3_17_we0       |    9|          2|    1|          2|
    |v3_17_we1       |    9|          2|    1|          2|
    |v3_18_address0  |   14|          3|   12|         36|
    |v3_18_ce0       |   14|          3|    1|          3|
    |v3_18_ce1       |    9|          2|    1|          2|
    |v3_18_we0       |    9|          2|    1|          2|
    |v3_18_we1       |    9|          2|    1|          2|
    |v3_19_address0  |   14|          3|   12|         36|
    |v3_19_ce0       |   14|          3|    1|          3|
    |v3_19_ce1       |    9|          2|    1|          2|
    |v3_19_we0       |    9|          2|    1|          2|
    |v3_19_we1       |    9|          2|    1|          2|
    |v3_1_address0   |   14|          3|   12|         36|
    |v3_1_ce0        |   14|          3|    1|          3|
    |v3_1_ce1        |    9|          2|    1|          2|
    |v3_1_we0        |    9|          2|    1|          2|
    |v3_1_we1        |    9|          2|    1|          2|
    |v3_2_address0   |   14|          3|   12|         36|
    |v3_2_ce0        |   14|          3|    1|          3|
    |v3_2_ce1        |    9|          2|    1|          2|
    |v3_2_we0        |    9|          2|    1|          2|
    |v3_2_we1        |    9|          2|    1|          2|
    |v3_3_address0   |   14|          3|   12|         36|
    |v3_3_ce0        |   14|          3|    1|          3|
    |v3_3_ce1        |    9|          2|    1|          2|
    |v3_3_we0        |    9|          2|    1|          2|
    |v3_3_we1        |    9|          2|    1|          2|
    |v3_4_address0   |   14|          3|   12|         36|
    |v3_4_ce0        |   14|          3|    1|          3|
    |v3_4_ce1        |    9|          2|    1|          2|
    |v3_4_we0        |    9|          2|    1|          2|
    |v3_4_we1        |    9|          2|    1|          2|
    |v3_5_address0   |   14|          3|   12|         36|
    |v3_5_ce0        |   14|          3|    1|          3|
    |v3_5_ce1        |    9|          2|    1|          2|
    |v3_5_we0        |    9|          2|    1|          2|
    |v3_5_we1        |    9|          2|    1|          2|
    |v3_6_address0   |   14|          3|   12|         36|
    |v3_6_ce0        |   14|          3|    1|          3|
    |v3_6_ce1        |    9|          2|    1|          2|
    |v3_6_we0        |    9|          2|    1|          2|
    |v3_6_we1        |    9|          2|    1|          2|
    |v3_7_address0   |   14|          3|   12|         36|
    |v3_7_ce0        |   14|          3|    1|          3|
    |v3_7_ce1        |    9|          2|    1|          2|
    |v3_7_we0        |    9|          2|    1|          2|
    |v3_7_we1        |    9|          2|    1|          2|
    |v3_8_address0   |   14|          3|   12|         36|
    |v3_8_ce0        |   14|          3|    1|          3|
    |v3_8_ce1        |    9|          2|    1|          2|
    |v3_8_we0        |    9|          2|    1|          2|
    |v3_8_we1        |    9|          2|    1|          2|
    |v3_9_address0   |   14|          3|   12|         36|
    |v3_9_ce0        |   14|          3|    1|          3|
    |v3_9_ce1        |    9|          2|    1|          2|
    |v3_9_we0        |    9|          2|    1|          2|
    |v3_9_we1        |    9|          2|    1|          2|
    |v3_address0     |   14|          3|   12|         36|
    |v3_ce0          |   14|          3|    1|          3|
    |v3_ce1          |    9|          2|    1|          2|
    |v3_we0          |    9|          2|    1|          2|
    |v3_we1          |    9|          2|    1|          2|
    |v4_1_address0   |   20|          4|    5|         20|
    |v4_1_address1   |   14|          3|    5|         15|
    |v4_1_ce0        |   20|          4|    1|          4|
    |v4_1_ce1        |   14|          3|    1|          3|
    |v4_1_d0         |   14|          3|   32|         96|
    |v4_1_we0        |   14|          3|    1|          3|
    |v4_1_we1        |    9|          2|    1|          2|
    |v4_2_address0   |   20|          4|    5|         20|
    |v4_2_address1   |   14|          3|    5|         15|
    |v4_2_ce0        |   20|          4|    1|          4|
    |v4_2_ce1        |   14|          3|    1|          3|
    |v4_2_d0         |   14|          3|   32|         96|
    |v4_2_we0        |   14|          3|    1|          3|
    |v4_2_we1        |    9|          2|    1|          2|
    |v4_3_address0   |   20|          4|    5|         20|
    |v4_3_address1   |   14|          3|    5|         15|
    |v4_3_ce0        |   20|          4|    1|          4|
    |v4_3_ce1        |   14|          3|    1|          3|
    |v4_3_d0         |   14|          3|   32|         96|
    |v4_3_we0        |   14|          3|    1|          3|
    |v4_3_we1        |    9|          2|    1|          2|
    |v4_4_address0   |   20|          4|    5|         20|
    |v4_4_address1   |   14|          3|    5|         15|
    |v4_4_ce0        |   20|          4|    1|          4|
    |v4_4_ce1        |   14|          3|    1|          3|
    |v4_4_d0         |   14|          3|   32|         96|
    |v4_4_we0        |   14|          3|    1|          3|
    |v4_4_we1        |    9|          2|    1|          2|
    |v4_5_address0   |   20|          4|    5|         20|
    |v4_5_address1   |   14|          3|    5|         15|
    |v4_5_ce0        |   20|          4|    1|          4|
    |v4_5_ce1        |   14|          3|    1|          3|
    |v4_5_d0         |   14|          3|   32|         96|
    |v4_5_we0        |   14|          3|    1|          3|
    |v4_5_we1        |    9|          2|    1|          2|
    |v4_6_address0   |   20|          4|    5|         20|
    |v4_6_address1   |   14|          3|    5|         15|
    |v4_6_ce0        |   20|          4|    1|          4|
    |v4_6_ce1        |   14|          3|    1|          3|
    |v4_6_d0         |   14|          3|   32|         96|
    |v4_6_we0        |   14|          3|    1|          3|
    |v4_6_we1        |    9|          2|    1|          2|
    |v4_7_address0   |   20|          4|    5|         20|
    |v4_7_address1   |   14|          3|    5|         15|
    |v4_7_ce0        |   20|          4|    1|          4|
    |v4_7_ce1        |   14|          3|    1|          3|
    |v4_7_d0         |   14|          3|   32|         96|
    |v4_7_we0        |   14|          3|    1|          3|
    |v4_7_we1        |    9|          2|    1|          2|
    |v4_8_address0   |   20|          4|    5|         20|
    |v4_8_address1   |   14|          3|    5|         15|
    |v4_8_ce0        |   20|          4|    1|          4|
    |v4_8_ce1        |   14|          3|    1|          3|
    |v4_8_d0         |   14|          3|   32|         96|
    |v4_8_we0        |   14|          3|    1|          3|
    |v4_8_we1        |    9|          2|    1|          2|
    |v4_9_address0   |   20|          4|    5|         20|
    |v4_9_address1   |   14|          3|    5|         15|
    |v4_9_ce0        |   20|          4|    1|          4|
    |v4_9_ce1        |   14|          3|    1|          3|
    |v4_9_d0         |   14|          3|   32|         96|
    |v4_9_we0        |   14|          3|    1|          3|
    |v4_9_we1        |    9|          2|    1|          2|
    |v4_address0     |   20|          4|    5|         20|
    |v4_address1     |   14|          3|    5|         15|
    |v4_ce0          |   20|          4|    1|          4|
    |v4_ce1          |   14|          3|    1|          3|
    |v4_d0           |   14|          3|   32|         96|
    |v4_we0          |   14|          3|    1|          3|
    |v4_we1          |    9|          2|    1|          2|
    |v5_1_address0   |   14|          3|    7|         21|
    |v5_1_ce0        |   14|          3|    1|          3|
    |v5_1_ce1        |    9|          2|    1|          2|
    |v5_1_we0        |    9|          2|    1|          2|
    |v5_1_we1        |    9|          2|    1|          2|
    |v5_address0     |   14|          3|    7|         21|
    |v5_ce0          |   14|          3|    1|          3|
    |v5_ce1          |    9|          2|    1|          2|
    |v5_we0          |    9|          2|    1|          2|
    |v5_we1          |    9|          2|    1|          2|
    |v6_1_address0   |   20|          4|    5|         20|
    |v6_1_address1   |   14|          3|    5|         15|
    |v6_1_ce0        |   20|          4|    1|          4|
    |v6_1_ce1        |   14|          3|    1|          3|
    |v6_1_d0         |   14|          3|   32|         96|
    |v6_1_we0        |   14|          3|    1|          3|
    |v6_1_we1        |    9|          2|    1|          2|
    |v6_2_address0   |   20|          4|    5|         20|
    |v6_2_address1   |   14|          3|    5|         15|
    |v6_2_ce0        |   20|          4|    1|          4|
    |v6_2_ce1        |   14|          3|    1|          3|
    |v6_2_d0         |   14|          3|   32|         96|
    |v6_2_we0        |   14|          3|    1|          3|
    |v6_2_we1        |    9|          2|    1|          2|
    |v6_3_address0   |   20|          4|    5|         20|
    |v6_3_address1   |   14|          3|    5|         15|
    |v6_3_ce0        |   20|          4|    1|          4|
    |v6_3_ce1        |   14|          3|    1|          3|
    |v6_3_d0         |   14|          3|   32|         96|
    |v6_3_we0        |   14|          3|    1|          3|
    |v6_3_we1        |    9|          2|    1|          2|
    |v6_4_address0   |   20|          4|    5|         20|
    |v6_4_address1   |   14|          3|    5|         15|
    |v6_4_ce0        |   20|          4|    1|          4|
    |v6_4_ce1        |   14|          3|    1|          3|
    |v6_4_d0         |   14|          3|   32|         96|
    |v6_4_we0        |   14|          3|    1|          3|
    |v6_4_we1        |    9|          2|    1|          2|
    |v6_5_address0   |   20|          4|    5|         20|
    |v6_5_address1   |   20|          4|    5|         20|
    |v6_5_ce0        |   20|          4|    1|          4|
    |v6_5_ce1        |   20|          4|    1|          4|
    |v6_5_d0         |   14|          3|   32|         96|
    |v6_5_we0        |   14|          3|    1|          3|
    |v6_5_we1        |    9|          2|    1|          2|
    |v6_6_address0   |   20|          4|    5|         20|
    |v6_6_address1   |   20|          4|    5|         20|
    |v6_6_ce0        |   20|          4|    1|          4|
    |v6_6_ce1        |   20|          4|    1|          4|
    |v6_6_d0         |   14|          3|   32|         96|
    |v6_6_we0        |   14|          3|    1|          3|
    |v6_6_we1        |    9|          2|    1|          2|
    |v6_7_address0   |   20|          4|    5|         20|
    |v6_7_address1   |   20|          4|    5|         20|
    |v6_7_ce0        |   20|          4|    1|          4|
    |v6_7_ce1        |   20|          4|    1|          4|
    |v6_7_d0         |   14|          3|   32|         96|
    |v6_7_we0        |   14|          3|    1|          3|
    |v6_7_we1        |    9|          2|    1|          2|
    |v6_8_address0   |   20|          4|    5|         20|
    |v6_8_address1   |   20|          4|    5|         20|
    |v6_8_ce0        |   20|          4|    1|          4|
    |v6_8_ce1        |   20|          4|    1|          4|
    |v6_8_d0         |   14|          3|   32|         96|
    |v6_8_we0        |   14|          3|    1|          3|
    |v6_8_we1        |    9|          2|    1|          2|
    |v6_9_address0   |   20|          4|    5|         20|
    |v6_9_address1   |   20|          4|    5|         20|
    |v6_9_ce0        |   20|          4|    1|          4|
    |v6_9_ce1        |   20|          4|    1|          4|
    |v6_9_d0         |   14|          3|   32|         96|
    |v6_9_we0        |   14|          3|    1|          3|
    |v6_9_we1        |    9|          2|    1|          2|
    |v6_address0     |   20|          4|    5|         20|
    |v6_address1     |   14|          3|    5|         15|
    |v6_ce0          |   20|          4|    1|          4|
    |v6_ce1          |   14|          3|    1|          3|
    |v6_d0           |   14|          3|   32|         96|
    |v6_we0          |   14|          3|    1|          3|
    |v6_we1          |    9|          2|    1|          2|
    +----------------+-----+-----------+-----+-----------+
    |Total           | 5720|       1204| 2281|       6974|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                       Name                                      |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                        |  146|   0|  146|          0|
    |ap_done_reg                                                                      |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                     |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                     |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                     |    1|   0|    1|          0|
    |gmem4_addr_reg_798                                                               |   64|   0|   64|          0|
    |gmem6_addr_reg_808                                                               |   64|   0|   64|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_126_14_fu_552_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_333_15_fu_622_ap_start_reg                    |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_343_17_fu_639_ap_start_reg                    |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2_fu_455_ap_start_reg      |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_73_4_VITIS_LOOP_74_5_fu_482_ap_start_reg      |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_83_7_fu_509_ap_start_reg                      |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_91_9_fu_526_ap_start_reg                      |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_99_11_fu_535_ap_start_reg                     |    1|   0|    1|          0|
    |trunc_ln1_reg_762                                                                |   58|   0|   58|          0|
    |trunc_ln2_reg_781                                                                |   58|   0|   58|          0|
    |trunc_ln5_reg_768                                                                |   58|   0|   58|          0|
    |trunc_ln9_reg_775                                                                |   58|   0|   58|          0|
    |trunc_ln_reg_756                                                                 |   58|   0|   58|          0|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                            |  576|   0|  576|          0|
    +---------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|  512|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|  512|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem4_AWVALID    |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY    |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR     |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID       |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN      |  out|    8|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST    |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK     |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE    |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION   |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA      |  out|  512|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB      |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST      |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID        |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER      |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID    |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY    |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR     |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID       |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN      |  out|    8|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST    |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK     |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE    |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION   |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA      |   in|  512|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID        |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP      |   in|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP      |   in|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID        |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem5_AWVALID    |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREADY    |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWADDR     |  out|   64|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWID       |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLEN      |  out|    8|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWSIZE     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWBURST    |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLOCK     |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWCACHE    |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWPROT     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWQOS      |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREGION   |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWUSER     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WVALID     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WREADY     |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WDATA      |  out|  512|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WSTRB      |  out|   64|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WLAST      |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WID        |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_WUSER      |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARVALID    |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREADY    |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARADDR     |  out|   64|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARID       |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLEN      |  out|    8|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARSIZE     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARBURST    |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLOCK     |  out|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARCACHE    |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARPROT     |  out|    3|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARQOS      |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREGION   |  out|    4|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARUSER     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RVALID     |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RREADY     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RDATA      |   in|  512|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RLAST      |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RID        |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RUSER      |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_RRESP      |   in|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BVALID     |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BREADY     |  out|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BRESP      |   in|    2|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BID        |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem5_BUSER      |   in|    1|          m_axi|         gmem5|       pointer|
|m_axi_gmem6_AWVALID    |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREADY    |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWADDR     |  out|   64|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWID       |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLEN      |  out|    8|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWSIZE     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWBURST    |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLOCK     |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWCACHE    |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWPROT     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWQOS      |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREGION   |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWUSER     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WVALID     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WREADY     |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WDATA      |  out|  512|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WSTRB      |  out|   64|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WLAST      |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WID        |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_WUSER      |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARVALID    |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREADY    |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARADDR     |  out|   64|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARID       |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLEN      |  out|    8|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARSIZE     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARBURST    |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLOCK     |  out|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARCACHE    |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARPROT     |  out|    3|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARQOS      |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREGION   |  out|    4|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARUSER     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RVALID     |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RREADY     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RDATA      |   in|  512|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RLAST      |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RID        |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RUSER      |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_RRESP      |   in|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BVALID     |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BREADY     |  out|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BRESP      |   in|    2|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BID        |   in|    1|          m_axi|         gmem6|       pointer|
|m_axi_gmem6_BUSER      |   in|    1|          m_axi|         gmem6|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

