# **本科实验报告——实验十二**

- **实验项目名称：无流水级内锁之流水线优化**   

- **学生姓名：段皞一**      
- **学号：3190105359**          

- **实验地点：紫金港东四509室**  
- **实验日期：2021 年 6 月 2 日**

## 一、操作方法与实验步骤

- **无流水级内锁数据通路**

![image-20210607082348066](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607082348066.png)

1. **数据通路Forward（直接定向反馈）通路设计**

**Dependencies & Forwarding 数据通路示意图**

![image-20210603164933435](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603164933435.png)

**EXE级增加ALU运算Forwarding/Bypass， Data Forwarding**

- ALUA输入端——增加ALUA输入端通路

相关代码如下所示：

```verilog
        always@* begin
        case (ForwardA)
            2'b00: ALUA_reg = EX_A;
            2'b01: ALUA_reg = Wt_data;
            2'b10: ALUA_reg = MEM_ALUO;
            2'b11: ALUA_reg = EX_A;
        endcase
    end
    
    assign ALUA = ALUA_reg;
    
    always @* begin
        if (MEM_RegWrite && MEM_rd != 0 && EX_rs1 == MEM_rd) ForwardA = 2'b10;
        else if (WB_RegWrite && WB_rd != 0  && EX_rs1 == WB_rd) ForwardA = 2'b01;
        else ForwardA = 2'b00; 
    end
```

由于在DI级进行扩展时，用到了EX级别的rs1_addr & rs2_addr，所以要对ID_EX寄存器模块进行扩展。扩展后的代码的如下：

```verilog
module REG_ID_EX(
    input clk,                    //ID/EX Latch
    input rst,
    input EN,
    input flush,
    input [31:0] ID_IR,
    input [31:0] ID_PCurrent,
    input [31:0] rs1_data,
    input [31:0] rs2_data,
    input [31:0] Imm32,
    input [4:0] rd_addr,
    input [4:0] rs1_addr,
    input [4:0] rs2_addr,
    input [1:0] ALUSrc_A,
    input [1:0] ALUSrc_B,
    input [2:0] ALUC,
    input [1:0] DatatoReg,
    input RegWrite,
    input Jump,
    input Branch,
    input WR,
    input MIO,
    input sign,
    input blt, 
    input jen,
    
    output reg [31:0] EX_PCurrent,
    output reg [31:0] EX_IR,
    output reg [31:0] EX_A,
    output reg [31:0] EX_B,
    output reg [31:0] EX_Imm32,
    output reg [4:0] EX_rd,
    output reg [4:0] EX_rs1,
    output reg [4:0] EX_rs2,
    output reg EX_ALUSrc_A,
    output reg EX_ALUSrc_B,
    output reg [2:0] EX_ALUC,
    output reg [1:0] EX_DatatoReg,
    output reg EX_RegWrite,
    output reg EX_Jump,
    output reg EX_Branch,
    output reg EX_WR,
    output reg EX_MIO,
    output reg EX_sign,
    output reg EX_blt,
    output reg EX_jen
    );
    
    always @(posedge clk) begin
        if (rst) begin
            EX_rd <= 0;
            EX_rs1 <= 0;
            EX_rs2 <= 0;
            EX_RegWrite <= 0;
            EX_Jump <= 0;
            EX_Branch <= 0;
            EX_WR <= 0;
            EX_MIO <= 0;
            EX_blt <= 1;
            EX_jen <= 0;
            EX_IR <= 32'h0000_0000;
            EX_PCurrent <= 32'h0000_0000;
        end
        else if (EN) begin
            if (flush) begin
                EX_IR <= 32'h0000_0000;
                EX_rd <= 0;
                EX_rs1 <= 0;
                EX_rs2 <= 0; 
                EX_RegWrite <= 0;
                EX_Jump <= 0;
                EX_Branch <= 0;
                EX_MIO <= MIO;
                EX_blt <= blt;
                EX_jen <= jen;
                EX_PCurrent <= ID_PCurrent;
            end
            else begin
                EX_PCurrent <= ID_PCurrent;
                EX_IR <= ID_IR;
                EX_A <= rs1_data;
                EX_B <= rs2_data;
                EX_Imm32 <= Imm32;
                EX_rd <= rd_addr;
                EX_rs1 <= rs1_addr;
                EX_rs2 <= rs2_addr;
                EX_ALUSrc_A <= ALUSrc_A;
                EX_ALUSrc_B <= ALUSrc_B;
                EX_ALUC <= ALUC;
                EX_DatatoReg <= DatatoReg;
                EX_Jump <= Jump;
                EX_Branch <= Branch;
                EX_RegWrite <= RegWrite;
                EX_WR <= WR;
                EX_MIO <= MIO;
                EX_blt <= blt;
                EX_jen <= jen;
                EX_sign <= sign;                
            end

        end
    end
endmodule
```

- ALUB输入端——增加ALUB输入端通路

相关代码如下所示：

```verilog
    reg [31:0] FEX_B;
    always @* begin
        case (ForwardB)
            2'b00: FEX_B = EX_B;
            2'b01: FEX_B = Wt_data;
            2'b10: FEX_B = MEM_ALUO;
            2'b11: FEX_B = EX_B;
        endcase
    end
    
    MUX2T1_32 ALUB_U(
        .I0(FEX_B),
        .I1(EX_Imm32),
        .s(EX_ALUSrc_B),
        .o(ALUB)
    );
    
    always @* begin
        if (MEM_RegWrite && MEM_rd != 0 && EX_rs2 == MEM_rd) ForwardB = 2'b10;
        else if (WB_RegWrite && WB_rd != 0 && EX_rs2 == WB_rd) ForwardB = 2'b01;
        else ForwardB = 2'b00;
    end
```

- Forwarding: Condition Code Hazard

```verilog
    always @* begin
        if (Branch && EX_RegWrite && EX_rd != 0 && rs1_addr != 0 && rs1_addr == EX_rd) Forwards1 = 2'b10;
        else if (Branch && MEM_RegWrite && MEM_rd != 0 && rs1_addr != 0 && rs1_addr == MEM_rd) Forwards1 = 2'b01;
        else Forwards1 = 2'b00;
        if (Branch && EX_RegWrite && EX_rd != 0 && rs2_addr != 0 && rs2_addr == EX_rd) Forwards2 = 2'b10;
        else if (Branch && MEM_RegWrite && MEM_rd != 0 && rs2_addr != 0 && rs2_addr == MEM_rd) Forwards2 = 2'b01;
        else Forwards2 = 2'b00;
     end
```

**ID级别增加条件判断Forwarding/Bypass**

**Branch not taken Forwarding**

ID级检测出Branch Condition Code冒险并控制，在ID级判断条件，决定是否转移。若条件码Btaken=1，预测出错需要冲刷（flush），同时修改PC:PCNEXT=ID_Target。

```verilog
   reg Btmp;
    always @* begin
        case ({Forwards1, Forwards2})
            4'b0000: Btaken = Branch && rs1_data == rs2_data;
            4'b0010: Btaken = Branch && rs1_data == EX_ALUO;
            4'b0001: Btaken = Branch && rs1_data == MEM_ALUO;
            
            4'b1000: Btaken = Branch && EX_ALUO == rs2_data;
            4'b1010: Btaken = Branch && EX_ALUO == EX_ALUO;
            4'b1001: Btaken = Branch && EX_ALUO == MEM_ALUO;
            
            4'b0100: Btaken = Branch && MEM_ALUO == rs2_data;
            4'b0110: Btaken = Branch && MEM_ALUO == EX_ALUO;
            4'b0101: Btaken = Branch && MEM_ALUO == MEM_ALUO;
            default: Btaken = Branch && rs1_data == rs2_data;
        endcase
    end
```

2. **修改数据通路相关性检测**

**Load-Use Data Hazard**

![image-20210607081419437](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607081419437.png)



Forward后仍需阻塞流水线设计（stall）.load相关指令（Branch条件比较Forward经锁存器）阻塞等待1clk.

- 数据相关：ID级rs1、rs2与EX级Load指令rd相关。Data_stall=1：阻塞流水线1clk。

- 控制相关：ID级指令译码为Control类指令，转移预测错误则冲刷流水线，若BJ_stall=1，清除1条指令。

```verilog
    always @* begin
        HarzardLoad = 0;
        if (~EX_WR && EX_MIO && EX_rd != 0 && ((rs1_addr != 0 && rs1_addr == EX_rd) || (rs2_addr != 0 && rs2_addr == EX_rd))) 
            HarzardLoad = 1;
    end
    assign Data_stall = HarzardLoad;
	
wire BJ_stall = Btaken || Jump;
```

3. **流水线控制器译码参考**

和之前的实验一样，不需要做修改。

```verilog
`define CPU_ctrl_signals \
    {ImmSel, ALUSrc_B, DatatoReg, RegWrite, MemRead, MemWrite, Branch, Jump, ALUop, jen, rs1_used, rs2_used, CPU_MIO}   
    
    module RV32IPCU_C(
        input clk,
        input reset,
        input [4:0] OPcode,
        input [2:0] Fun3,
        input Fun7,
        input MIO_ready,
        input zero,
        output reg jen,
        output reg ALUSrc_A,
        output reg ALUSrc_B,
        output reg [1:0]ImmSel,
        output reg [1:0]DatatoReg,
        output PCEN,
        output reg Jump,
        output reg Branch,
        output reg RegWrite,
        output WR,
        output reg blt,
        output reg [2:0]ALUC,
        output reg rs1_used,
        output reg rs2_used,
        output reg sign,
        output reg CPU_MIO,
        output ALE
        );
        
        reg MemWrite;
        reg MemRead;
        reg [1:0] ALUop;
        wire [3:0] Fun;
        assign WR = MemWrite&&(~MemRead);
        assign ALE = ~clk;
        assign PCEN = 1; 
        
        always @* begin
            ALUSrc_A = 0;
            ALUSrc_B = 0;
            DatatoReg = 0;
            RegWrite = 0;
            Branch = 0;
            Jump = 0;
            CPU_MIO = 0;
            ALUop = 0;
            rs1_used = 0;
            rs2_used = 0;
            case (OPcode)
            5'b01100 : begin `CPU_ctrl_signals = {2'b00,1'b0,2'b00,1'b1,1'b0,1'b0,1'b0,1'b0,2'b10,1'b0,1'b1,1'b1,1'b0}; end // ALU R-type
            5'b00000 : begin `CPU_ctrl_signals = {2'b00,1'b1,2'b01,1'b1,1'b1,1'b0,1'b0,1'b0,2'b00,1'b0,1'b1,1'b0,1'b1}; end // load type 00
            5'b01000 : begin `CPU_ctrl_signals = {2'b01,1'b1,2'b00,1'b0,1'b0,1'b1,1'b0,1'b0,2'b00,1'b0,1'b1,1'b1,1'b1}; end // store 01
            5'b11000 : begin `CPU_ctrl_signals = {2'b10,1'b0,2'b10,1'b0,1'b0,1'b0,1'b1,1'b0,2'b01,1'b0,1'b1,1'b1,1'b0}; end // Beq 10
            5'b11011 : begin `CPU_ctrl_signals = {2'b11,1'b1,2'b10,1'b1,1'b0,1'b0,1'b0,1'b1,2'b00,1'b0,1'b0,1'b0,1'b0}; end // J 11
            5'b00100 : begin `CPU_ctrl_signals = {2'b00,1'b1,2'b00,1'b1,1'b1,1'b0,1'b0,1'b0,2'b11,1'b0,1'b1,1'b0,1'b0}; end // addi
            5'b01101 : begin `CPU_ctrl_signals = {2'b00,1'b1,2'b11,1'b1,1'b0,1'b0,1'b0,1'b0,2'b00,1'b0,1'b0,1'b0,1'b0}; end // lui
            5'b11001 : begin `CPU_ctrl_signals = {2'b00,1'b1,2'b10,1'b1,1'b0,1'b0,1'b0,1'b1,2'b00,1'b1,1'b1,1'b0,1'b0}; end // jalr
            default : begin `CPU_ctrl_signals = {2'b00,1'b0,2'b00,1'b0,1'b0,1'b0,1'b0,1'b0,2'b11,1'b0,1'b0,1'b0,1'b0};  end 
            endcase
        end
            
           assign Fun = {Fun3,Fun7};
           always @(*) begin
                blt = 1;
                case(ALUop)
                2'b00: {ALUC, sign} = 4'b0101;
                2'b01: case(Fun3)
                    3'b000: {ALUC, blt, sign} = 5'b1101_1; //beq
                    3'b001: {ALUC, blt, sign} = 5'b1100_1; //bne
                    3'b100: {ALUC, blt, sign} = 5'b1110_1; //blt
                endcase
                2'b10: case(Fun)
                        4'b0000:{ALUC, sign} = 4'b0101; //add
                        4'b0001:{ALUC, sign} = 4'b1101; //sub
                        4'b1110:{ALUC, sign} = 4'b0001; //and
                        4'b1100:{ALUC, sign} = 4'b0011; //or
                        4'b0100:{ALUC, sign} = 4'b1111; //slt
                        4'b0110:{ALUC, sign} = 4'b1110; //sltu
                        4'b1010:{ALUC, sign} = 4'b1011; //srl
                        4'b1000:{ALUC, sign} = 4'b0111; //xor
                       default: {ALUC, sign} = 4'bx; 
                       endcase
               2'b11: case(Fun3)
                       3'b000:{ALUC, sign} = 4'b0101;  //addi
                       3'b001:{ALUC, sign} = 4'b1011; //slli
                       3'b010:{ALUC, sign} = 4'b1111; //slti
                       3'b011:{ALUC, sign} = 4'b1110; //sltiu
                       3'b100:{ALUC, sign} = 4'b0111;  //xori
                       3'b101:{ALUC, sign} = 4'b1011;  //srli
                       3'b110:{ALUC, sign} = 4'b0011;  //ori
                       3'b111:{ALUC, sign} = 4'b0001; //andi
                      default: {ALUC, sign} = 4'bx;
                      endcase
              endcase
              end
    endmodule
```



## 二、实验结果与分析

**测试程序**

本实验的测试程序为RISC-V DEMO。相关的汇编代码如下所示：

```assembly
jal x0, 32
add x0, x0, x0
add x0, x0, x0
add x0, x0, x0
add x0, x0, x0
add x0, x0, x0
add x0, x0, x0
add x0, x0, x0
start:
lw x5, 12(x0)
slt x6, x0, x5
add x7, x6, x6
add x28, x7, x6
add x14, x7, x7
add x5, x28, x28
add x5, x5, x5
add x29, x5, x28
add x30, x29, x29
add x30, x30, x30
add x8, x30, x28
add x30, x30, x30
add x30, x30, x30
add x31, x30, x29
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x30, x30, x30
add x9, x30, x30
or x12, x9, x30
add x18, x9, x9
add x5, x18, x18
add x5, x5, x5
loop:
sub x13, x0, x6
sw x12, 4(x9)
lw x11, 0(x9)
add x11, x11, x11
add x11, x11, x11
sw x11, 0(x9)
add x21, x21, x6
sw x21 0(x18)
lw x22 20(x0)
loop2:
lw x11, 0(x9)
add x11, x11, x11
add x11, x11, x11
sw x11, 0(x9)
lw x11 0(x9)
and x24, x11, x5
add x22, x22, x6
beq x22, x0, C_init
l_next:
lw x11, 0(x9)
add x23, x14, x14
add x25, x23, x23
add x23, x23, x25
and x24, x11, x23
beq x24, x0, L00
beq x24, x23, L11
add x23, x14, x14
beq x24, x23, L01
sw x21, 0(x18)
jal x0, loop2
L00:
beq x15, x13, L4
jal x0, L3
L4:
add x15, x13, x13
L3:
sw x15, 0(x18)
jal x0, loop2
L11:
lw x21, 96(x19)
sw x21, 0(x18)
jal x0, loop2
L01:
lw x21, 32(x19)
sw x21, 0(x18)
jal x0, loop2
C_init:
lw x22, 20(x0)
add x15, x15, x15
or x15, x15, x6
add x19, x19,, x14
and x19, x19, x14
and x19, x19, x8
add x21, x21, x6
beq x21, x13, L6
jal x0, L7
L6:
add x21, x0, x14
add x21, x21, x6
L7:
lw x11, 0(x9)
add x24, x11, x11
add x24, x24, x24
sw x24, 0(x9)
sw x12, 4(x9)
jal x0, l_next

```

汇编代码相应的.coe文件内容如下：

```
memory_initialization_radix=16;
memory_initialization_vector=
0200006F,
00000033,
00000033,
00000033,
00000033,
00000033,
00000033,
00000033,		
00C02283,
00502333,
006303B3,
00638E33,
00738733,
01CE02B3,
005282B3,
01C28EB3,
01DE8F33,
01EF0F33,
01CF0433,
01EF0F33,
01EF0F33,
01DF0FB3,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF0F33,
01EF04B3,
01E4E633,
00948933,
012902B3,
005282B3,
406006B3,
00C4A223,
0004A583,
00B585B3,
00B585B3,
00B4A023,
006A8AB3,
01592023,
01402B03,
0004A583,
00B585B3,
00B585B3,
00B4A023,
0004A583,
0055FC33,
006B0B33,
040B0E63,
0004A583,
00E70BB3,
017B8CB3,
019B8BB3,
0175FC33,
000C0C63,
037C0463,
00E70BB3,
037C0663,
01592023,
FB9FF06F,
00D78463,
0080006F,
00D687B3,
00F92023,
FA5FF06F,
0609AA83,
01592023,
F99FF06F,
0209AA83,
01592023,
F8DFF06F,
01402B03,
00F787B3,
0067E7B3,
00E989B3,
0089F9B3,
006A8AB3,
00DA8463,
00C0006F,
00E00AB3,
006A8AB3,
0004A583,
00B58C33,
018C0C33,
0184A023,
00C4A223,
F6DFF06F;
```

**物理验证**

测试not taken预测流水线冲刷清除，设计测试程序遍历测试所有可能的相关性，此项的完备性测试如下。

 **对数据冲突的检测，和前面的实验11不同，由于增加了Forwarding，只需要更少的nop指令就能解决数据冲突问题。**

- 测试lw x5, x0, 00Ch指令

![image-20210607095139932](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607095139932.png)

观察可知，lw指令之后只需要1个nop指令，相对实验11获得了优化。

指令执行到最后一级后，计算结果写回寄存器堆，可以发现x5的值从之前的0变成了3F。lw指令执行正确。

![image-20210607095338613](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607095338613.png)

- 测试slt x6, x0, x5指令

可以观察到，slt指令以后不需要nop指令了。

![image-20210607102640555](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607102640555.png)

指令执行完毕，可以发现x6的值从原来的0变为1，与预期结果相符，可以得出结论：slt指令执行正确。

![image-20210607102731643](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607102731643.png)

- 验证指令add x7, x6, x6 **到这里**

可以观察到，增加Forwarding以后，不再需要nop指令处理add数据冲突，性能得到了较大的提升。

![image-20210607122443201](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607122443201.png)

指令执行完毕后，x7 = x6+x6 = 2，观察VGA上的显示情况，与预期结果相符。可以得出结论：add指令执行正确。

![image-20210607122605363](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607122605363.png)

- 验证指令 or x0C, x09, x1E 的正确性

指令执行前，x0C = 0, x09 = 0, x1E = 32'h78000000. 预期结果为x0C = 32'h78000000.

![image-20210607123333547](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607123333547.png)

指令执行完毕后，可以观察到，x0C的值确实为32'h78000000，or指令执行正确。

![image-20210607123443674](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607123443674.png)

- 验证指令 sub x0D, x0, x6

指令执行前，x6 = 1，所以预期x0D = 32'hFFFFFFFF.

![image-20210607123607488](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607123607488.png)

执行指令以后，通过观察得出x0D的值确实为32'hFFFFFFFF，可知sub指令执行正确。

![image-20210607123629411](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607123629411.png)

 **对控制冲突的检测，和之前的实验相比，有优化，插入的nop指令继续减少个，提升了流水线CPU指令的性能。**

- 验证指令 beq 指令的正确性

以下是实验11的截图，可以发现beq指令之后，有1个nop指令。

![image-20210605200316359](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210605200316359.png)

以下本实验的 nop 指令截图，可以发现 beq 指令之后，没有 nop 指令。执行指令以后，跳转到正确的位置，beq指令的执行在数据通路优化后仍然是正确的。

![image-20210607124036948](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607124036948.png)

- 验证指令 jal x0, 001Ch

- 实验10结果

指令执行以前，PC = 0318. 按照预期指令执行以后PC=0318+001C = 0334.

![image-20210602230953644](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602230953644.png)

指令执行以后，可以观察到PC确实为0334h，可以得出结论：jal指令执行正确。在实验10中，可以观察到，如下图，jal后面插入了3个nop指令。

![image-20210602231215301](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602231215301.png)

- 实验11结果

在实验11中,jal指令后面仅仅插入了1条nop指令，大大提升了性能。

![image-20210605200607638](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210605200607638.png)

-  本实验结果

![image-20210607124321771](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210607124321771.png)

## 三、讨论、心得

- **讨论和心得**

通过本次实验，我更加深入地理解了流水CPU的架构，知道实验中设计的流水线结构只能运行固定状态事件的寄存器传输结构。此外，相关性的存在极大地限制了流水线性能的发挥。

我还深入理解流水线优化性能的本质，实验9中，流水线几乎没做任何优化，而且也不能够处理相关性的问题，数据冲突，控制冲突只能通过手动在汇编代码中增加nop指令进行软件层面的优化。到了实验10，已经初步解决了冲突问题，但是没有进行前递的优化。实验11解决了实验10没有前递优化的问题，控制冲突的气泡从3个降低到了1个，大大提高了流水线的性能。

众所周知，流水线技术虽然降低了单条指令的执行性能，但是显著提高了指令执行的吞吐率，对于规模庞大的程序来说，能够实现比单周期更加高效的运行效果。

本实验，继续深入理解相关性数据与冒险竞争的本质。寄存器相关性和流水级冒险竞争是流水线设计永恒的话题。只有熟练掌握相关的原理，设计流水线才能够得心应手。

实验中的一个重点就是硬件重定向数据相关消除寄存器变量的冒险竞争。实验中，我反复对照数据通路的示意图，不断分析，终于弄明白了。最后实验成功了，还是非常有成就感的。



- **思考题**

1. 扩展下列指令，相关检测和冒险消除有什么不同？

| 指令类型 | 指令                                                      |
| -------- | --------------------------------------------------------- |
| R-Type   | sra, sll, sltu                                            |
| I-Type   | addi, andi, ori, xori, lui, slti, slti, srai, slli, sltiu |
| B-Type   | bne, blt                                                  |
| UJ-type  | jal                                                       |
| U-Type   | lui                                                       |

bne, blt, 相比于beq指令，要对zero信号进行取反；lui指令最后寄存器的传入值是 inst[31:12]+12'b0000_0000_0000，对应DatatoReg选择器的第4位。

总体来讲，由于同一种类型指令的相关检测和冒险竞争的处理方式基本上是一样的，所以在扩展时，相关检测和冒险消除不需要做太大的修改。



2. 针对Branch指令，本PPT采用的Forward通路是否合理？

不合理。实验ppt提供的Forward1,  Forward2相关代码有不严谨的地方，Forward1,2引出的MEM_ALU只是寄存器输出的一种，还有PC_4, MEM_Data_in，这就意味着WB阶段的DatatoReg寄存器要前递到MEM级进行提前处理，传递到Forward.



3. 针对本PPT的EX级ForwardB通路是否有更好的优化结构？

把WB阶段的DatatoReg寄存器前递到MEM级进行提前处理，传递到Forward. 把MEM_ALU更改成正确的MEM_Result。这就是Forwarding的指定的前递值。



4. Branch指令条件判断（Btaken），本PPT的设计描述是否合理？若存在问题，怎么改进？

存在的问题同问题2.相关修改就是把WB阶段的DatatoReg寄存器前递到MEM级进行提前处理，传递到Forward. 把MEM_ALU更改成正确的MEM_Result。



## 四、个人照片

 ![个人照片](F:\Desk\MyCollege\大二下\计算机组成\个人照片.jpg)

 