<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jun 24 01:01:56 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     ADC_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_80mhz]
            626 items scored, 91 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.344ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \pwm_inst/counter_41__i4  (from clk_80mhz +)
   Destination:    FD1S3DX    D              \pwm_inst/PWMOut_17  (to clk_80mhz +)

   Delay:                   5.519ns  (18.9% logic, 81.1% route), 5 logic levels.

 Constraint Details:

      5.519ns data_path \pwm_inst/counter_41__i4 to \pwm_inst/PWMOut_17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.344ns

 Path Details: \pwm_inst/counter_41__i4 to \pwm_inst/PWMOut_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \pwm_inst/counter_41__i4 (from clk_80mhz)
Route         4   e 1.397                                  \pwm_inst/counter[4]
LUT4        ---     0.166              B to Z              \pwm_inst/DataInReg_7__I_0_i9_2_lut_rep_16
Route         1   e 1.020                                  \pwm_inst/n468
LUT4        ---     0.166              A to Z              \pwm_inst/i286_4_lut
Route         1   e 1.020                                  \pwm_inst/n397
LUT4        ---     0.166              D to Z              \pwm_inst/i316_4_lut
Route         1   e 0.020                                  \pwm_inst/n408
MOFX0       ---     0.179             C0 to Z              \pwm_inst/DataInReg_7__I_0_i16
Route         1   e 1.020                                  \pwm_inst/PWMOut_N_110
                  --------
                    5.519  (18.9% logic, 81.1% route), 5 logic levels.


Error:  The following path violates requirements by 0.344ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \pwm_inst/counter_41__i3  (from clk_80mhz +)
   Destination:    FD1S3DX    D              \pwm_inst/PWMOut_17  (to clk_80mhz +)

   Delay:                   5.519ns  (18.9% logic, 81.1% route), 5 logic levels.

 Constraint Details:

      5.519ns data_path \pwm_inst/counter_41__i3 to \pwm_inst/PWMOut_17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.344ns

 Path Details: \pwm_inst/counter_41__i3 to \pwm_inst/PWMOut_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \pwm_inst/counter_41__i3 (from clk_80mhz)
Route         4   e 1.397                                  \pwm_inst/counter[3]
LUT4        ---     0.166              B to Z              \pwm_inst/DataInReg_7__I_0_i7_2_lut_rep_15
Route         1   e 1.020                                  \pwm_inst/n467
LUT4        ---     0.166              B to Z              \pwm_inst/i286_4_lut
Route         1   e 1.020                                  \pwm_inst/n397
LUT4        ---     0.166              D to Z              \pwm_inst/i316_4_lut
Route         1   e 0.020                                  \pwm_inst/n408
MOFX0       ---     0.179             C0 to Z              \pwm_inst/DataInReg_7__I_0_i16
Route         1   e 1.020                                  \pwm_inst/PWMOut_N_110
                  --------
                    5.519  (18.9% logic, 81.1% route), 5 logic levels.


Error:  The following path violates requirements by 0.325ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \pwm_inst/counter_41__i6  (from clk_80mhz +)
   Destination:    FD1S3DX    D              \pwm_inst/PWMOut_17  (to clk_80mhz +)

   Delay:                   5.500ns  (17.8% logic, 82.2% route), 5 logic levels.

 Constraint Details:

      5.500ns data_path \pwm_inst/counter_41__i6 to \pwm_inst/PWMOut_17 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.325ns

 Path Details: \pwm_inst/counter_41__i6 to \pwm_inst/PWMOut_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \pwm_inst/counter_41__i6 (from clk_80mhz)
Route         5   e 1.441                                  \pwm_inst/counter[6]
LUT4        ---     0.166              B to Z              \pwm_inst/DataInReg_7__I_0_i10_3_lut_3_lut
Route         1   e 1.020                                  \pwm_inst/n10
LUT4        ---     0.166              C to Z              \pwm_inst/DataInReg_7__I_0_i12_3_lut_3_lut
Route         1   e 1.020                                  \pwm_inst/n12
LUT4        ---     0.166              C to Z              \pwm_inst/i308_1_lut_4_lut_4_lut
Route         1   e 0.020                                  \pwm_inst/n420
MUXL5       ---     0.116           ALUT to Z              \pwm_inst/DataInReg_7__I_0_i16
Route         1   e 1.020                                  \pwm_inst/PWMOut_N_110
                  --------
                    5.500  (17.8% logic, 82.2% route), 5 logic levels.

Warning: 5.344 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_80mhz]               |     5.000 ns|     5.344 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\SSD_ADC/box_ave/n4                     |       8|      80|     87.91%
                                        |        |        |
\SSD_ADC/box_ave/n256                   |       1|      56|     61.54%
                                        |        |        |
\SSD_ADC/box_ave/n257                   |       1|      52|     57.14%
                                        |        |        |
\SSD_ADC/box_ave/count[0]               |       8|      48|     52.75%
                                        |        |        |
\SSD_ADC/box_ave/n255                   |       1|      44|     48.35%
                                        |        |        |
\SSD_ADC/box_ave/count[1]               |       7|      32|     35.16%
                                        |        |        |
\SSD_ADC/box_ave/n258                   |       1|      30|     32.97%
                                        |        |        |
\SSD_ADC/box_ave/n254                   |       1|      18|     19.78%
                                        |        |        |
\SSD_ADC/box_ave/n50                    |       1|      15|     16.48%
                                        |        |        |
\SSD_ADC/box_ave/n51                    |       1|      15|     16.48%
                                        |        |        |
\SSD_ADC/box_ave/n52                    |       1|      12|     13.19%
                                        |        |        |
\SSD_ADC/box_ave/n53                    |       1|      12|     13.19%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 91  Score: 11043

Constraints cover  862 paths, 188 nets, and 347 connections (66.3% coverage)


Peak memory: 271544320 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
