Return-Path: <stable-owner@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 5273D5A3046
	for <lists+stable@lfdr.de>; Fri, 26 Aug 2022 22:03:10 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S231216AbiHZUDI (ORCPT <rfc822;lists+stable@lfdr.de>);
        Fri, 26 Aug 2022 16:03:08 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46392 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S229704AbiHZUDH (ORCPT
        <rfc822;stable@vger.kernel.org>); Fri, 26 Aug 2022 16:03:07 -0400
Received: from mga11.intel.com (mga11.intel.com [192.55.52.93])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 08EAFE97EC
        for <stable@vger.kernel.org>; Fri, 26 Aug 2022 13:03:06 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1661544187; x=1693080187;
  h=date:message-id:from:to:cc:subject:in-reply-to:
   references:mime-version;
  bh=AEpAC3N/Lscm1fSgqCaZJ7iccBLD3vhpTHpyU7eZG6w=;
  b=nY8+IUkAvMsJ6nVDT7VV+IEC74ER08orVQvym/OguHzYnGxZL+cddc52
   TAR9k+lhAfhJp2zJplwLHU6GUWI4mi+KwrHZQbww9lHUTyg1TJAYMkeSD
   woIJgpNLR3yqJr3/L3pie6Md17FqQxO1bXeiYNeHj6kXFQlT9a3j81Mmq
   tbJPiq6upHq9QriifqUmOnkG70+Mo0yRfe4jHdzTrl4pyZMd1yUnJi7i+
   /Z+R0tPqw4gMlNoXFV5kMGA+mrMFbkUe8w42H3cRVgPgD0QGGQh1ytNYX
   krh1Kfcs2/G0+T/OlafsqAlzxOTcgveCXjyGw0Vh4aPGypmLI4WyuK6U5
   g==;
X-IronPort-AV: E=McAfee;i="6500,9779,10451"; a="292165078"
X-IronPort-AV: E=Sophos;i="5.93,266,1654585200"; 
   d="scan'208";a="292165078"
Received: from fmsmga002.fm.intel.com ([10.253.24.26])
  by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Aug 2022 13:03:06 -0700
X-IronPort-AV: E=Sophos;i="5.93,266,1654585200"; 
   d="scan'208";a="714091192"
Received: from adixit-mobl.amr.corp.intel.com (HELO adixit-arch.intel.com) ([10.255.229.56])
  by fmsmga002-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Aug 2022 13:03:06 -0700
Date:   Fri, 26 Aug 2022 13:03:05 -0700
Message-ID: <87v8qen56u.wl-ashutosh.dixit@intel.com>
From:   "Dixit, Ashutosh" <ashutosh.dixit@intel.com>
To:     Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc:     <intel-gfx@lists.freedesktop.org>, <stable@vger.kernel.org>,
        Sushma Venkatesh Reddy <sushma.venkatesh.reddy@intel.com>
Subject: Re: [PATCH] drm/i915/slpc: Fix PCODE IA Freq requests when using SLPC
In-Reply-To: <20220826174434.157513-1-rodrigo.vivi@intel.com>
References: <87h71zjgfr.wl-ashutosh.dixit@intel.com>    <20220826174434.157513-1-rodrigo.vivi@intel.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?ISO-8859-4?Q?Goj=F2?=) APEL-LB/10.8 EasyPG/1.0.0
 Emacs/28.1 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI,
        SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <stable.vger.kernel.org>
X-Mailing-List: stable@vger.kernel.org

On Fri, 26 Aug 2022 10:44:34 -0700, Rodrigo Vivi wrote:
>
> Fixes: 7ba79a671568 ("drm/i915/guc/slpc: Gate Host RPS when SLPC is enabled")
> Cc: <stable@vger.kernel.org> # v5.15+
> Cc: Ashutosh Dixit <ashutosh.dixit@intel.com>
> Tested-by: Sushma Venkatesh Reddy <sushma.venkatesh.reddy@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
>  drivers/gpu/drm/i915/gt/intel_llc.c | 24 ++++++++++++++++--------
>  1 file changed, 16 insertions(+), 8 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/gt/intel_llc.c b/drivers/gpu/drm/i915/gt/intel_llc.c
> index 14fe65812e42..2677d62573d9 100644
> --- a/drivers/gpu/drm/i915/gt/intel_llc.c
> +++ b/drivers/gpu/drm/i915/gt/intel_llc.c
> @@ -49,13 +49,28 @@ static unsigned int cpu_max_MHz(void)
>  static bool get_ia_constants(struct intel_llc *llc,
>			     struct ia_constants *consts)
>  {
> +	struct intel_guc_slpc *slpc = &llc_to_gt(llc)->uc.guc.slpc;
>	struct drm_i915_private *i915 = llc_to_gt(llc)->i915;
>	struct intel_rps *rps = &llc_to_gt(llc)->rps;
>
>	if (!HAS_LLC(i915) || IS_DGFX(i915))
>		return false;
>
> -	if (rps->max_freq <= rps->min_freq)
> +	if (intel_uc_uses_guc_slpc(&llc_to_gt(llc)->uc)) {
> +		consts->min_gpu_freq = slpc->min_freq;
> +		consts->max_gpu_freq = slpc->rp0_freq;
> +	} else {
> +		consts->min_gpu_freq = rps->min_freq;
> +		consts->max_gpu_freq = rps->max_freq;
> +	}
> +
> +	if (GRAPHICS_VER(i915) >= 9) {
> +		/* Convert GT frequency to 50 HZ units */
> +		consts->min_gpu_freq /= GEN9_FREQ_SCALER;
> +		consts->max_gpu_freq /= GEN9_FREQ_SCALER;
> +	}
> +
> +	if (consts->max_gpu_freq <= consts->min_gpu_freq)
>		return false;

Hi Rodrigo, sorry, I missed this check previously too and the code is now
equivalent to the previous code.

But now, looking at the code in gen6_update_ring_freq, I am wondering if we
should return true in this case (i.e. remove the check) and we had a bug in
the previous code? Because if we return false, gen6_update_ring_freq will
skip the PCODE programming if 'max_gpu_freq == min_gpu_freq', but why
should we skip the PCODE programming if 'max_gpu_freq == min_gpu_freq'? The
case of 'max_gpu_freq < min_gpu_freq' is fine since the loop in
gen6_update_ring_freq is not entered in that case.

Thanks.
--
Ashutosh
