# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../SystemVerilogCSP.sv" \
"../../../../../sum.sv" \
"../../../../../sum_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
