#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  1 21:10:31 2018
# Process ID: 6697
# Current directory: /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/design_1_sha256_0_0_synth_1
# Command line: vivado -log design_1_sha256_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256_0_0.tcl
# Log file: /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/design_1_sha256_0_0_synth_1/design_1_sha256_0_0.vds
# Journal file: /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/design_1_sha256_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_sha256_0_0.tcl -notrace
Command: synth_design -top design_1_sha256_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7251 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.234 ; gain = 79.996 ; free physical = 1277 ; free virtual = 20108
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sha256_0_0' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/synth/design_1_sha256_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'sha256_v1_0' declared at '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0.vhd:5' bound to instance 'U0' of component 'sha256_v1_0' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/synth/design_1_sha256_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'sha256_v1_0' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'sha256_v1_0_S00_AXI' declared at '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:5' bound to instance 'sha256_v1_0_S00_AXI_inst' of component 'sha256_v1_0_S00_AXI' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'sha256_v1_0_S00_AXI' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:87]
	Parameter N_SHA_COMPONENTS bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 's_out_0' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_1' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_2' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_3' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_4' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_5' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_6' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-614] signal 's_out_7' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:611]
INFO: [Synth 8-638] synthesizing module 'sha_hw' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sha_hw' (1#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:20]
WARNING: [Synth 8-614] signal 'S_done_interrupt' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:741]
WARNING: [Synth 8-614] signal 's_data_out' is read in the process but is not in the sensitivity list [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:741]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:274]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'sha256_v1_0_S00_AXI' (2#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'sha256_v1_0' (3#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_sha256_0_0' (4#1) [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/synth/design_1_sha256_0_0.vhd:84]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.766 ; gain = 136.527 ; free physical = 1263 ; free virtual = 20103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.766 ; gain = 136.527 ; free physical = 1275 ; free virtual = 20108
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1710.754 ; gain = 7.000 ; free physical = 971 ; free virtual = 19812
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 1064 ; free virtual = 19910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 1064 ; free virtual = 19910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 1065 ; free virtual = 19911
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'sha_hw'
INFO: [Synth 8-5546] ROM "s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element h_0_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element h_1_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element h_2_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element h_3_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element h_4_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element h_5_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element h_6_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element h_7_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:124]
INFO: [Synth 8-5544] ROM "interrupt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              011 |                              010
                 iSTATE3 |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'sha_hw'
WARNING: [Synth 8-327] inferring latch for variable 's_out_0_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:747]
WARNING: [Synth 8-327] inferring latch for variable 's_out_1_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:748]
WARNING: [Synth 8-327] inferring latch for variable 's_out_2_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:749]
WARNING: [Synth 8-327] inferring latch for variable 's_out_3_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:750]
WARNING: [Synth 8-327] inferring latch for variable 's_out_4_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:751]
WARNING: [Synth 8-327] inferring latch for variable 's_out_5_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:752]
WARNING: [Synth 8-327] inferring latch for variable 's_out_6_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:753]
WARNING: [Synth 8-327] inferring latch for variable 's_out_7_reg' [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/hdl/sha256_v1_0_S00_AXI.vhd:754]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 1053 ; free virtual = 19899
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/sha256_v1_0_S00_AXI_inst/gen[0].sha' (sha_hw) to 'U0/sha256_v1_0_S00_AXI_inst/gen[1].sha'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 92    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    480 Bit        Muxes := 1     
	   2 Input    448 Bit        Muxes := 1     
	   2 Input    416 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	  28 Input     32 Bit        Muxes := 19    
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   5 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha_hw 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 72    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    480 Bit        Muxes := 1     
	   2 Input    448 Bit        Muxes := 1     
	   2 Input    416 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   5 Input      1 Bit        Muxes := 50    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module sha256_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	  28 Input     32 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "w_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_reg[63]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element h_7_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element h_6_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element h_5_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element h_4_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element h_3_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element h_2_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element h_1_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element h_0_reg was removed.  [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ipshared/0141/src/sha_hw.vhd:117]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][352] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][289] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][353] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][290] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][354] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][291] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][355] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][292] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][293] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][357] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][294] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][358] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][390] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256_v1_0_S00_AXI_inst/gen[0].sha /\s_data_in_reg[1][263] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/sha256_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sha256_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/sha256_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sha256_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][415]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][414]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][413]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][412]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][411]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][410]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][409]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][408]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][407]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][406]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][405]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][404]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][403]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][402]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][401]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][400]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][399]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][398]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][397]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][396]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][395]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][394]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][393]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][392]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][391]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][390]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][389]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][388]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][387]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][386]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][385]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][384]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][383]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][382]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][381]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][380]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][379]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][378]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][377]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][376]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][375]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][374]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][373]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][372]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][371]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][370]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][369]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][368]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][367]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][366]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][365]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][364]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][363]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][362]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][361]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][360]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][359]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][358]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][357]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][356]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][355]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][354]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][353]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][352]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][351]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][350]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][349]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][348]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][347]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][346]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][345]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][344]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][343]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][342]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][341]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][340]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][339]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][338]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][337]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][336]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][335]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][334]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][333]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][332]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][331]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][330]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][329]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][328]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][327]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][326]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][325]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][324]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][323]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][322]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][321]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][320]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][319]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][318]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][317]) is unused and will be removed from module sha_hw.
WARNING: [Synth 8-3332] Sequential element (s_data_in_reg[1][316]) is unused and will be removed from module sha_hw.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_5_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_4_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_1_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_0_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_7_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/sha256_v1_0_S00_AXI_inst/s_out_6_reg[6]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 986 ; free virtual = 19840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha_hw      | k[0]       | 64x32         | LUT            | 
|sha_hw      | k[0]       | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 863 ; free virtual = 19717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 1710.754 ; gain = 529.516 ; free physical = 857 ; free virtual = 19712
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    78|
|3     |LUT3  |     8|
|4     |LUT4  |     9|
|5     |LUT5  |    36|
|6     |LUT6  |   183|
|7     |MUXF7 |    64|
|8     |FDRE  |   661|
|9     |FDSE  |     5|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  1046|
|2     |  U0                         |sha256_v1_0         |  1046|
|3     |    sha256_v1_0_S00_AXI_inst |sha256_v1_0_S00_AXI |  1044|
|4     |      \gen[0].sha            |sha_hw              |    32|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.457 ; gain = 558.219 ; free physical = 856 ; free virtual = 19712
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2497 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1739.457 ; gain = 165.230 ; free physical = 914 ; free virtual = 19769
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1739.465 ; gain = 558.219 ; free physical = 914 ; free virtual = 19769
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_sha256_0_0' is not ideal for floorplanning, since the cellview 'sha256_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 258 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 1771.473 ; gain = 603.609 ; free physical = 979 ; free virtual = 19806
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/design_1_sha256_0_0_synth_1/design_1_sha256_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/design_1_sha256_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/design_1_sha256_0_0_synth_1/design_1_sha256_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sha256_0_0_utilization_synth.rpt -pb design_1_sha256_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1795.484 ; gain = 0.000 ; free physical = 976 ; free virtual = 19805
INFO: [Common 17-206] Exiting Vivado at Fri Jun  1 21:11:55 2018...
