{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539513358233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539513358233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:35:58 2018 " "Processing started: Sun Oct 14 23:35:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539513358233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539513358233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539513358233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1539513358686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 pushbutton " "Found entity 1: pushbutton" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseGenerator " "Found entity 1: pulseGenerator" {  } { { "pulseGenerator.v" "" { Text "D:/temp 371/pulseGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdRegister " "Found entity 1: bcdRegister" {  } { { "bcdRegister.v" "" { Text "D:/temp 371/bcdRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Found entity 1: upcounter" {  } { { "upcounter.v" "" { Text "D:/temp 371/upcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg_7.v" "" { Text "D:/temp 371/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operator.v 1 1 " "Found 1 design units, including 1 entities, in source file operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 operatorRegister " "Found entity 1: operatorRegister" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_2_register.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_2_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_2_register " "Found entity 1: operand_2_register" {  } { { "operand_2_register.v" "" { Text "D:/temp 371/operand_2_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_1_register.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_1_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_1_register " "Found entity 1: operand_1_register" {  } { { "operand_1_register.v" "" { Text "D:/temp 371/operand_1_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject " "Found entity 1: miniProject" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencydivider500 " "Found entity 1: frequencydivider500" {  } { { "frequencyDivider_1000.v" "" { Text "D:/temp 371/frequencyDivider_1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider_10.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencydivider10 " "Found entity 1: frequencydivider10" {  } { { "frequencyDivider_10.v" "" { Text "D:/temp 371/frequencyDivider_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "D:/temp 371/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/temp 371/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculator.v(13) " "Verilog HDL information at calculator.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1539513358752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtobinary.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtobinary.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdToBinary " "Found entity 1: bcdToBinary" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_to_4_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 2_to_4_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "2_to_4_decoder.v" "" { Text "D:/temp 371/2_to_4_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToBcd " "Found entity 1: binaryToBcd" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.v" "" { Text "D:/temp 371/stateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear.v 1 1 " "Found 1 design units, including 1 entities, in source file clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear " "Found entity 1: clear" {  } { { "clear.v" "" { Text "D:/temp 371/clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetAll " "Found entity 1: resetAll" {  } { { "reset.v" "" { Text "D:/temp 371/reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorystore.v 1 1 " "Found 1 design units, including 1 entities, in source file memorystore.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryStore " "Found entity 1: memoryStore" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513358769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513358769 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(20) " "Verilog HDL Instantiation warning at miniProject.v(20): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(21) " "Verilog HDL Instantiation warning at miniProject.v(21): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(28) " "Verilog HDL Instantiation warning at miniProject.v(28): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(29) " "Verilog HDL Instantiation warning at miniProject.v(29): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(34) " "Verilog HDL Instantiation warning at miniProject.v(34): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(35) " "Verilog HDL Instantiation warning at miniProject.v(35): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(47) " "Verilog HDL Instantiation warning at miniProject.v(47): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(49) " "Verilog HDL Instantiation warning at miniProject.v(49): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(55) " "Verilog HDL Instantiation warning at miniProject.v(55): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(61) " "Verilog HDL Instantiation warning at miniProject.v(61): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(69) " "Verilog HDL Instantiation warning at miniProject.v(69): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(76) " "Verilog HDL Instantiation warning at miniProject.v(76): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(86) " "Verilog HDL Instantiation warning at miniProject.v(86): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(87) " "Verilog HDL Instantiation warning at miniProject.v(87): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(88) " "Verilog HDL Instantiation warning at miniProject.v(88): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(98) " "Verilog HDL Instantiation warning at miniProject.v(98): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(99) " "Verilog HDL Instantiation warning at miniProject.v(99): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(104) " "Verilog HDL Instantiation warning at miniProject.v(104): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(106) " "Verilog HDL Instantiation warning at miniProject.v(106): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(118) " "Verilog HDL Instantiation warning at miniProject.v(118): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(120) " "Verilog HDL Instantiation warning at miniProject.v(120): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(125) " "Verilog HDL Instantiation warning at miniProject.v(125): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(126) " "Verilog HDL Instantiation warning at miniProject.v(126): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 126 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(127) " "Verilog HDL Instantiation warning at miniProject.v(127): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(128) " "Verilog HDL Instantiation warning at miniProject.v(128): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 128 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(129) " "Verilog HDL Instantiation warning at miniProject.v(129): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(130) " "Verilog HDL Instantiation warning at miniProject.v(130): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(131) " "Verilog HDL Instantiation warning at miniProject.v(131): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513358772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniProject " "Elaborating entity \"miniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1539513358893 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..12\] miniProject.v(7) " "Output port \"LEDR\[17..12\]\" at miniProject.v(7) has no driver" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1539513358896 "|miniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencydivider500 frequencydivider500:comb_3 " "Elaborating entity \"frequencydivider500\" for hierarchy \"frequencydivider500:comb_3\"" {  } { { "miniProject.v" "comb_3" { Text "D:/temp 371/miniProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencydivider10 frequencydivider10:comb_4 " "Elaborating entity \"frequencydivider10\" for hierarchy \"frequencydivider10:comb_4\"" {  } { { "miniProject.v" "comb_4" { Text "D:/temp 371/miniProject.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:comb_10 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:comb_10\"" {  } { { "miniProject.v" "comb_10" { Text "D:/temp 371/miniProject.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder2to4:comb_11 " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder2to4:comb_11\"" {  } { { "miniProject.v" "comb_11" { Text "D:/temp 371/miniProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetAll resetAll:comb_12 " "Elaborating entity \"resetAll\" for hierarchy \"resetAll:comb_12\"" {  } { { "miniProject.v" "comb_12" { Text "D:/temp 371/miniProject.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear clear:comb_13 " "Elaborating entity \"clear\" for hierarchy \"clear:comb_13\"" {  } { { "miniProject.v" "comb_13" { Text "D:/temp 371/miniProject.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_18 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_18\"" {  } { { "miniProject.v" "comb_18" { Text "D:/temp 371/miniProject.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop debouncer:comb_18\|flipflop:flipflop0 " "Elaborating entity \"flipflop\" for hierarchy \"debouncer:comb_18\|flipflop:flipflop0\"" {  } { { "debouncer.v" "flipflop0" { Text "D:/temp 371/debouncer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:comb_19 " "Elaborating entity \"keypad\" for hierarchy \"keypad:comb_19\"" {  } { { "miniProject.v" "comb_19" { Text "D:/temp 371/miniProject.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pushbutton pushbutton:comb_20 " "Elaborating entity \"pushbutton\" for hierarchy \"pushbutton:comb_20\"" {  } { { "miniProject.v" "comb_20" { Text "D:/temp 371/miniProject.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseGenerator pulseGenerator:comb_21 " "Elaborating entity \"pulseGenerator\" for hierarchy \"pulseGenerator:comb_21\"" {  } { { "miniProject.v" "comb_21" { Text "D:/temp 371/miniProject.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdRegister bcdRegister:comb_22 " "Elaborating entity \"bcdRegister\" for hierarchy \"bcdRegister:comb_22\"" {  } { { "miniProject.v" "comb_22" { Text "D:/temp 371/miniProject.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryStore memoryStore:comb_35 " "Elaborating entity \"memoryStore\" for hierarchy \"memoryStore:comb_35\"" {  } { { "miniProject.v" "comb_35" { Text "D:/temp 371/miniProject.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358937 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushbuttons memoryStore.v(15) " "Verilog HDL Always Construct warning at memoryStore.v(15): variable \"pushbuttons\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushButtonSignal memoryStore.v(15) " "Verilog HDL Always Construct warning at memoryStore.v(15): variable \"pushButtonSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 memoryStore.v(17) " "Verilog HDL Always Construct warning at memoryStore.v(17): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 memoryStore.v(17) " "Verilog HDL Always Construct warning at memoryStore.v(17): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 memoryStore.v(17) " "Verilog HDL Always Construct warning at memoryStore.v(17): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushbuttons memoryStore.v(19) " "Verilog HDL Always Construct warning at memoryStore.v(19): variable \"pushbuttons\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushButtonSignal memoryStore.v(19) " "Verilog HDL Always Construct warning at memoryStore.v(19): variable \"pushButtonSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memoryNumber memoryStore.v(12) " "Verilog HDL Always Construct warning at memoryStore.v(12): inferring latch(es) for variable \"memoryNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[0\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[0\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[1\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[1\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[2\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[2\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[3\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[3\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[4\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[4\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[5\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[5\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[6\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[6\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[7\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[7\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[8\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[8\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[9\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[9\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[10\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[10\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[11\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[11\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358938 "|miniProject|memoryStore:comb_35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_1_register operand_1_register:comb_37 " "Elaborating entity \"operand_1_register\" for hierarchy \"operand_1_register:comb_37\"" {  } { { "miniProject.v" "comb_37" { Text "D:/temp 371/miniProject.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_2_register operand_2_register:comb_38 " "Elaborating entity \"operand_2_register\" for hierarchy \"operand_2_register:comb_38\"" {  } { { "miniProject.v" "comb_38" { Text "D:/temp 371/miniProject.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operatorRegister operatorRegister:comb_39 " "Elaborating entity \"operatorRegister\" for hierarchy \"operatorRegister:comb_39\"" {  } { { "miniProject.v" "comb_39" { Text "D:/temp 371/miniProject.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358942 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "activeOperand operator.v(12) " "Verilog HDL Always Construct warning at operator.v(12): variable \"activeOperand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(12) " "Verilog HDL Always Construct warning at operator.v(12): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(14) " "Verilog HDL Always Construct warning at operator.v(14): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "activeOperand operator.v(16) " "Verilog HDL Always Construct warning at operator.v(16): variable \"activeOperand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(16) " "Verilog HDL Always Construct warning at operator.v(16): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(18) " "Verilog HDL Always Construct warning at operator.v(18): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(20) " "Verilog HDL Always Construct warning at operator.v(20): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(22) " "Verilog HDL Always Construct warning at operator.v(22): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectedOperator operator.v(9) " "Verilog HDL Always Construct warning at operator.v(9): inferring latch(es) for variable \"selectedOperator\", which holds its previous value in one or more paths through the always construct" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358942 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[0\] operator.v(9) " "Inferred latch for \"selectedOperator\[0\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358943 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[1\] operator.v(9) " "Inferred latch for \"selectedOperator\[1\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358943 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[2\] operator.v(9) " "Inferred latch for \"selectedOperator\[2\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358943 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[3\] operator.v(9) " "Inferred latch for \"selectedOperator\[3\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358943 "|miniProject|operatorRegister:comb_39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToBinary bcdToBinary:comb_40 " "Elaborating entity \"bcdToBinary\" for hierarchy \"bcdToBinary:comb_40\"" {  } { { "miniProject.v" "comb_40" { Text "D:/temp 371/miniProject.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358943 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binaryOperand bcdToBinary.v(6) " "Verilog HDL Always Construct warning at bcdToBinary.v(6): inferring latch(es) for variable \"binaryOperand\", which holds its previous value in one or more paths through the always construct" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[0\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[0\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[1\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[1\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[2\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[2\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[3\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[3\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[4\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[4\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[5\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[5\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[6\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[6\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[7\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[7\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[8\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[8\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[9\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[9\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[10\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[10\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358944 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:comb_42 " "Elaborating entity \"calculator\" for hierarchy \"calculator:comb_42\"" {  } { { "miniProject.v" "comb_42" { Text "D:/temp 371/miniProject.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBcd binaryToBcd:comb_43 " "Elaborating entity \"binaryToBcd\" for hierarchy \"binaryToBcd:comb_43\"" {  } { { "miniProject.v" "comb_43" { Text "D:/temp 371/miniProject.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(39) " "Verilog HDL assignment warning at binaryToBcd.v(39): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513358949 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(37) " "Verilog HDL assignment warning at binaryToBcd.v(37): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513358949 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(35) " "Verilog HDL assignment warning at binaryToBcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513358949 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(33) " "Verilog HDL assignment warning at binaryToBcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513358949 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(31) " "Verilog HDL assignment warning at binaryToBcd.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513358949 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(29) " "Verilog HDL assignment warning at binaryToBcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513358949 "|miniProject|binaryToBcd:comb_43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine stateMachine:comb_44 " "Elaborating entity \"stateMachine\" for hierarchy \"stateMachine:comb_44\"" {  } { { "miniProject.v" "comb_44" { Text "D:/temp 371/miniProject.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux displayMux:comb_45 " "Elaborating entity \"displayMux\" for hierarchy \"displayMux:comb_45\"" {  } { { "miniProject.v" "comb_45" { Text "D:/temp 371/miniProject.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358951 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(26) " "Verilog HDL Always Construct warning at displayMux.v(26): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358952 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(32) " "Verilog HDL Always Construct warning at displayMux.v(32): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358952 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(33) " "Verilog HDL Always Construct warning at displayMux.v(33): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358952 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(34) " "Verilog HDL Always Construct warning at displayMux.v(34): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(44) " "Verilog HDL Always Construct warning at displayMux.v(44): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(50) " "Verilog HDL Always Construct warning at displayMux.v(50): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(51) " "Verilog HDL Always Construct warning at displayMux.v(51): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(52) " "Verilog HDL Always Construct warning at displayMux.v(52): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(58) " "Verilog HDL Always Construct warning at displayMux.v(58): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(64) " "Verilog HDL Always Construct warning at displayMux.v(64): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(65) " "Verilog HDL Always Construct warning at displayMux.v(65): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(66) " "Verilog HDL Always Construct warning at displayMux.v(66): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(67) " "Verilog HDL Always Construct warning at displayMux.v(67): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(68) " "Verilog HDL Always Construct warning at displayMux.v(68): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(69) " "Verilog HDL Always Construct warning at displayMux.v(69): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displayMux.v(18) " "Verilog HDL Case Statement warning at displayMux.v(18): incomplete case statement has no default case item" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut6 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut6\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut5 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut5\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut4 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut4\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut3 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut3\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut2 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut2\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut1 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut1\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut0 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut0\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[0\] displayMux.v(17) " "Inferred latch for \"muxOut0\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[1\] displayMux.v(17) " "Inferred latch for \"muxOut0\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[2\] displayMux.v(17) " "Inferred latch for \"muxOut0\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[3\] displayMux.v(17) " "Inferred latch for \"muxOut0\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[0\] displayMux.v(17) " "Inferred latch for \"muxOut1\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[1\] displayMux.v(17) " "Inferred latch for \"muxOut1\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[2\] displayMux.v(17) " "Inferred latch for \"muxOut1\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[3\] displayMux.v(17) " "Inferred latch for \"muxOut1\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[0\] displayMux.v(17) " "Inferred latch for \"muxOut2\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[1\] displayMux.v(17) " "Inferred latch for \"muxOut2\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[2\] displayMux.v(17) " "Inferred latch for \"muxOut2\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[3\] displayMux.v(17) " "Inferred latch for \"muxOut2\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[0\] displayMux.v(17) " "Inferred latch for \"muxOut3\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[1\] displayMux.v(17) " "Inferred latch for \"muxOut3\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[2\] displayMux.v(17) " "Inferred latch for \"muxOut3\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[3\] displayMux.v(17) " "Inferred latch for \"muxOut3\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[0\] displayMux.v(17) " "Inferred latch for \"muxOut4\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[1\] displayMux.v(17) " "Inferred latch for \"muxOut4\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[2\] displayMux.v(17) " "Inferred latch for \"muxOut4\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[3\] displayMux.v(17) " "Inferred latch for \"muxOut4\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[0\] displayMux.v(17) " "Inferred latch for \"muxOut5\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[1\] displayMux.v(17) " "Inferred latch for \"muxOut5\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[2\] displayMux.v(17) " "Inferred latch for \"muxOut5\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[3\] displayMux.v(17) " "Inferred latch for \"muxOut5\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[0\] displayMux.v(17) " "Inferred latch for \"muxOut6\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[1\] displayMux.v(17) " "Inferred latch for \"muxOut6\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[2\] displayMux.v(17) " "Inferred latch for \"muxOut6\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[3\] displayMux.v(17) " "Inferred latch for \"muxOut6\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513358953 "|miniProject|displayMux:comb_45"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:comb_53 " "Elaborating entity \"seg7\" for hierarchy \"seg7:comb_53\"" {  } { { "miniProject.v" "comb_53" { Text "D:/temp 371/miniProject.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513358954 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult0\"" {  } { { "calculator.v" "Mult0" { Text "D:/temp 371/calculator.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513359462 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult1\"" {  } { { "calculator.v" "Mult1" { Text "D:/temp 371/calculator.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513359462 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult2\"" {  } { { "calculator.v" "Mult2" { Text "D:/temp 371/calculator.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513359462 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult3\"" {  } { { "calculator.v" "Mult3" { Text "D:/temp 371/calculator.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513359462 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bcdToBinary:comb_40\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcdToBinary:comb_40\|Mult0\"" {  } { { "bcdToBinary.v" "Mult0" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513359462 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bcdToBinary:comb_41\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcdToBinary:comb_41\|Mult0\"" {  } { { "bcdToBinary.v" "Mult0" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513359462 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1539513359462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:comb_42\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculator:comb_42\|lpm_mult:Mult0\"" {  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539513359503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:comb_42\|lpm_mult:Mult0 " "Instantiated megafunction \"calculator:comb_42\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359504 ""}  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539513359504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8t " "Found entity 1: mult_a8t" {  } { { "db/mult_a8t.tdf" "" { Text "D:/temp 371/db/mult_a8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513359545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513359545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539513359569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdToBinary:comb_40\|lpm_mult:Mult0 " "Instantiated megafunction \"bcdToBinary:comb_40\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513359569 ""}  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539513359569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539513359605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539513359623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdToBinary:comb_40\|lpm_mult:Mult0\|altshift:external_latency_ffs bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539513359637 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMux:comb_45\|muxOut6\[3\] displayMux:comb_45\|muxOut6\[1\] " "Duplicate LATCH primitive \"displayMux:comb_45\|muxOut6\[3\]\" merged with LATCH primitive \"displayMux:comb_45\|muxOut6\[1\]\"" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539513359913 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[0\] " "Latch memoryStore:comb_35\|memoryNumber\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[1\] " "Latch memoryStore:comb_35\|memoryNumber\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[2\] " "Latch memoryStore:comb_35\|memoryNumber\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[3\] " "Latch memoryStore:comb_35\|memoryNumber\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[4\] " "Latch memoryStore:comb_35\|memoryNumber\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[5\] " "Latch memoryStore:comb_35\|memoryNumber\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[6\] " "Latch memoryStore:comb_35\|memoryNumber\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[7\] " "Latch memoryStore:comb_35\|memoryNumber\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[8\] " "Latch memoryStore:comb_35\|memoryNumber\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[9\] " "Latch memoryStore:comb_35\|memoryNumber\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[10\] " "Latch memoryStore:comb_35\|memoryNumber\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[11\] " "Latch memoryStore:comb_35\|memoryNumber\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[0\] " "Latch displayMux:comb_45\|muxOut0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[1\] " "Latch displayMux:comb_45\|muxOut0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[2\] " "Latch displayMux:comb_45\|muxOut0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[3\] " "Latch displayMux:comb_45\|muxOut0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[0\] " "Latch displayMux:comb_45\|muxOut1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[1\] " "Latch displayMux:comb_45\|muxOut1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[2\] " "Latch displayMux:comb_45\|muxOut1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[3\] " "Latch displayMux:comb_45\|muxOut1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[0\] " "Latch displayMux:comb_45\|muxOut2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[1\] " "Latch displayMux:comb_45\|muxOut2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[2\] " "Latch displayMux:comb_45\|muxOut2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[3\] " "Latch displayMux:comb_45\|muxOut2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[0\] " "Latch displayMux:comb_45\|muxOut3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[1\] " "Latch displayMux:comb_45\|muxOut3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[2\] " "Latch displayMux:comb_45\|muxOut3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[3\] " "Latch displayMux:comb_45\|muxOut3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[0\] " "Latch displayMux:comb_45\|muxOut4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[1\] " "Latch displayMux:comb_45\|muxOut4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[2\] " "Latch displayMux:comb_45\|muxOut4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[3\] " "Latch displayMux:comb_45\|muxOut4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[0\] " "Latch displayMux:comb_45\|muxOut5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[1\] " "Latch displayMux:comb_45\|muxOut5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[2\] " "Latch displayMux:comb_45\|muxOut5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[3\] " "Latch displayMux:comb_45\|muxOut5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut6\[1\] " "Latch displayMux:comb_45\|muxOut6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[0\] " "Latch operatorRegister:comb_39\|selectedOperator\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[0\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[0\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[1\] " "Latch operatorRegister:comb_39\|selectedOperator\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[1\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[2\] " "Latch operatorRegister:comb_39\|selectedOperator\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[2\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[2\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[3\] " "Latch operatorRegister:comb_39\|selectedOperator\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[3\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[3\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513359913 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513359913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513361594 "|miniProject|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1539513361594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut6\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut6\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513362114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp 371/MiniProject.map.smsg " "Generated suppressed messages file D:/temp 371/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1539513362305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1539513362435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1539513362435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513362495 "|miniProject|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1539513362495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "853 " "Implemented 853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1539513362495 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1539513362495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "740 " "Implemented 740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1539513362495 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1539513362495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1539513362495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539513362525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:36:02 2018 " "Processing ended: Sun Oct 14 23:36:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539513362525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539513362525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539513362525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513362525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539513363430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539513363430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:36:03 2018 " "Processing started: Sun Oct 14 23:36:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539513363430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539513363430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539513363430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1539513363540 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1539513363630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1539513363660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1539513363660 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1539513363710 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1539513364261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1539513364261 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1539513364261 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1909 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1539513364261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1910 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1539513364261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1911 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1539513364261 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1539513364261 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1539513364451 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1539513364451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1539513364451 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_39\|selectedOperator\[3\]~1  from: datad  to: combout " "Cell: comb_39\|selectedOperator\[3\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1539513364451 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1539513364451 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1539513364451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1539513364481 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 2 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1539513364481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencydivider500:comb_3\|scaledClock  " "Automatically promoted node frequencydivider500:comb_3\|scaledClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1539513364481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pushbutton:comb_20\|pushbuttons\[0\] " "Destination node pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pushbutton:comb_20|pushbuttons[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 699 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1539513364481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencydivider500:comb_3\|scaledClock~0 " "Destination node frequencydivider500:comb_3\|scaledClock~0" {  } { { "frequencyDivider_1000.v" "" { Text "D:/temp 371/frequencyDivider_1000.v" 4 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencydivider500:comb_3|scaledClock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1347 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1539513364481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:comb_19\|number\[3\] " "Destination node keypad:comb_19\|number\[3\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:comb_19|number[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 709 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1539513364481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:comb_19\|number\[2\] " "Destination node keypad:comb_19\|number\[2\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:comb_19|number[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 708 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1539513364481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:comb_19\|number\[1\] " "Destination node keypad:comb_19\|number\[1\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:comb_19|number[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 707 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1539513364481 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1539513364481 ""}  } { { "frequencyDivider_1000.v" "" { Text "D:/temp 371/frequencyDivider_1000.v" 4 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencydivider500:comb_3|scaledClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 783 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1539513364481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoryStore:comb_35\|always0~0  " "Automatically promoted node memoryStore:comb_35\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1539513364481 ""}  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoryStore:comb_35|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1084 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1539513364481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "operatorRegister:comb_39\|selectedOperator\[3\]~2  " "Automatically promoted node operatorRegister:comb_39\|selectedOperator\[3\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1539513364481 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operatorRegister:comb_39|selectedOperator[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1547 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1539513364481 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencydivider10:comb_4\|scaledClock  " "Automatically promoted node frequencydivider10:comb_4\|scaledClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1539513364481 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencydivider10:comb_4\|scaledClock~0 " "Destination node frequencydivider10:comb_4\|scaledClock~0" {  } { { "frequencyDivider_10.v" "" { Text "D:/temp 371/frequencyDivider_10.v" 4 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencydivider10:comb_4|scaledClock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 1805 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1539513364481 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1539513364481 ""}  } { { "frequencyDivider_10.v" "" { Text "D:/temp 371/frequencyDivider_10.v" 4 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencydivider10:comb_4|scaledClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/temp 371/" { { 0 { 0 ""} 0 752 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1539513364481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1539513364561 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1539513364561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1539513364561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1539513364561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1539513364561 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1539513364561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1539513364561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1539513364561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1539513364561 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1539513364611 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1539513364611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1539513364621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1539513365241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1539513365381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1539513365391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1539513366262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1539513366262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1539513366651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/temp 371/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1539513367442 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1539513367442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1539513368330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1539513368330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1539513368330 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1539513368350 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "78 " "Found 78 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[0\] 0 " "Pin \"COL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[1\] 0 " "Pin \"COL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[2\] 0 " "Pin \"COL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[3\] 0 " "Pin \"COL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1539513368360 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1539513368360 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1539513368450 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1539513368500 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1539513368610 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1539513368960 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1539513368960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp 371/MiniProject.fit.smsg " "Generated suppressed messages file D:/temp 371/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1539513369060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 326 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539513369250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:36:09 2018 " "Processing ended: Sun Oct 14 23:36:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539513369250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539513369250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539513369250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513369250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539513370241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539513370241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:36:10 2018 " "Processing started: Sun Oct 14 23:36:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539513370241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539513370241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539513370241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539513370431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539513370431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:36:10 2018 " "Processing started: Sun Oct 14 23:36:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539513370431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539513370431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539513370431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1539513370594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1539513370754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1539513370784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1539513370784 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1539513370854 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1539513370904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1539513370904 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencydivider500:comb_3\|scaledClock frequencydivider500:comb_3\|scaledClock " "create_clock -period 1.000 -name frequencydivider500:comb_3\|scaledClock frequencydivider500:comb_3\|scaledClock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1539513370904 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1539513370904 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencydivider10:comb_4\|scaledClock frequencydivider10:comb_4\|scaledClock " "create_clock -period 1.000 -name frequencydivider10:comb_4\|scaledClock frequencydivider10:comb_4\|scaledClock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1539513370904 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pulseGenerator:comb_21\|pushButtonSignal pulseGenerator:comb_21\|pushButtonSignal " "create_clock -period 1.000 -name pulseGenerator:comb_21\|pushButtonSignal pulseGenerator:comb_21\|pushButtonSignal" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1539513370904 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:comb_19\|number\[0\] keypad:comb_19\|number\[0\] " "create_clock -period 1.000 -name keypad:comb_19\|number\[0\] keypad:comb_19\|number\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1539513370904 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1539513370904 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_39\|selectedOperator\[3\]~1  from: datac  to: combout " "Cell: comb_39\|selectedOperator\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1539513370904 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1539513370904 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1539513370914 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1539513370924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1539513370934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.953 " "Worst-case setup slack is -11.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.953      -363.864 frequencydivider500:comb_3\|scaledClock  " "  -11.953      -363.864 frequencydivider500:comb_3\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.648       -94.450 CLOCK_50  " "   -2.648       -94.450 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383       -15.606 pulseGenerator:comb_21\|pushButtonSignal  " "   -1.383       -15.606 pulseGenerator:comb_21\|pushButtonSignal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514        -0.514 frequencydivider10:comb_4\|scaledClock  " "   -0.514        -0.514 frequencydivider10:comb_4\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.780         0.000 keypad:comb_19\|number\[0\]  " "    1.780         0.000 keypad:comb_19\|number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1539513370934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.977 " "Worst-case hold slack is -3.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.977        -9.708 keypad:comb_19\|number\[0\]  " "   -3.977        -9.708 keypad:comb_19\|number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536        -5.069 CLOCK_50  " "   -2.536        -5.069 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784       -29.397 frequencydivider500:comb_3\|scaledClock  " "   -1.784       -29.397 frequencydivider500:comb_3\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530         0.000 frequencydivider10:comb_4\|scaledClock  " "    0.530         0.000 frequencydivider10:comb_4\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052         0.000 pulseGenerator:comb_21\|pushButtonSignal  " "    1.052         0.000 pulseGenerator:comb_21\|pushButtonSignal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1539513370934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1539513370934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1539513370934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -57.380 CLOCK_50  " "   -1.380       -57.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -73.000 frequencydivider500:comb_3\|scaledClock  " "   -0.500       -73.000 frequencydivider500:comb_3\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 frequencydivider10:comb_4\|scaledClock  " "   -0.500        -2.000 frequencydivider10:comb_4\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 keypad:comb_19\|number\[0\]  " "    0.500         0.000 keypad:comb_19\|number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pulseGenerator:comb_21\|pushButtonSignal  " "    0.500         0.000 pulseGenerator:comb_21\|pushButtonSignal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513370944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1539513370944 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1539513371034 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1539513371034 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_39\|selectedOperator\[3\]~1  from: datac  to: combout " "Cell: comb_39\|selectedOperator\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1539513371054 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1539513371054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1539513371064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.048 " "Worst-case setup slack is -4.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.048      -124.028 frequencydivider500:comb_3\|scaledClock  " "   -4.048      -124.028 frequencydivider500:comb_3\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717       -16.936 CLOCK_50  " "   -0.717       -16.936 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -4.644 pulseGenerator:comb_21\|pushButtonSignal  " "   -0.432        -4.644 pulseGenerator:comb_21\|pushButtonSignal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 frequencydivider10:comb_4\|scaledClock  " "    0.263         0.000 frequencydivider10:comb_4\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.345         0.000 keypad:comb_19\|number\[0\]  " "    1.345         0.000 keypad:comb_19\|number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1539513371064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.062 " "Worst-case hold slack is -2.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062        -4.918 keypad:comb_19\|number\[0\]  " "   -2.062        -4.918 keypad:comb_19\|number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580        -3.158 CLOCK_50  " "   -1.580        -3.158 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224       -28.108 frequencydivider500:comb_3\|scaledClock  " "   -1.224       -28.108 frequencydivider500:comb_3\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244         0.000 frequencydivider10:comb_4\|scaledClock  " "    0.244         0.000 frequencydivider10:comb_4\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882         0.000 pulseGenerator:comb_21\|pushButtonSignal  " "    0.882         0.000 pulseGenerator:comb_21\|pushButtonSignal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1539513371074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1539513371074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1539513371074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -57.380 CLOCK_50  " "   -1.380       -57.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -73.000 frequencydivider500:comb_3\|scaledClock  " "   -0.500       -73.000 frequencydivider500:comb_3\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 frequencydivider10:comb_4\|scaledClock  " "   -0.500        -2.000 frequencydivider10:comb_4\|scaledClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 keypad:comb_19\|number\[0\]  " "    0.500         0.000 keypad:comb_19\|number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 pulseGenerator:comb_21\|pushButtonSignal  " "    0.500         0.000 pulseGenerator:comb_21\|pushButtonSignal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1539513371084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1539513371084 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1539513371194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1539513371234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1539513371234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1539513371284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539513371314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:36:11 2018 " "Processing ended: Sun Oct 14 23:36:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539513371314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539513371314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539513371314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513371314 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1539513371324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539513371754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:36:11 2018 " "Processing ended: Sun Oct 14 23:36:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539513371754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539513371754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539513371754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513371754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539513372725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539513372725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:36:12 2018 " "Processing started: Sun Oct 14 23:36:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539513372725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539513372725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539513372725 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MiniProject.vho\", \"MiniProject_fast.vho MiniProject_vhd.sdo MiniProject_vhd_fast.sdo D:/temp 371/simulation/modelsim/ simulation " "Generated files \"MiniProject.vho\", \"MiniProject_fast.vho\", \"MiniProject_vhd.sdo\" and \"MiniProject_vhd_fast.sdo\" in directory \"D:/temp 371/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1539513373310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539513373350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:36:13 2018 " "Processing ended: Sun Oct 14 23:36:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539513373350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539513373350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539513373350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513373350 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1539513373912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 545 s " "Quartus II Full Compilation was successful. 0 errors, 545 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513373912 ""}
