
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000194  00800200  00002228  000022bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002228  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000048  00800394  00800394  00002450  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002450  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000024ac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000358  00000000  00000000  000024ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000381f  00000000  00000000  00002844  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e39  00000000  00000000  00006063  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ed5  00000000  00000000  00007e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000810  00000000  00000000  00009d74  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d69  00000000  00000000  0000a584  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001a30  00000000  00000000  0000b2ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000260  00000000  00000000  0000cd1d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	0a c1       	rjmp	.+532    	; 0x22a <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 ed 08 	jmp	0x11da	; 0x11da <__vector_39>
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0b 09       	sbc	r16, r11
      e6:	5d 09       	sbc	r21, r13
      e8:	5d 09       	sbc	r21, r13
      ea:	5d 09       	sbc	r21, r13
      ec:	5d 09       	sbc	r21, r13
      ee:	5d 09       	sbc	r21, r13
      f0:	5d 09       	sbc	r21, r13
      f2:	5d 09       	sbc	r21, r13
      f4:	0b 09       	sbc	r16, r11
      f6:	5d 09       	sbc	r21, r13
      f8:	5d 09       	sbc	r21, r13
      fa:	5d 09       	sbc	r21, r13
      fc:	5d 09       	sbc	r21, r13
      fe:	5d 09       	sbc	r21, r13
     100:	5d 09       	sbc	r21, r13
     102:	5d 09       	sbc	r21, r13
     104:	0d 09       	sbc	r16, r13
     106:	5d 09       	sbc	r21, r13
     108:	5d 09       	sbc	r21, r13
     10a:	5d 09       	sbc	r21, r13
     10c:	5d 09       	sbc	r21, r13
     10e:	5d 09       	sbc	r21, r13
     110:	5d 09       	sbc	r21, r13
     112:	5d 09       	sbc	r21, r13
     114:	5d 09       	sbc	r21, r13
     116:	5d 09       	sbc	r21, r13
     118:	5d 09       	sbc	r21, r13
     11a:	5d 09       	sbc	r21, r13
     11c:	5d 09       	sbc	r21, r13
     11e:	5d 09       	sbc	r21, r13
     120:	5d 09       	sbc	r21, r13
     122:	5d 09       	sbc	r21, r13
     124:	0d 09       	sbc	r16, r13
     126:	5d 09       	sbc	r21, r13
     128:	5d 09       	sbc	r21, r13
     12a:	5d 09       	sbc	r21, r13
     12c:	5d 09       	sbc	r21, r13
     12e:	5d 09       	sbc	r21, r13
     130:	5d 09       	sbc	r21, r13
     132:	5d 09       	sbc	r21, r13
     134:	5d 09       	sbc	r21, r13
     136:	5d 09       	sbc	r21, r13
     138:	5d 09       	sbc	r21, r13
     13a:	5d 09       	sbc	r21, r13
     13c:	5d 09       	sbc	r21, r13
     13e:	5d 09       	sbc	r21, r13
     140:	5d 09       	sbc	r21, r13
     142:	5d 09       	sbc	r21, r13
     144:	59 09       	sbc	r21, r9
     146:	5d 09       	sbc	r21, r13
     148:	5d 09       	sbc	r21, r13
     14a:	5d 09       	sbc	r21, r13
     14c:	5d 09       	sbc	r21, r13
     14e:	5d 09       	sbc	r21, r13
     150:	5d 09       	sbc	r21, r13
     152:	5d 09       	sbc	r21, r13
     154:	36 09       	sbc	r19, r6
     156:	5d 09       	sbc	r21, r13
     158:	5d 09       	sbc	r21, r13
     15a:	5d 09       	sbc	r21, r13
     15c:	5d 09       	sbc	r21, r13
     15e:	5d 09       	sbc	r21, r13
     160:	5d 09       	sbc	r21, r13
     162:	5d 09       	sbc	r21, r13
     164:	5d 09       	sbc	r21, r13
     166:	5d 09       	sbc	r21, r13
     168:	5d 09       	sbc	r21, r13
     16a:	5d 09       	sbc	r21, r13
     16c:	5d 09       	sbc	r21, r13
     16e:	5d 09       	sbc	r21, r13
     170:	5d 09       	sbc	r21, r13
     172:	5d 09       	sbc	r21, r13
     174:	2a 09       	sbc	r18, r10
     176:	5d 09       	sbc	r21, r13
     178:	5d 09       	sbc	r21, r13
     17a:	5d 09       	sbc	r21, r13
     17c:	5d 09       	sbc	r21, r13
     17e:	5d 09       	sbc	r21, r13
     180:	5d 09       	sbc	r21, r13
     182:	5d 09       	sbc	r21, r13
     184:	48 09       	sbc	r20, r8
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e8 e2       	ldi	r30, 0x28	; 40
     1cc:	f2 e2       	ldi	r31, 0x22	; 34
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a4 39       	cpi	r26, 0x94	; 148
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	a4 e9       	ldi	r26, 0x94	; 148
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	ac 3d       	cpi	r26, 0xDC	; 220
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	2c d0       	rcall	.+88     	; 0x248 <main>
     1f0:	0c 94 12 11 	jmp	0x2224	; 0x2224 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "touchbutton.h"
#include "solenoid.h"
#include "game.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
	
	
	timerFlag = 1;
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <timerFlag>
	numOf5ms++;
     20a:	80 91 a9 03 	lds	r24, 0x03A9	; 0x8003a9 <numOf5ms>
     20e:	90 91 aa 03 	lds	r25, 0x03AA	; 0x8003aa <numOf5ms+0x1>
     212:	01 96       	adiw	r24, 0x01	; 1
     214:	90 93 aa 03 	sts	0x03AA, r25	; 0x8003aa <numOf5ms+0x1>
     218:	80 93 a9 03 	sts	0x03A9, r24	; 0x8003a9 <numOf5ms>
	
}
     21c:	9f 91       	pop	r25
     21e:	8f 91       	pop	r24
     220:	0f 90       	pop	r0
     222:	0f be       	out	0x3f, r0	; 63
     224:	0f 90       	pop	r0
     226:	1f 90       	pop	r1
     228:	18 95       	reti

0000022a <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     22a:	1f 92       	push	r1
     22c:	0f 92       	push	r0
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	0f 92       	push	r0
     232:	11 24       	eor	r1, r1
     234:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	80 93 94 03 	sts	0x0394, r24	; 0x800394 <__data_end>
	
	
	
	//sei();
	
}
     23c:	8f 91       	pop	r24
     23e:	0f 90       	pop	r0
     240:	0f be       	out	0x3f, r0	; 63
     242:	0f 90       	pop	r0
     244:	1f 90       	pop	r1
     246:	18 95       	reti

00000248 <main>:

int main(void)
//p.23 for can read instructions
{
	
	setupInit();
     248:	1b d7       	rcall	.+3638   	; 0x1080 <setupInit>
	printf("---------------------------------------\n\n\n\n\n\n\r");
     24a:	87 e0       	ldi	r24, 0x07	; 7
     24c:	92 e0       	ldi	r25, 0x02	; 2
     24e:	9f 93       	push	r25
     250:	8f 93       	push	r24
     252:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     256:	2f ef       	ldi	r18, 0xFF	; 255
     258:	87 ea       	ldi	r24, 0xA7	; 167
     25a:	91 e6       	ldi	r25, 0x61	; 97
     25c:	21 50       	subi	r18, 0x01	; 1
     25e:	80 40       	sbci	r24, 0x00	; 0
     260:	90 40       	sbci	r25, 0x00	; 0
     262:	e1 f7       	brne	.-8      	; 0x25c <main+0x14>
     264:	00 c0       	rjmp	.+0      	; 0x266 <main+0x1e>
     266:	00 00       	nop
	message.data[1] = 22;
	message.data[2] = 33;
	*/
	_delay_ms(2000);
	//pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
     268:	80 e0       	ldi	r24, 0x00	; 0
     26a:	58 d2       	rcall	.+1200   	; 0x71c <CAN_controller_setMode>
     26c:	0f 90       	pop	r0
     26e:	0f 90       	pop	r0
			cli();
			//printf("Message received");
			CANFlag=0;
			CAN_receiveMessage();
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     270:	c5 eb       	ldi	r28, 0xB5	; 181
     272:	d3 e0       	ldi	r29, 0x03	; 3
				//printf("reg on2");
				regulatorOn = 1;
     274:	dd 24       	eor	r13, r13
     276:	d3 94       	inc	r13
			cli();
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     278:	0f 2e       	mov	r0, r31
     27a:	fd ea       	ldi	r31, 0xAD	; 173
     27c:	ef 2e       	mov	r14, r31
     27e:	f3 e0       	ldi	r31, 0x03	; 3
     280:	ff 2e       	mov	r15, r31
     282:	f0 2d       	mov	r31, r0
				//printf("shooting");
				solenoid_setPulse();
			}
			TCNT3 = 0x00;
     284:	04 e9       	ldi	r16, 0x94	; 148
     286:	10 e0       	ldi	r17, 0x00	; 0
     288:	ef e1       	ldi	r30, 0x1F	; 31
     28a:	fe e4       	ldi	r31, 0x4E	; 78
     28c:	31 97       	sbiw	r30, 0x01	; 1
     28e:	f1 f7       	brne	.-4      	; 0x28c <main+0x44>
     290:	00 c0       	rjmp	.+0      	; 0x292 <main+0x4a>
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     292:	00 00       	nop
     294:	08 d7       	rcall	.+3600   	; 0x10a6 <sleep_now>
		if (CANFlag) {
     296:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <__data_end>
     29a:	88 23       	and	r24, r24
     29c:	d1 f0       	breq	.+52     	; 0x2d2 <main+0x8a>
			
			cli();
			//printf("Message received");
			CANFlag=0;
     29e:	f8 94       	cli
     2a0:	10 92 94 03 	sts	0x0394, r1	; 0x800394 <__data_end>
			CAN_receiveMessage();
     2a4:	7d d1       	rcall	.+762    	; 0x5a0 <CAN_receiveMessage>
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     2a6:	88 81       	ld	r24, Y
     2a8:	99 81       	ldd	r25, Y+1	; 0x01
     2aa:	aa 81       	ldd	r26, Y+2	; 0x02
     2ac:	bb 81       	ldd	r27, Y+3	; 0x03
     2ae:	18 16       	cp	r1, r24
     2b0:	19 06       	cpc	r1, r25
     2b2:	1a 06       	cpc	r1, r26
     2b4:	1b 06       	cpc	r1, r27
     2b6:	1c f4       	brge	.+6      	; 0x2be <main+0x76>
				//printf("reg on2");
				regulatorOn = 1;
     2b8:	d0 92 95 03 	sts	0x0395, r13	; 0x800395 <regulatorOn>
			} else {
				motor_setSpeed(0);
     2bc:	04 c0       	rjmp	.+8      	; 0x2c6 <main+0x7e>
     2be:	80 e0       	ldi	r24, 0x00	; 0
				regulatorOn = 0;
     2c0:	a1 d4       	rcall	.+2370   	; 0xc04 <motor_setSpeed>
			}
			//joystick_readPositionOverCAN();
			//joystick_printPosition();
			joystick_setServo();
     2c2:	10 92 95 03 	sts	0x0395, r1	; 0x800395 <regulatorOn>
			uint8_t mask = 0b11; 

			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2c6:	65 d4       	rcall	.+2250   	; 0xb92 <joystick_setServo>
     2c8:	40 e0       	ldi	r20, 0x00	; 0
     2ca:	6c e2       	ldi	r22, 0x2C	; 44
     2cc:	83 e0       	ldi	r24, 0x03	; 3
     2ce:	e5 d1       	rcall	.+970    	; 0x69a <CAN_controller_bitModify>
			sei();
     2d0:	78 94       	sei
			
		}
		
		if (timerFlag) {
     2d2:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <timerFlag>
     2d6:	88 23       	and	r24, r24
     2d8:	b9 f2       	breq	.-82     	; 0x288 <main+0x40>
			cli();
     2da:	f8 94       	cli
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     2dc:	f7 01       	movw	r30, r14
     2de:	80 81       	ld	r24, Z
     2e0:	88 23       	and	r24, r24
     2e2:	29 f0       	breq	.+10     	; 0x2ee <main+0xa6>
     2e4:	80 91 b4 03 	lds	r24, 0x03B4	; 0x8003b4 <shooting>
				//printf("shooting");
				solenoid_setPulse();
     2e8:	81 11       	cpse	r24, r1
			}
			TCNT3 = 0x00;
     2ea:	01 c0       	rjmp	.+2      	; 0x2ee <main+0xa6>
     2ec:	f4 d6       	rcall	.+3560   	; 0x10d6 <solenoid_setPulse>
			encoder_readValues();
     2ee:	f8 01       	movw	r30, r16
     2f0:	11 82       	std	Z+1, r1	; 0x01
			//printf("Converted: %i\n\r", converted_encoderValue);
			if (regulatorOn) {
     2f2:	10 82       	st	Z, r1
     2f4:	48 d3       	rcall	.+1680   	; 0x986 <encoder_readValues>
     2f6:	80 91 95 03 	lds	r24, 0x0395	; 0x800395 <regulatorOn>
				motor_control();
     2fa:	81 11       	cpse	r24, r1
			}
			//printf("ADC-value: %i", ADC_read());
			game_play();
     2fc:	96 d4       	rcall	.+2348   	; 0xc2a <motor_control>
     2fe:	d6 d3       	rcall	.+1964   	; 0xaac <game_play>
			
			sei();
     300:	78 94       	sei
     302:	c2 cf       	rjmp	.-124    	; 0x288 <main+0x40>

00000304 <CAN_transmit_message>:
	
	
	
	
}
void CAN_transmit_message(CAN_message_t *message) {
     304:	0f 93       	push	r16
     306:	1f 93       	push	r17
     308:	cf 93       	push	r28
     30a:	8c 01       	movw	r16, r24
	printf("Transmitting message");
     30c:	86 e3       	ldi	r24, 0x36	; 54
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	9f 93       	push	r25
     312:	8f 93       	push	r24
     314:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
	static int buffer_number = 0;
	
	buffer_number++;
	buffer_number = buffer_number%3;
     318:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <buffer_number.2299>
     31c:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <buffer_number.2299+0x1>
     320:	01 96       	adiw	r24, 0x01	; 1
     322:	63 e0       	ldi	r22, 0x03	; 3
     324:	70 e0       	ldi	r23, 0x00	; 0
     326:	0e 94 4a 0c 	call	0x1894	; 0x1894 <__divmodhi4>
     32a:	28 2f       	mov	r18, r24
     32c:	39 2f       	mov	r19, r25
     32e:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <buffer_number.2299>
     332:	90 93 98 03 	sts	0x0398, r25	; 0x800398 <buffer_number.2299+0x1>
	

	

	//Load id in registers TXBnSIDH and TXBnSIDL
	switch(buffer_number) {
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	21 30       	cpi	r18, 0x01	; 1
     33c:	31 05       	cpc	r19, r1
     33e:	d9 f0       	breq	.+54     	; 0x376 <CAN_transmit_message+0x72>
     340:	22 30       	cpi	r18, 0x02	; 2
     342:	31 05       	cpc	r19, r1
     344:	69 f1       	breq	.+90     	; 0x3a0 <CAN_transmit_message+0x9c>
     346:	23 2b       	or	r18, r19
     348:	09 f0       	breq	.+2      	; 0x34c <CAN_transmit_message+0x48>
     34a:	3e c0       	rjmp	.+124    	; 0x3c8 <CAN_transmit_message+0xc4>
			case 0:
				CAN_controller_bitModify(0b11100000, TXB0SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     34c:	f8 01       	movw	r30, r16
     34e:	40 85       	ldd	r20, Z+8	; 0x08
     350:	51 85       	ldd	r21, Z+9	; 0x09
     352:	42 95       	swap	r20
     354:	44 0f       	add	r20, r20
     356:	40 7e       	andi	r20, 0xE0	; 224
     358:	62 e3       	ldi	r22, 0x32	; 50
     35a:	80 ee       	ldi	r24, 0xE0	; 224
     35c:	9e d1       	rcall	.+828    	; 0x69a <CAN_controller_bitModify>
				CAN_controller_write(TXB0SIDH, (uint8_t) ( message->ID >> 3) );
     35e:	f8 01       	movw	r30, r16
     360:	60 85       	ldd	r22, Z+8	; 0x08
     362:	71 85       	ldd	r23, Z+9	; 0x09
     364:	76 95       	lsr	r23
     366:	67 95       	ror	r22
     368:	76 95       	lsr	r23
     36a:	67 95       	ror	r22
     36c:	76 95       	lsr	r23
     36e:	67 95       	ror	r22
     370:	81 e3       	ldi	r24, 0x31	; 49
     372:	80 d1       	rcall	.+768    	; 0x674 <CAN_controller_write>

				break;
     374:	29 c0       	rjmp	.+82     	; 0x3c8 <CAN_transmit_message+0xc4>
			case 1:
				CAN_controller_bitModify(0b11100000, TXB1SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     376:	f8 01       	movw	r30, r16
     378:	40 85       	ldd	r20, Z+8	; 0x08
     37a:	51 85       	ldd	r21, Z+9	; 0x09
     37c:	42 95       	swap	r20
     37e:	44 0f       	add	r20, r20
     380:	40 7e       	andi	r20, 0xE0	; 224
     382:	62 e4       	ldi	r22, 0x42	; 66
     384:	80 ee       	ldi	r24, 0xE0	; 224
     386:	89 d1       	rcall	.+786    	; 0x69a <CAN_controller_bitModify>
				CAN_controller_write(TXB1SIDH, (uint8_t) ( message->ID >> 3) );
     388:	f8 01       	movw	r30, r16
     38a:	60 85       	ldd	r22, Z+8	; 0x08
     38c:	71 85       	ldd	r23, Z+9	; 0x09
     38e:	76 95       	lsr	r23
     390:	67 95       	ror	r22
     392:	76 95       	lsr	r23
     394:	67 95       	ror	r22
     396:	76 95       	lsr	r23
     398:	67 95       	ror	r22
     39a:	81 e4       	ldi	r24, 0x41	; 65
     39c:	6b d1       	rcall	.+726    	; 0x674 <CAN_controller_write>
				
				break;
     39e:	14 c0       	rjmp	.+40     	; 0x3c8 <CAN_transmit_message+0xc4>
			case 2:
				CAN_controller_bitModify(0b11100000, TXB2SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     3a0:	f8 01       	movw	r30, r16
     3a2:	40 85       	ldd	r20, Z+8	; 0x08
     3a4:	51 85       	ldd	r21, Z+9	; 0x09
     3a6:	42 95       	swap	r20
     3a8:	44 0f       	add	r20, r20
     3aa:	40 7e       	andi	r20, 0xE0	; 224
     3ac:	62 e5       	ldi	r22, 0x52	; 82
     3ae:	80 ee       	ldi	r24, 0xE0	; 224
     3b0:	74 d1       	rcall	.+744    	; 0x69a <CAN_controller_bitModify>
				CAN_controller_write(TXB2SIDH, (uint8_t) ( message->ID >> 3) );
     3b2:	f8 01       	movw	r30, r16
     3b4:	60 85       	ldd	r22, Z+8	; 0x08
     3b6:	71 85       	ldd	r23, Z+9	; 0x09
     3b8:	76 95       	lsr	r23
     3ba:	67 95       	ror	r22
     3bc:	76 95       	lsr	r23
     3be:	67 95       	ror	r22
     3c0:	76 95       	lsr	r23
     3c2:	67 95       	ror	r22
     3c4:	81 e5       	ldi	r24, 0x51	; 81
     3c6:	56 d1       	rcall	.+684    	; 0x674 <CAN_controller_write>
			
			
	}
		
	//Load length in register TXBnDLC
	switch(buffer_number) {
     3c8:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <buffer_number.2299>
     3cc:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <buffer_number.2299+0x1>
     3d0:	81 30       	cpi	r24, 0x01	; 1
     3d2:	91 05       	cpc	r25, r1
     3d4:	59 f0       	breq	.+22     	; 0x3ec <CAN_transmit_message+0xe8>
     3d6:	82 30       	cpi	r24, 0x02	; 2
     3d8:	91 05       	cpc	r25, r1
     3da:	71 f0       	breq	.+28     	; 0x3f8 <CAN_transmit_message+0xf4>
     3dc:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_bitModify(0b1111, TXB0DLC, message->data_length);
     3de:	89 f4       	brne	.+34     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3e0:	f8 01       	movw	r30, r16
     3e2:	42 85       	ldd	r20, Z+10	; 0x0a
     3e4:	65 e3       	ldi	r22, 0x35	; 53
     3e6:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3e8:	58 d1       	rcall	.+688    	; 0x69a <CAN_controller_bitModify>
			case 1:
				CAN_controller_bitModify(0b1111, TXB1DLC, message->data_length);
     3ea:	0b c0       	rjmp	.+22     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3ec:	f8 01       	movw	r30, r16
     3ee:	42 85       	ldd	r20, Z+10	; 0x0a
     3f0:	65 e4       	ldi	r22, 0x45	; 69
     3f2:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3f4:	52 d1       	rcall	.+676    	; 0x69a <CAN_controller_bitModify>
			case 2:
				CAN_controller_bitModify(0b1111, TXB2DLC, message->data_length);
     3f6:	05 c0       	rjmp	.+10     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3f8:	f8 01       	movw	r30, r16
     3fa:	42 85       	ldd	r20, Z+10	; 0x0a
     3fc:	65 e5       	ldi	r22, 0x55	; 85
     3fe:	8f e0       	ldi	r24, 0x0F	; 15
     400:	4c d1       	rcall	.+664    	; 0x69a <CAN_controller_bitModify>
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     402:	f8 01       	movw	r30, r16
     404:	82 85       	ldd	r24, Z+10	; 0x0a
     406:	88 23       	and	r24, r24
     408:	49 f1       	breq	.+82     	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
     40a:	c0 e0       	ldi	r28, 0x00	; 0
		switch(buffer_number) {
     40c:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <buffer_number.2299>
     410:	90 91 98 03 	lds	r25, 0x0398	; 0x800398 <buffer_number.2299+0x1>
     414:	81 30       	cpi	r24, 0x01	; 1
     416:	91 05       	cpc	r25, r1
     418:	69 f0       	breq	.+26     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     41a:	82 30       	cpi	r24, 0x02	; 2
     41c:	91 05       	cpc	r25, r1
     41e:	91 f0       	breq	.+36     	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
     420:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_write(TXB0D0 + i, message->data[i]);
     422:	b9 f4       	brne	.+46     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     424:	f8 01       	movw	r30, r16
     426:	ec 0f       	add	r30, r28
     428:	f1 1d       	adc	r31, r1
     42a:	60 81       	ld	r22, Z
     42c:	86 e3       	ldi	r24, 0x36	; 54
     42e:	8c 0f       	add	r24, r28
				break;
     430:	21 d1       	rcall	.+578    	; 0x674 <CAN_controller_write>
			case 1:
				CAN_controller_write(TXB1D0 + i, message->data[i]);
     432:	0f c0       	rjmp	.+30     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     434:	f8 01       	movw	r30, r16
     436:	ec 0f       	add	r30, r28
     438:	f1 1d       	adc	r31, r1
     43a:	60 81       	ld	r22, Z
     43c:	86 e4       	ldi	r24, 0x46	; 70
     43e:	8c 0f       	add	r24, r28
				break;
     440:	19 d1       	rcall	.+562    	; 0x674 <CAN_controller_write>
			case 2:
				CAN_controller_write(TXB2D0 + i, message->data[i]);
     442:	07 c0       	rjmp	.+14     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     444:	f8 01       	movw	r30, r16
     446:	ec 0f       	add	r30, r28
     448:	f1 1d       	adc	r31, r1
     44a:	60 81       	ld	r22, Z
     44c:	86 e5       	ldi	r24, 0x56	; 86
     44e:	8c 0f       	add	r24, r28
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     450:	11 d1       	rcall	.+546    	; 0x674 <CAN_controller_write>
     452:	cf 5f       	subi	r28, 0xFF	; 255
     454:	f8 01       	movw	r30, r16
     456:	82 85       	ldd	r24, Z+10	; 0x0a
     458:	8c 13       	cpse	r24, r28
	}
	

	
	//request_to_send
	CAN_controller_RTS(buffer_number);
     45a:	d8 cf       	rjmp	.-80     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     45c:	80 91 97 03 	lds	r24, 0x0397	; 0x800397 <buffer_number.2299>
     460:	45 d1       	rcall	.+650    	; 0x6ec <CAN_controller_RTS>

	//ERROR HANDLING?	
}
     462:	cf 91       	pop	r28
     464:	1f 91       	pop	r17
     466:	0f 91       	pop	r16
     468:	08 95       	ret

0000046a <CAN_readPosition>:
	
	
	
}

void CAN_readPosition(CAN_message_t mess) {
     46a:	8f 92       	push	r8
     46c:	9f 92       	push	r9
     46e:	af 92       	push	r10
     470:	bf 92       	push	r11
     472:	ef 92       	push	r14
     474:	ff 92       	push	r15
     476:	0f 93       	push	r16
     478:	1f 93       	push	r17
     47a:	cf 93       	push	r28
     47c:	df 93       	push	r29
     47e:	cd b7       	in	r28, 0x3d	; 61
     480:	de b7       	in	r29, 0x3e	; 62
     482:	2b 97       	sbiw	r28, 0x0b	; 11
     484:	0f b6       	in	r0, 0x3f	; 63
     486:	f8 94       	cli
     488:	de bf       	out	0x3e, r29	; 62
     48a:	0f be       	out	0x3f, r0	; 63
     48c:	cd bf       	out	0x3d, r28	; 61
     48e:	e9 82       	std	Y+1, r14	; 0x01
     490:	fa 82       	std	Y+2, r15	; 0x02
     492:	0b 83       	std	Y+3, r16	; 0x03
     494:	1c 83       	std	Y+4, r17	; 0x04
     496:	2d 83       	std	Y+5, r18	; 0x05
     498:	3e 83       	std	Y+6, r19	; 0x06
     49a:	4f 83       	std	Y+7, r20	; 0x07
     49c:	58 87       	std	Y+8, r21	; 0x08
     49e:	69 87       	std	Y+9, r22	; 0x09
     4a0:	7a 87       	std	Y+10, r23	; 0x0a
     4a2:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     4a4:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     4a6:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     4a8:	30 e0       	ldi	r19, 0x00	; 0
     4aa:	a8 ec       	ldi	r26, 0xC8	; 200
     4ac:	b0 e0       	ldi	r27, 0x00	; 0
     4ae:	0e 94 81 0c 	call	0x1902	; 0x1902 <__umulhisi3>
     4b2:	81 2c       	mov	r8, r1
     4b4:	91 2c       	mov	r9, r1
     4b6:	54 01       	movw	r10, r8
     4b8:	8a 94       	dec	r8
     4ba:	a5 01       	movw	r20, r10
     4bc:	94 01       	movw	r18, r8
     4be:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__divmodsi4>
     4c2:	da 01       	movw	r26, r20
     4c4:	c9 01       	movw	r24, r18
     4c6:	84 56       	subi	r24, 0x64	; 100
     4c8:	91 09       	sbc	r25, r1
     4ca:	a1 09       	sbc	r26, r1
     4cc:	b1 09       	sbc	r27, r1
     4ce:	05 eb       	ldi	r16, 0xB5	; 181
     4d0:	13 e0       	ldi	r17, 0x03	; 3
     4d2:	f8 01       	movw	r30, r16
     4d4:	80 83       	st	Z, r24
     4d6:	91 83       	std	Z+1, r25	; 0x01
     4d8:	a2 83       	std	Z+2, r26	; 0x02
     4da:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     4dc:	2f 2d       	mov	r18, r15
     4de:	30 e0       	ldi	r19, 0x00	; 0
     4e0:	a8 ec       	ldi	r26, 0xC8	; 200
     4e2:	b0 e0       	ldi	r27, 0x00	; 0
     4e4:	0e 94 81 0c 	call	0x1902	; 0x1902 <__umulhisi3>
     4e8:	a5 01       	movw	r20, r10
     4ea:	94 01       	movw	r18, r8
     4ec:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__divmodsi4>
     4f0:	da 01       	movw	r26, r20
     4f2:	c9 01       	movw	r24, r18
     4f4:	84 56       	subi	r24, 0x64	; 100
     4f6:	91 09       	sbc	r25, r1
     4f8:	a1 09       	sbc	r26, r1
     4fa:	b1 09       	sbc	r27, r1
     4fc:	f8 01       	movw	r30, r16
     4fe:	84 83       	std	Z+4, r24	; 0x04
     500:	95 83       	std	Z+5, r25	; 0x05
     502:	a6 83       	std	Z+6, r26	; 0x06
     504:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     506:	8b 81       	ldd	r24, Y+3	; 0x03
     508:	ed ea       	ldi	r30, 0xAD	; 173
     50a:	f3 e0       	ldi	r31, 0x03	; 3
     50c:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     50e:	9c 81       	ldd	r25, Y+4	; 0x04
     510:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     512:	81 11       	cpse	r24, r1
     514:	02 c0       	rjmp	.+4      	; 0x51a <CAN_readPosition+0xb0>
		shooting = 0;
     516:	10 92 b4 03 	sts	0x03B4, r1	; 0x8003b4 <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	05 ea       	ldi	r16, 0xA5	; 165
     51e:	13 e0       	ldi	r17, 0x03	; 3
     520:	f8 01       	movw	r30, r16
     522:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     524:	8e 81       	ldd	r24, Y+6	; 0x06
     526:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     528:	60 81       	ld	r22, Z
     52a:	f1 80       	ldd	r15, Z+1	; 0x01
     52c:	06 2e       	mov	r0, r22
     52e:	00 0c       	add	r0, r0
     530:	77 0b       	sbc	r23, r23
     532:	88 0b       	sbc	r24, r24
     534:	99 0b       	sbc	r25, r25
     536:	0e 94 04 0b 	call	0x1608	; 0x1608 <__floatsisf>
     53a:	4b 01       	movw	r8, r22
     53c:	5c 01       	movw	r10, r24
     53e:	6f 2d       	mov	r22, r15
     540:	ff 0c       	add	r15, r15
     542:	77 0b       	sbc	r23, r23
     544:	88 0b       	sbc	r24, r24
     546:	99 0b       	sbc	r25, r25
     548:	0e 94 04 0b 	call	0x1608	; 0x1608 <__floatsisf>
     54c:	a5 01       	movw	r20, r10
     54e:	94 01       	movw	r18, r8
     550:	69 d7       	rcall	.+3794   	; 0x1424 <atan2>
     552:	20 e0       	ldi	r18, 0x00	; 0
     554:	30 e0       	ldi	r19, 0x00	; 0
     556:	44 eb       	ldi	r20, 0xB4	; 180
     558:	53 e4       	ldi	r21, 0x43	; 67
     55a:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     55e:	20 e0       	ldi	r18, 0x00	; 0
     560:	30 e0       	ldi	r19, 0x00	; 0
     562:	40 e0       	ldi	r20, 0x00	; 0
     564:	5f e3       	ldi	r21, 0x3F	; 63
     566:	0e 94 e4 0b 	call	0x17c8	; 0x17c8 <__mulsf3>
     56a:	23 ec       	ldi	r18, 0xC3	; 195
     56c:	35 ef       	ldi	r19, 0xF5	; 245
     56e:	48 e4       	ldi	r20, 0x48	; 72
     570:	50 e4       	ldi	r21, 0x40	; 64
     572:	af d7       	rcall	.+3934   	; 0x14d2 <__divsf3>
     574:	0e 94 d1 0a 	call	0x15a2	; 0x15a2 <__fixsfsi>
     578:	f8 01       	movw	r30, r16
     57a:	73 83       	std	Z+3, r23	; 0x03
     57c:	62 83       	std	Z+2, r22	; 0x02
     57e:	2b 96       	adiw	r28, 0x0b	; 11
     580:	0f b6       	in	r0, 0x3f	; 63
     582:	f8 94       	cli
     584:	de bf       	out	0x3e, r29	; 62
     586:	0f be       	out	0x3f, r0	; 63
     588:	cd bf       	out	0x3d, r28	; 61
     58a:	df 91       	pop	r29
     58c:	cf 91       	pop	r28
     58e:	1f 91       	pop	r17
     590:	0f 91       	pop	r16
     592:	ff 90       	pop	r15
     594:	ef 90       	pop	r14
     596:	bf 90       	pop	r11
     598:	af 90       	pop	r10
     59a:	9f 90       	pop	r9
     59c:	8f 90       	pop	r8
     59e:	08 95       	ret

000005a0 <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     5a0:	ef 92       	push	r14
     5a2:	ff 92       	push	r15
     5a4:	0f 93       	push	r16
     5a6:	1f 93       	push	r17
     5a8:	cf 93       	push	r28
     5aa:	df 93       	push	r29
     5ac:	cd b7       	in	r28, 0x3d	; 61
     5ae:	de b7       	in	r29, 0x3e	; 62
     5b0:	2b 97       	sbiw	r28, 0x0b	; 11
     5b2:	0f b6       	in	r0, 0x3f	; 63
     5b4:	f8 94       	cli
     5b6:	de bf       	out	0x3e, r29	; 62
     5b8:	0f be       	out	0x3f, r0	; 63
     5ba:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     5bc:	82 e6       	ldi	r24, 0x62	; 98
     5be:	49 d0       	rcall	.+146    	; 0x652 <CAN_controller_read>
     5c0:	18 2f       	mov	r17, r24
     5c2:	81 e6       	ldi	r24, 0x61	; 97
     5c4:	46 d0       	rcall	.+140    	; 0x652 <CAN_controller_read>
     5c6:	12 95       	swap	r17
     5c8:	16 95       	lsr	r17
     5ca:	17 70       	andi	r17, 0x07	; 7
     5cc:	28 e0       	ldi	r18, 0x08	; 8
     5ce:	82 9f       	mul	r24, r18
     5d0:	c0 01       	movw	r24, r0
     5d2:	11 24       	eor	r1, r1
     5d4:	81 0f       	add	r24, r17
     5d6:	91 1d       	adc	r25, r1
     5d8:	9a 87       	std	Y+10, r25	; 0x0a
     5da:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     5dc:	85 e6       	ldi	r24, 0x65	; 101
     5de:	39 d0       	rcall	.+114    	; 0x652 <CAN_controller_read>
     5e0:	8f 70       	andi	r24, 0x0F	; 15
     5e2:	8b 87       	std	Y+11, r24	; 0x0b
     5e4:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5e6:	88 23       	and	r24, r24
     5e8:	89 f0       	breq	.+34     	; 0x60c <CAN_receiveMessage+0x6c>
     5ea:	10 e0       	ldi	r17, 0x00	; 0
     5ec:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     5ee:	f1 2c       	mov	r15, r1
     5f0:	86 e6       	ldi	r24, 0x66	; 102
     5f2:	81 0f       	add	r24, r17
     5f4:	2e d0       	rcall	.+92     	; 0x652 <CAN_controller_read>
     5f6:	e1 e0       	ldi	r30, 0x01	; 1
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	ec 0f       	add	r30, r28
     5fc:	fd 1f       	adc	r31, r29
     5fe:	ee 0d       	add	r30, r14
     600:	ff 1d       	adc	r31, r15
     602:	80 83       	st	Z, r24
     604:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     606:	8b 85       	ldd	r24, Y+11	; 0x0b
     608:	81 13       	cpse	r24, r17
     60a:	f0 cf       	rjmp	.-32     	; 0x5ec <CAN_receiveMessage+0x4c>
     60c:	89 85       	ldd	r24, Y+9	; 0x09
				*/
	}
	

	
	switch(received_message.ID) {
     60e:	9a 85       	ldd	r25, Y+10	; 0x0a
     610:	81 30       	cpi	r24, 0x01	; 1
     612:	91 05       	cpc	r25, r1
     614:	19 f0       	breq	.+6      	; 0x61c <CAN_receiveMessage+0x7c>
     616:	02 97       	sbiw	r24, 0x02	; 2
     618:	71 f0       	breq	.+28     	; 0x636 <CAN_receiveMessage+0x96>
     61a:	0e c0       	rjmp	.+28     	; 0x638 <CAN_receiveMessage+0x98>
     61c:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			CAN_readPosition(received_message);
     61e:	fa 80       	ldd	r15, Y+2	; 0x02
     620:	0b 81       	ldd	r16, Y+3	; 0x03
     622:	1c 81       	ldd	r17, Y+4	; 0x04
     624:	2d 81       	ldd	r18, Y+5	; 0x05
     626:	3e 81       	ldd	r19, Y+6	; 0x06
     628:	4f 81       	ldd	r20, Y+7	; 0x07
     62a:	58 85       	ldd	r21, Y+8	; 0x08
     62c:	69 85       	ldd	r22, Y+9	; 0x09
     62e:	7a 85       	ldd	r23, Y+10	; 0x0a
     630:	8b 85       	ldd	r24, Y+11	; 0x0b
     632:	1b df       	rcall	.-458    	; 0x46a <CAN_readPosition>
			break;
     634:	01 c0       	rjmp	.+2      	; 0x638 <CAN_receiveMessage+0x98>
		case 2:
			game_init();
     636:	f2 d1       	rcall	.+996    	; 0xa1c <game_init>
     638:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	
	
}
     63a:	0f b6       	in	r0, 0x3f	; 63
     63c:	f8 94       	cli
     63e:	de bf       	out	0x3e, r29	; 62
     640:	0f be       	out	0x3f, r0	; 63
     642:	cd bf       	out	0x3d, r28	; 61
     644:	df 91       	pop	r29
     646:	cf 91       	pop	r28
     648:	1f 91       	pop	r17
     64a:	0f 91       	pop	r16
     64c:	ff 90       	pop	r15
     64e:	ef 90       	pop	r14
     650:	08 95       	ret

00000652 <CAN_controller_read>:
#include "CAN_controller.h"
#include "SPI.h"

#define I 7

uint8_t CAN_controller_read(uint8_t addr) {
     652:	cf 93       	push	r28
     654:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0); 
     656:	60 e0       	ldi	r22, 0x00	; 0
     658:	87 e0       	ldi	r24, 0x07	; 7
     65a:	60 d5       	rcall	.+2752   	; 0x111c <SPI_setChipSelect>
	SPI_masterWrite(MCP_READ);
     65c:	83 e0       	ldi	r24, 0x03	; 3
     65e:	53 d5       	rcall	.+2726   	; 0x1106 <SPI_masterWrite>
	SPI_masterWrite(addr);
     660:	8c 2f       	mov	r24, r28
     662:	51 d5       	rcall	.+2722   	; 0x1106 <SPI_masterWrite>
	uint8_t data = SPI_masterRead();
     664:	55 d5       	rcall	.+2730   	; 0x1110 <SPI_masterRead>
     666:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 1);
     668:	61 e0       	ldi	r22, 0x01	; 1
     66a:	87 e0       	ldi	r24, 0x07	; 7
     66c:	57 d5       	rcall	.+2734   	; 0x111c <SPI_setChipSelect>
     66e:	8c 2f       	mov	r24, r28
	
	return data;
}
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <CAN_controller_write>:
     674:	cf 93       	push	r28

void CAN_controller_write(uint8_t addr, uint8_t data) {
     676:	df 93       	push	r29
     678:	d8 2f       	mov	r29, r24
     67a:	c6 2f       	mov	r28, r22
	SPI_setChipSelect(PB7, 0);
     67c:	60 e0       	ldi	r22, 0x00	; 0
     67e:	87 e0       	ldi	r24, 0x07	; 7
     680:	4d d5       	rcall	.+2714   	; 0x111c <SPI_setChipSelect>
	
	SPI_masterWrite(MCP_WRITE);
     682:	82 e0       	ldi	r24, 0x02	; 2
     684:	40 d5       	rcall	.+2688   	; 0x1106 <SPI_masterWrite>
	SPI_masterWrite(addr);
     686:	8d 2f       	mov	r24, r29
     688:	3e d5       	rcall	.+2684   	; 0x1106 <SPI_masterWrite>
	SPI_masterWrite(data);
     68a:	8c 2f       	mov	r24, r28
     68c:	3c d5       	rcall	.+2680   	; 0x1106 <SPI_masterWrite>
	
	SPI_setChipSelect(PB7, 1); 
     68e:	61 e0       	ldi	r22, 0x01	; 1
     690:	87 e0       	ldi	r24, 0x07	; 7
     692:	44 d5       	rcall	.+2696   	; 0x111c <SPI_setChipSelect>
     694:	df 91       	pop	r29
	
}
     696:	cf 91       	pop	r28
     698:	08 95       	ret

0000069a <CAN_controller_bitModify>:
     69a:	1f 93       	push	r17
void CAN_controller_bitModify(uint8_t mask, uint8_t addr, uint8_t data) {
     69c:	cf 93       	push	r28
     69e:	df 93       	push	r29
     6a0:	d8 2f       	mov	r29, r24
     6a2:	16 2f       	mov	r17, r22
     6a4:	c4 2f       	mov	r28, r20
		SPI_setChipSelect(PB7, 0);
     6a6:	60 e0       	ldi	r22, 0x00	; 0
     6a8:	87 e0       	ldi	r24, 0x07	; 7
     6aa:	38 d5       	rcall	.+2672   	; 0x111c <SPI_setChipSelect>
		SPI_masterWrite(MCP_BITMOD);
     6ac:	85 e0       	ldi	r24, 0x05	; 5
     6ae:	2b d5       	rcall	.+2646   	; 0x1106 <SPI_masterWrite>
		SPI_masterWrite(addr);
     6b0:	81 2f       	mov	r24, r17
     6b2:	29 d5       	rcall	.+2642   	; 0x1106 <SPI_masterWrite>
		SPI_masterWrite(mask);
     6b4:	8d 2f       	mov	r24, r29
     6b6:	27 d5       	rcall	.+2638   	; 0x1106 <SPI_masterWrite>
		SPI_masterWrite(data);
     6b8:	8c 2f       	mov	r24, r28
     6ba:	25 d5       	rcall	.+2634   	; 0x1106 <SPI_masterWrite>
		
		SPI_setChipSelect(PB7, 1);
     6bc:	61 e0       	ldi	r22, 0x01	; 1
     6be:	87 e0       	ldi	r24, 0x07	; 7
     6c0:	2d d5       	rcall	.+2650   	; 0x111c <SPI_setChipSelect>
     6c2:	df 91       	pop	r29

}
     6c4:	cf 91       	pop	r28
     6c6:	1f 91       	pop	r17
     6c8:	08 95       	ret

000006ca <CAN_controller_reset>:
     6ca:	60 e0       	ldi	r22, 0x00	; 0
void CAN_controller_reset() {
	SPI_setChipSelect(PB7, 0);
     6cc:	87 e0       	ldi	r24, 0x07	; 7
     6ce:	26 d5       	rcall	.+2636   	; 0x111c <SPI_setChipSelect>
	printf("CAN reset\n\r");
     6d0:	8b e4       	ldi	r24, 0x4B	; 75
     6d2:	92 e0       	ldi	r25, 0x02	; 2
     6d4:	9f 93       	push	r25
     6d6:	8f 93       	push	r24
     6d8:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
	SPI_masterWrite(MCP_RESET);
     6dc:	80 ec       	ldi	r24, 0xC0	; 192
     6de:	13 d5       	rcall	.+2598   	; 0x1106 <SPI_masterWrite>
	SPI_setChipSelect(PB7, 1);
     6e0:	61 e0       	ldi	r22, 0x01	; 1
     6e2:	87 e0       	ldi	r24, 0x07	; 7
     6e4:	1b d5       	rcall	.+2614   	; 0x111c <SPI_setChipSelect>
}
     6e6:	0f 90       	pop	r0
     6e8:	0f 90       	pop	r0
     6ea:	08 95       	ret

000006ec <CAN_controller_RTS>:
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
	printf("Data: %i\n\r", status);
}

void CAN_controller_RTS(uint8_t buffer) {
     6ec:	cf 93       	push	r28
     6ee:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0);
     6f0:	60 e0       	ldi	r22, 0x00	; 0
     6f2:	87 e0       	ldi	r24, 0x07	; 7
     6f4:	13 d5       	rcall	.+2598   	; 0x111c <SPI_setChipSelect>
	switch (buffer) {
     6f6:	c1 30       	cpi	r28, 0x01	; 1
     6f8:	39 f0       	breq	.+14     	; 0x708 <CAN_controller_RTS+0x1c>
     6fa:	18 f0       	brcs	.+6      	; 0x702 <CAN_controller_RTS+0x16>
     6fc:	c2 30       	cpi	r28, 0x02	; 2
     6fe:	39 f0       	breq	.+14     	; 0x70e <CAN_controller_RTS+0x22>
     700:	08 c0       	rjmp	.+16     	; 0x712 <CAN_controller_RTS+0x26>
		case 0:
			SPI_masterWrite(MCP_RTS_TX0);
     702:	81 e8       	ldi	r24, 0x81	; 129
     704:	00 d5       	rcall	.+2560   	; 0x1106 <SPI_masterWrite>
			break;
		case 1:
			SPI_masterWrite(MCP_RTS_TX1);
     706:	05 c0       	rjmp	.+10     	; 0x712 <CAN_controller_RTS+0x26>
     708:	82 e8       	ldi	r24, 0x82	; 130
			break;
     70a:	fd d4       	rcall	.+2554   	; 0x1106 <SPI_masterWrite>
		case 2:
			SPI_masterWrite(MCP_RTS_TX2);
     70c:	02 c0       	rjmp	.+4      	; 0x712 <CAN_controller_RTS+0x26>
     70e:	84 e8       	ldi	r24, 0x84	; 132
			break;
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
     710:	fa d4       	rcall	.+2548   	; 0x1106 <SPI_masterWrite>
     712:	61 e0       	ldi	r22, 0x01	; 1
     714:	87 e0       	ldi	r24, 0x07	; 7
     716:	02 d5       	rcall	.+2564   	; 0x111c <SPI_setChipSelect>
}
     718:	cf 91       	pop	r28
     71a:	08 95       	ret

0000071c <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     71c:	cf 93       	push	r28
     71e:	df 93       	push	r29
     720:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     722:	d3 df       	rcall	.-90     	; 0x6ca <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     724:	8e e0       	ldi	r24, 0x0E	; 14
     726:	95 df       	rcall	.-214    	; 0x652 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     728:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     72a:	80 38       	cpi	r24, 0x80	; 128
     72c:	69 f0       	breq	.+26     	; 0x748 <CAN_controller_setMode+0x2c>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     72e:	1f 92       	push	r1
     730:	8f 93       	push	r24
     732:	87 e5       	ldi	r24, 0x57	; 87
     734:	92 e0       	ldi	r25, 0x02	; 2
     736:	9f 93       	push	r25
     738:	8f 93       	push	r24
     73a:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
		return;
     73e:	0f 90       	pop	r0
     740:	0f 90       	pop	r0
     742:	0f 90       	pop	r0
     744:	0f 90       	pop	r0
     746:	34 c0       	rjmp	.+104    	; 0x7b0 <CAN_controller_setMode+0x94>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     748:	4c 2f       	mov	r20, r28
     74a:	4c 60       	ori	r20, 0x0C	; 12
     74c:	6f e0       	ldi	r22, 0x0F	; 15
     74e:	8e ee       	ldi	r24, 0xEE	; 238
     750:	a4 df       	rcall	.-184    	; 0x69a <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     752:	41 e0       	ldi	r20, 0x01	; 1
     754:	6b e2       	ldi	r22, 0x2B	; 43
     756:	8f ef       	ldi	r24, 0xFF	; 255
     758:	a0 df       	rcall	.-192    	; 0x69a <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     75a:	40 e6       	ldi	r20, 0x60	; 96
     75c:	60 e6       	ldi	r22, 0x60	; 96
     75e:	80 e6       	ldi	r24, 0x60	; 96
     760:	9c df       	rcall	.-200    	; 0x69a <CAN_controller_bitModify>
     762:	2f ef       	ldi	r18, 0xFF	; 255
     764:	83 ec       	ldi	r24, 0xC3	; 195
     766:	99 e0       	ldi	r25, 0x09	; 9
     768:	21 50       	subi	r18, 0x01	; 1
     76a:	80 40       	sbci	r24, 0x00	; 0
     76c:	90 40       	sbci	r25, 0x00	; 0
     76e:	e1 f7       	brne	.-8      	; 0x768 <CAN_controller_setMode+0x4c>
     770:	00 c0       	rjmp	.+0      	; 0x772 <CAN_controller_setMode+0x56>
     772:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     774:	8e e0       	ldi	r24, 0x0E	; 14
     776:	6d df       	rcall	.-294    	; 0x652 <CAN_controller_read>
     778:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     77a:	d0 7e       	andi	r29, 0xE0	; 224
     77c:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     77e:	61 f0       	breq	.+24     	; 0x798 <CAN_controller_setMode+0x7c>
     780:	1f 92       	push	r1
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     782:	df 93       	push	r29
     784:	82 e7       	ldi	r24, 0x72	; 114
     786:	92 e0       	ldi	r25, 0x02	; 2
     788:	9f 93       	push	r25
     78a:	8f 93       	push	r24
     78c:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
     790:	0f 90       	pop	r0
     792:	0f 90       	pop	r0
     794:	0f 90       	pop	r0
     796:	0f 90       	pop	r0
     798:	1f 92       	push	r1

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     79a:	df 93       	push	r29
     79c:	82 e9       	ldi	r24, 0x92	; 146
     79e:	92 e0       	ldi	r25, 0x02	; 2
     7a0:	9f 93       	push	r25
     7a2:	8f 93       	push	r24
     7a4:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	0f 90       	pop	r0
     7ae:	0f 90       	pop	r0
     7b0:	df 91       	pop	r29
}
     7b2:	cf 91       	pop	r28
     7b4:	08 95       	ret

000007b6 <CAN_controller_init>:
     7b6:	81 ea       	ldi	r24, 0xA1	; 161
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     7b8:	92 e0       	ldi	r25, 0x02	; 2
     7ba:	9f 93       	push	r25
     7bc:	8f 93       	push	r24
     7be:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
	SPI_masterInit();
     7c2:	98 d4       	rcall	.+2352   	; 0x10f4 <SPI_masterInit>
	printf("SPI master init done \n\r");
     7c4:	88 eb       	ldi	r24, 0xB8	; 184
     7c6:	92 e0       	ldi	r25, 0x02	; 2
     7c8:	9f 93       	push	r25
     7ca:	8f 93       	push	r24
     7cc:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     7d0:	80 e4       	ldi	r24, 0x40	; 64
     7d2:	a4 df       	rcall	.-184    	; 0x71c <CAN_controller_setMode>
	printf("Modes set \n\r");
     7d4:	80 ed       	ldi	r24, 0xD0	; 208
     7d6:	92 e0       	ldi	r25, 0x02	; 2
     7d8:	9f 93       	push	r25
     7da:	8f 93       	push	r24
     7dc:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     7e0:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     7e2:	ea e6       	ldi	r30, 0x6A	; 106
     7e4:	f0 e0       	ldi	r31, 0x00	; 0
     7e6:	80 81       	ld	r24, Z
     7e8:	82 60       	ori	r24, 0x02	; 2
     7ea:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     7ec:	80 81       	ld	r24, Z
     7ee:	8e 7f       	andi	r24, 0xFE	; 254
     7f0:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     7f2:	8d b1       	in	r24, 0x0d	; 13
     7f4:	80 71       	andi	r24, 0x10	; 16
     7f6:	8d b9       	out	0x0d, r24	; 13
     7f8:	2f ef       	ldi	r18, 0xFF	; 255
     7fa:	83 ec       	ldi	r24, 0xC3	; 195
     7fc:	99 e0       	ldi	r25, 0x09	; 9
     7fe:	21 50       	subi	r18, 0x01	; 1
     800:	80 40       	sbci	r24, 0x00	; 0
     802:	90 40       	sbci	r25, 0x00	; 0
     804:	e1 f7       	brne	.-8      	; 0x7fe <CAN_controller_init+0x48>
     806:	00 c0       	rjmp	.+0      	; 0x808 <CAN_controller_init+0x52>
     808:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     80a:	8d ed       	ldi	r24, 0xDD	; 221
     80c:	92 e0       	ldi	r25, 0x02	; 2
     80e:	9f 93       	push	r25
     810:	8f 93       	push	r24
     812:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     816:	8e e0       	ldi	r24, 0x0E	; 14
     818:	1c df       	rcall	.-456    	; 0x652 <CAN_controller_read>
	printf("Data: %i\n\r", status);
     81a:	1f 92       	push	r1
     81c:	8f 93       	push	r24
     81e:	86 ef       	ldi	r24, 0xF6	; 246
     820:	92 e0       	ldi	r25, 0x02	; 2
     822:	9f 93       	push	r25
     824:	8f 93       	push	r24
     826:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <printf>
}
     82a:	8d b7       	in	r24, 0x3d	; 61
     82c:	9e b7       	in	r25, 0x3e	; 62
     82e:	0c 96       	adiw	r24, 0x0c	; 12
     830:	0f b6       	in	r0, 0x3f	; 63
     832:	f8 94       	cli
     834:	9e bf       	out	0x3e, r25	; 62
     836:	0f be       	out	0x3f, r0	; 63
     838:	8d bf       	out	0x3d, r24	; 61
     83a:	08 95       	ret

0000083c <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     83c:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     83e:	aa e7       	ldi	r26, 0x7A	; 122
     840:	b0 e0       	ldi	r27, 0x00	; 0
     842:	8c 91       	ld	r24, X
     844:	87 60       	ori	r24, 0x07	; 7
     846:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     848:	ec e7       	ldi	r30, 0x7C	; 124
     84a:	f0 e0       	ldi	r31, 0x00	; 0
     84c:	80 81       	ld	r24, Z
     84e:	8f 7d       	andi	r24, 0xDF	; 223
     850:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     852:	80 81       	ld	r24, Z
     854:	8f 77       	andi	r24, 0x7F	; 127
     856:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     858:	80 81       	ld	r24, Z
     85a:	80 64       	ori	r24, 0x40	; 64
     85c:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     85e:	8c 91       	ld	r24, X
     860:	80 68       	ori	r24, 0x80	; 128
     862:	8c 93       	st	X, r24
		
		
	adc_0 = -1;
     864:	8f ef       	ldi	r24, 0xFF	; 255
     866:	9f ef       	ldi	r25, 0xFF	; 255
     868:	90 93 a2 03 	sts	0x03A2, r25	; 0x8003a2 <adc_0+0x1>
     86c:	80 93 a1 03 	sts	0x03A1, r24	; 0x8003a1 <adc_0>
     870:	08 95       	ret

00000872 <ADC_read>:

uint16_t ADC_read() {
	//printf("adc read\n\r");

	//Select channel 0 (ADC0)
	ADMUX &= ~(1 << MUX4 | 1 << MUX3 | 1 << MUX2 | 1 << MUX1 | 1 << MUX0 );
     872:	ec e7       	ldi	r30, 0x7C	; 124
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	80 81       	ld	r24, Z
     878:	80 7e       	andi	r24, 0xE0	; 224
     87a:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     87c:	eb e7       	ldi	r30, 0x7B	; 123
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	87 7f       	andi	r24, 0xF7	; 247
     884:	80 83       	st	Z, r24
	//Start conversion, set ADSC to 1 (Use single conversion).
	ADCSRA |= (1 << ADSC);
     886:	ea e7       	ldi	r30, 0x7A	; 122
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	80 81       	ld	r24, Z
     88c:	80 64       	ori	r24, 0x40	; 64
     88e:	80 83       	st	Z, r24
	//Wait until conversion complete :
	//While ADIF is not high, wait
	while (!(ADCSRA & (1<<ADIF))){
     890:	80 81       	ld	r24, Z
     892:	84 ff       	sbrs	r24, 4
     894:	fd cf       	rjmp	.-6      	; 0x890 <ADC_read+0x1e>
		//printf("in while loop\n");
	}
	//result present in ADCH and ADCL
	//Read adcl first, then ADCH
	uint8_t low = ADCL;
     896:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
	uint8_t high = ADCH;
     89a:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	
	uint16_t adcValue = low + (high << 8);
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	98 2f       	mov	r25, r24
     8a2:	88 27       	eor	r24, r24
     8a4:	82 0f       	add	r24, r18
     8a6:	91 1d       	adc	r25, r1
	adc_0 = adcValue;
     8a8:	90 93 a2 03 	sts	0x03A2, r25	; 0x8003a2 <adc_0+0x1>
     8ac:	80 93 a1 03 	sts	0x03A1, r24	; 0x8003a1 <adc_0>
	return adcValue;/// adcValue;
	//adc = v-in*1024/v-ref
     8b0:	08 95       	ret

000008b2 <encoder_init>:
#define F_CPU 16000000
#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     8b2:	e1 e0       	ldi	r30, 0x01	; 1
     8b4:	f1 e0       	ldi	r31, 0x01	; 1
     8b6:	80 81       	ld	r24, Z
     8b8:	80 62       	ori	r24, 0x20	; 32
     8ba:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     8bc:	80 81       	ld	r24, Z
     8be:	88 60       	ori	r24, 0x08	; 8
     8c0:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     8c2:	80 81       	ld	r24, Z
     8c4:	80 64       	ori	r24, 0x40	; 64
     8c6:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     8c8:	e2 e0       	ldi	r30, 0x02	; 2
     8ca:	f1 e0       	ldi	r31, 0x01	; 1
     8cc:	80 81       	ld	r24, Z
     8ce:	8f 7d       	andi	r24, 0xDF	; 223
     8d0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8d2:	8a e6       	ldi	r24, 0x6A	; 106
     8d4:	8a 95       	dec	r24
     8d6:	f1 f7       	brne	.-4      	; 0x8d4 <encoder_init+0x22>
     8d8:	00 c0       	rjmp	.+0      	; 0x8da <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     8da:	80 81       	ld	r24, Z
     8dc:	80 64       	ori	r24, 0x40	; 64
     8de:	80 83       	st	Z, r24
     8e0:	8a e6       	ldi	r24, 0x6A	; 106
     8e2:	8a 95       	dec	r24
     8e4:	f1 f7       	brne	.-4      	; 0x8e2 <encoder_init+0x30>
     8e6:	00 c0       	rjmp	.+0      	; 0x8e8 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     8e8:	80 81       	ld	r24, Z
     8ea:	8f 7b       	andi	r24, 0xBF	; 191
     8ec:	80 83       	st	Z, r24
     8ee:	8a e6       	ldi	r24, 0x6A	; 106
     8f0:	8a 95       	dec	r24
     8f2:	f1 f7       	brne	.-4      	; 0x8f0 <encoder_init+0x3e>
     8f4:	00 c0       	rjmp	.+0      	; 0x8f6 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     8f6:	80 81       	ld	r24, Z
     8f8:	80 64       	ori	r24, 0x40	; 64
     8fa:	80 83       	st	Z, r24
     8fc:	8a e6       	ldi	r24, 0x6A	; 106
     8fe:	8a 95       	dec	r24
     900:	f1 f7       	brne	.-4      	; 0x8fe <encoder_init+0x4c>
     902:	00 c0       	rjmp	.+0      	; 0x904 <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     904:	80 81       	ld	r24, Z
     906:	80 62       	ori	r24, 0x20	; 32
     908:	80 83       	st	Z, r24
	encoder_maxValue = -15000;
     90a:	88 e6       	ldi	r24, 0x68	; 104
     90c:	95 ec       	ldi	r25, 0xC5	; 197
     90e:	90 93 b0 03 	sts	0x03B0, r25	; 0x8003b0 <encoder_maxValue+0x1>
     912:	80 93 af 03 	sts	0x03AF, r24	; 0x8003af <encoder_maxValue>
     916:	08 95       	ret

00000918 <encoder_convertValues>:
	}
	encoder_convertValues();
	//printf("Encoder_values: %d\n\r", encoder_value);
}

void encoder_convertValues() {
     918:	cf 92       	push	r12
     91a:	df 92       	push	r13
     91c:	ef 92       	push	r14
     91e:	ff 92       	push	r15
     920:	cf 93       	push	r28
     922:	df 93       	push	r29
	float a = (100.0-(-100.0))/encoder_maxValue;
     924:	60 91 af 03 	lds	r22, 0x03AF	; 0x8003af <encoder_maxValue>
     928:	70 91 b0 03 	lds	r23, 0x03B0	; 0x8003b0 <encoder_maxValue+0x1>
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     92c:	c0 91 a3 03 	lds	r28, 0x03A3	; 0x8003a3 <encoder_value>
     930:	d0 91 a4 03 	lds	r29, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     934:	07 2e       	mov	r0, r23
     936:	00 0c       	add	r0, r0
     938:	88 0b       	sbc	r24, r24
     93a:	99 0b       	sbc	r25, r25
     93c:	65 d6       	rcall	.+3274   	; 0x1608 <__floatsisf>
     93e:	9b 01       	movw	r18, r22
     940:	ac 01       	movw	r20, r24
     942:	60 e0       	ldi	r22, 0x00	; 0
     944:	70 e0       	ldi	r23, 0x00	; 0
     946:	88 e4       	ldi	r24, 0x48	; 72
     948:	93 e4       	ldi	r25, 0x43	; 67
     94a:	c3 d5       	rcall	.+2950   	; 0x14d2 <__divsf3>
     94c:	6b 01       	movw	r12, r22
     94e:	7c 01       	movw	r14, r24
     950:	be 01       	movw	r22, r28
     952:	dd 0f       	add	r29, r29
     954:	88 0b       	sbc	r24, r24
     956:	99 0b       	sbc	r25, r25
     958:	57 d6       	rcall	.+3246   	; 0x1608 <__floatsisf>
     95a:	9b 01       	movw	r18, r22
     95c:	ac 01       	movw	r20, r24
     95e:	c7 01       	movw	r24, r14
     960:	b6 01       	movw	r22, r12
     962:	32 d7       	rcall	.+3684   	; 0x17c8 <__mulsf3>
     964:	20 e0       	ldi	r18, 0x00	; 0
     966:	30 e0       	ldi	r19, 0x00	; 0
     968:	48 ec       	ldi	r20, 0xC8	; 200
     96a:	52 e4       	ldi	r21, 0x42	; 66
     96c:	e7 d4       	rcall	.+2510   	; 0x133c <__subsf3>
     96e:	19 d6       	rcall	.+3122   	; 0x15a2 <__fixsfsi>
     970:	70 93 ac 03 	sts	0x03AC, r23	; 0x8003ac <converted_encoderValue+0x1>
     974:	60 93 ab 03 	sts	0x03AB, r22	; 0x8003ab <converted_encoderValue>
	//printf("Converted encoder_values: %d\n\r", converted_encoderValue);
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	ff 90       	pop	r15
     97e:	ef 90       	pop	r14
     980:	df 90       	pop	r13
     982:	cf 90       	pop	r12
     984:	08 95       	ret

00000986 <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     986:	e2 e0       	ldi	r30, 0x02	; 2
     988:	f1 e0       	ldi	r31, 0x01	; 1
     98a:	80 81       	ld	r24, Z
     98c:	8f 7d       	andi	r24, 0xDF	; 223
     98e:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     990:	80 81       	ld	r24, Z
     992:	87 7f       	andi	r24, 0xF7	; 247
     994:	80 83       	st	Z, r24
     996:	8a e6       	ldi	r24, 0x6A	; 106
     998:	8a 95       	dec	r24
     99a:	f1 f7       	brne	.-4      	; 0x998 <encoder_readValues+0x12>
     99c:	00 c0       	rjmp	.+0      	; 0x99e <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     99e:	a6 e0       	ldi	r26, 0x06	; 6
     9a0:	b1 e0       	ldi	r27, 0x01	; 1
     9a2:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     9a4:	90 81       	ld	r25, Z
     9a6:	98 60       	ori	r25, 0x08	; 8
     9a8:	90 83       	st	Z, r25
     9aa:	9a e6       	ldi	r25, 0x6A	; 106
     9ac:	9a 95       	dec	r25
     9ae:	f1 f7       	brne	.-4      	; 0x9ac <encoder_readValues+0x26>
     9b0:	00 c0       	rjmp	.+0      	; 0x9b2 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     9b2:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     9b4:	90 81       	ld	r25, Z
     9b6:	90 62       	ori	r25, 0x20	; 32
     9b8:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	98 2f       	mov	r25, r24
     9be:	88 27       	eor	r24, r24
     9c0:	82 0f       	add	r24, r18
     9c2:	91 1d       	adc	r25, r1
	
	//convert from two-complement
	if (rec_data >= 0) {
     9c4:	99 23       	and	r25, r25
     9c6:	2c f0       	brlt	.+10     	; 0x9d2 <encoder_readValues+0x4c>
		encoder_value = rec_data;
     9c8:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <encoder_value+0x1>
     9cc:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <encoder_value>
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <encoder_readValues+0x54>
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     9d2:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <encoder_value+0x1>
     9d6:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <encoder_value>
	}
	if (encoder_value>0) {
     9da:	80 91 a3 03 	lds	r24, 0x03A3	; 0x8003a3 <encoder_value>
     9de:	90 91 a4 03 	lds	r25, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     9e2:	18 16       	cp	r1, r24
     9e4:	19 06       	cpc	r1, r25
     9e6:	2c f4       	brge	.+10     	; 0x9f2 <encoder_readValues+0x6c>
		encoder_value = 0;
     9e8:	10 92 a4 03 	sts	0x03A4, r1	; 0x8003a4 <encoder_value+0x1>
     9ec:	10 92 a3 03 	sts	0x03A3, r1	; 0x8003a3 <encoder_value>
     9f0:	13 c0       	rjmp	.+38     	; 0xa18 <encoder_readValues+0x92>
		
	} else if (encoder_value <encoder_maxValue) {
     9f2:	20 91 a3 03 	lds	r18, 0x03A3	; 0x8003a3 <encoder_value>
     9f6:	30 91 a4 03 	lds	r19, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     9fa:	80 91 af 03 	lds	r24, 0x03AF	; 0x8003af <encoder_maxValue>
     9fe:	90 91 b0 03 	lds	r25, 0x03B0	; 0x8003b0 <encoder_maxValue+0x1>
     a02:	28 17       	cp	r18, r24
     a04:	39 07       	cpc	r19, r25
     a06:	44 f4       	brge	.+16     	; 0xa18 <encoder_readValues+0x92>
		encoder_value = encoder_maxValue;
     a08:	80 91 af 03 	lds	r24, 0x03AF	; 0x8003af <encoder_maxValue>
     a0c:	90 91 b0 03 	lds	r25, 0x03B0	; 0x8003b0 <encoder_maxValue+0x1>
     a10:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <encoder_value+0x1>
     a14:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <encoder_value>
	}
	encoder_convertValues();
     a18:	7f cf       	rjmp	.-258    	; 0x918 <encoder_convertValues>
     a1a:	08 95       	ret

00000a1c <game_init>:
 */ 
#include "game.h"
#include "CAN.h"
#include "IR.h"

void game_init() {
     a1c:	cf 93       	push	r28
     a1e:	df 93       	push	r29
	printf("game_init\n\r");
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	93 e0       	ldi	r25, 0x03	; 3
     a24:	9f 93       	push	r25
     a26:	8f 93       	push	r24
     a28:	fb d7       	rcall	.+4086   	; 0x1a20 <printf>
	//Reset play_time
	numOf5ms = 0;
     a2a:	10 92 aa 03 	sts	0x03AA, r1	; 0x8003aa <numOf5ms+0x1>
     a2e:	10 92 a9 03 	sts	0x03A9, r1	; 0x8003a9 <numOf5ms>
	//goals = 0;
	//Initialize gameData
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a32:	60 91 a9 03 	lds	r22, 0x03A9	; 0x8003a9 <numOf5ms>
     a36:	70 91 aa 03 	lds	r23, 0x03AA	; 0x8003aa <numOf5ms+0x1>
     a3a:	c1 eb       	ldi	r28, 0xB1	; 177
     a3c:	d3 e0       	ldi	r29, 0x03	; 3
     a3e:	07 2e       	mov	r0, r23
     a40:	00 0c       	add	r0, r0
     a42:	88 0b       	sbc	r24, r24
     a44:	99 0b       	sbc	r25, r25
     a46:	e0 d5       	rcall	.+3008   	; 0x1608 <__floatsisf>
     a48:	2d ec       	ldi	r18, 0xCD	; 205
     a4a:	3c ec       	ldi	r19, 0xCC	; 204
     a4c:	4c e4       	ldi	r20, 0x4C	; 76
     a4e:	5d e3       	ldi	r21, 0x3D	; 61
     a50:	bb d6       	rcall	.+3446   	; 0x17c8 <__mulsf3>
     a52:	ac d5       	rcall	.+2904   	; 0x15ac <__fixunssfsi>
     a54:	6a 83       	std	Y+2, r22	; 0x02
	gameData.score = INITSCORE;
     a56:	8a e0       	ldi	r24, 0x0A	; 10
     a58:	88 83       	st	Y, r24
	gameData.timeLimit = TIMELIMIT;
     a5a:	83 e6       	ldi	r24, 0x63	; 99
     a5c:	89 83       	std	Y+1, r24	; 0x01
	
}
     a5e:	0f 90       	pop	r0
     a60:	0f 90       	pop	r0
     a62:	df 91       	pop	r29
     a64:	cf 91       	pop	r28
     a66:	08 95       	ret

00000a68 <game_sendGameData>:
void game_sendGameData() {
     a68:	cf 93       	push	r28
     a6a:	df 93       	push	r29
     a6c:	cd b7       	in	r28, 0x3d	; 61
     a6e:	de b7       	in	r29, 0x3e	; 62
     a70:	2b 97       	sbiw	r28, 0x0b	; 11
     a72:	0f b6       	in	r0, 0x3f	; 63
     a74:	f8 94       	cli
     a76:	de bf       	out	0x3e, r29	; 62
     a78:	0f be       	out	0x3f, r0	; 63
     a7a:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t score;
	score.ID = 0x01;
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	9a 87       	std	Y+10, r25	; 0x0a
     a82:	89 87       	std	Y+9, r24	; 0x09
	score.data_length = 2;
     a84:	82 e0       	ldi	r24, 0x02	; 2
     a86:	8b 87       	std	Y+11, r24	; 0x0b
	score.data[0] = gameData.score;
     a88:	e1 eb       	ldi	r30, 0xB1	; 177
     a8a:	f3 e0       	ldi	r31, 0x03	; 3
     a8c:	80 81       	ld	r24, Z
     a8e:	89 83       	std	Y+1, r24	; 0x01
	score.data[1] = gameData.playtime;
     a90:	82 81       	ldd	r24, Z+2	; 0x02
     a92:	8a 83       	std	Y+2, r24	; 0x02
	CAN_transmit_message(&score);
     a94:	ce 01       	movw	r24, r28
     a96:	01 96       	adiw	r24, 0x01	; 1
     a98:	35 dc       	rcall	.-1942   	; 0x304 <CAN_transmit_message>
}
     a9a:	2b 96       	adiw	r28, 0x0b	; 11
     a9c:	0f b6       	in	r0, 0x3f	; 63
     a9e:	f8 94       	cli
     aa0:	de bf       	out	0x3e, r29	; 62
     aa2:	0f be       	out	0x3f, r0	; 63
     aa4:	cd bf       	out	0x3d, r28	; 61
     aa6:	df 91       	pop	r29
     aa8:	cf 91       	pop	r28
     aaa:	08 95       	ret

00000aac <game_play>:

void game_play() {
     aac:	cf 92       	push	r12
     aae:	df 92       	push	r13
     ab0:	ef 92       	push	r14
     ab2:	ff 92       	push	r15
     ab4:	cf 93       	push	r28
     ab6:	df 93       	push	r29
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     ab8:	60 91 a9 03 	lds	r22, 0x03A9	; 0x8003a9 <numOf5ms>
     abc:	70 91 aa 03 	lds	r23, 0x03AA	; 0x8003aa <numOf5ms+0x1>
     ac0:	07 2e       	mov	r0, r23
     ac2:	00 0c       	add	r0, r0
     ac4:	88 0b       	sbc	r24, r24
     ac6:	99 0b       	sbc	r25, r25
     ac8:	9f d5       	rcall	.+2878   	; 0x1608 <__floatsisf>
     aca:	2d ec       	ldi	r18, 0xCD	; 205
     acc:	3c ec       	ldi	r19, 0xCC	; 204
     ace:	4c e4       	ldi	r20, 0x4C	; 76
     ad0:	5d e3       	ldi	r21, 0x3D	; 61
     ad2:	7a d6       	rcall	.+3316   	; 0x17c8 <__mulsf3>
     ad4:	6b d5       	rcall	.+2774   	; 0x15ac <__fixunssfsi>
     ad6:	60 93 b3 03 	sts	0x03B3, r22	; 0x8003b3 <gameData+0x2>
	float timeFloat = gameData.playtime;
	if (!(numOf5ms*TIMER3_SECONDS > timeFloat)) {
     ada:	c0 91 a9 03 	lds	r28, 0x03A9	; 0x8003a9 <numOf5ms>
     ade:	d0 91 aa 03 	lds	r29, 0x03AA	; 0x8003aa <numOf5ms+0x1>
     ae2:	70 e0       	ldi	r23, 0x00	; 0
     ae4:	80 e0       	ldi	r24, 0x00	; 0
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	8d d5       	rcall	.+2842   	; 0x1604 <__floatunsisf>
     aea:	6b 01       	movw	r12, r22
     aec:	7c 01       	movw	r14, r24
     aee:	be 01       	movw	r22, r28
     af0:	dd 0f       	add	r29, r29
     af2:	88 0b       	sbc	r24, r24
     af4:	99 0b       	sbc	r25, r25
     af6:	88 d5       	rcall	.+2832   	; 0x1608 <__floatsisf>
     af8:	2d ec       	ldi	r18, 0xCD	; 205
     afa:	3c ec       	ldi	r19, 0xCC	; 204
     afc:	4c e4       	ldi	r20, 0x4C	; 76
     afe:	5d e3       	ldi	r21, 0x3D	; 61
     b00:	63 d6       	rcall	.+3270   	; 0x17c8 <__mulsf3>
     b02:	9b 01       	movw	r18, r22
     b04:	ac 01       	movw	r20, r24
     b06:	c7 01       	movw	r24, r14
     b08:	b6 01       	movw	r22, r12
     b0a:	df d4       	rcall	.+2494   	; 0x14ca <__cmpsf2>
     b0c:	88 23       	and	r24, r24
     b0e:	94 f0       	brlt	.+36     	; 0xb34 <game_play+0x88>
		printf("num of 5 ms: %i\n\r", numOf5ms);
     b10:	80 91 a9 03 	lds	r24, 0x03A9	; 0x8003a9 <numOf5ms>
     b14:	90 91 aa 03 	lds	r25, 0x03AA	; 0x8003aa <numOf5ms+0x1>
     b18:	9f 93       	push	r25
     b1a:	8f 93       	push	r24
     b1c:	8d e0       	ldi	r24, 0x0D	; 13
     b1e:	93 e0       	ldi	r25, 0x03	; 3
     b20:	9f 93       	push	r25
     b22:	8f 93       	push	r24
		cli();
		game_sendGameData();
     b24:	7d d7       	rcall	.+3834   	; 0x1a20 <printf>
     b26:	f8 94       	cli
		sei();
     b28:	9f df       	rcall	.-194    	; 0xa68 <game_sendGameData>
     b2a:	78 94       	sei
     b2c:	0f 90       	pop	r0
     b2e:	0f 90       	pop	r0
     b30:	0f 90       	pop	r0
	}
	IR_detectGoal();
     b32:	0f 90       	pop	r0
     b34:	07 d0       	rcall	.+14     	; 0xb44 <IR_detectGoal>

}
     b36:	df 91       	pop	r29
     b38:	cf 91       	pop	r28
     b3a:	ff 90       	pop	r15
     b3c:	ef 90       	pop	r14
     b3e:	df 90       	pop	r13
     b40:	cf 90       	pop	r12
     b42:	08 95       	ret

00000b44 <IR_detectGoal>:
#include "game.h"
#define F_CPU 16000000

#include <avr/delay.h>

void IR_detectGoal() {
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
	int temp5ms = numOf5ms;
     b48:	c0 91 a9 03 	lds	r28, 0x03A9	; 0x8003a9 <numOf5ms>
     b4c:	d0 91 aa 03 	lds	r29, 0x03AA	; 0x8003aa <numOf5ms+0x1>
	uint16_t adc_value = ADC_read();
     b50:	90 de       	rcall	.-736    	; 0x872 <ADC_read>
	
	if (adc_value < 50) {
     b52:	c2 97       	sbiw	r24, 0x32	; 50
     b54:	a0 f4       	brcc	.+40     	; 0xb7e <IR_detectGoal+0x3a>
		if (gameData.score != 0) {
     b56:	80 91 b1 03 	lds	r24, 0x03B1	; 0x8003b1 <gameData>
     b5a:	88 23       	and	r24, r24
     b5c:	a9 f0       	breq	.+42     	; 0xb88 <IR_detectGoal+0x44>
			gameData.score--;
     b5e:	81 50       	subi	r24, 0x01	; 1
     b60:	80 93 b1 03 	sts	0x03B1, r24	; 0x8003b1 <gameData>
     b64:	11 c0       	rjmp	.+34     	; 0xb88 <IR_detectGoal+0x44>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b66:	2f ef       	ldi	r18, 0xFF	; 255
     b68:	87 ea       	ldi	r24, 0xA7	; 167
     b6a:	91 e6       	ldi	r25, 0x61	; 97
     b6c:	21 50       	subi	r18, 0x01	; 1
     b6e:	80 40       	sbci	r24, 0x00	; 0
     b70:	90 40       	sbci	r25, 0x00	; 0
     b72:	e1 f7       	brne	.-8      	; 0xb6c <IR_detectGoal+0x28>
     b74:	00 c0       	rjmp	.+0      	; 0xb76 <IR_detectGoal+0x32>
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
			_delay_ms(2000);
			adc_value = ADC_read();
     b76:	00 00       	nop
     b78:	7c de       	rcall	.-776    	; 0x872 <ADC_read>
		}
		
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
     b7a:	c2 97       	sbiw	r24, 0x32	; 50
     b7c:	a0 f3       	brcs	.-24     	; 0xb66 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
     b7e:	d0 93 aa 03 	sts	0x03AA, r29	; 0x8003aa <numOf5ms+0x1>
     b82:	c0 93 a9 03 	sts	0x03A9, r28	; 0x8003a9 <numOf5ms>
	if (adc_value < 50) {
		if (gameData.score != 0) {
			gameData.score--;
		}
		
		game_sendGameData();
     b86:	02 c0       	rjmp	.+4      	; 0xb8c <IR_detectGoal+0x48>
     b88:	6f df       	rcall	.-290    	; 0xa68 <game_sendGameData>
     b8a:	ed cf       	rjmp	.-38     	; 0xb66 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
}
     b8c:	df 91       	pop	r29
     b8e:	cf 91       	pop	r28
     b90:	08 95       	ret

00000b92 <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     b92:	60 91 a5 03 	lds	r22, 0x03A5	; 0x8003a5 <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     b96:	06 2e       	mov	r0, r22
     b98:	00 0c       	add	r0, r0
     b9a:	77 0b       	sbc	r23, r23
     b9c:	88 0b       	sbc	r24, r24
     b9e:	99 0b       	sbc	r25, r25
     ba0:	33 d5       	rcall	.+2662   	; 0x1608 <__floatsisf>
     ba2:	20 e0       	ldi	r18, 0x00	; 0
     ba4:	30 e0       	ldi	r19, 0x00	; 0
     ba6:	48 ec       	ldi	r20, 0xC8	; 200
     ba8:	52 e4       	ldi	r21, 0x42	; 66
     baa:	c9 d3       	rcall	.+1938   	; 0x133e <__addsf3>
     bac:	20 e0       	ldi	r18, 0x00	; 0
     bae:	30 e0       	ldi	r19, 0x00	; 0
     bb0:	48 e4       	ldi	r20, 0x48	; 72
     bb2:	53 e4       	ldi	r21, 0x43	; 67
     bb4:	8e d4       	rcall	.+2332   	; 0x14d2 <__divsf3>
     bb6:	29 e9       	ldi	r18, 0x99	; 153
     bb8:	39 e9       	ldi	r19, 0x99	; 153
     bba:	49 e9       	ldi	r20, 0x99	; 153
     bbc:	5f e3       	ldi	r21, 0x3F	; 63
     bbe:	04 d6       	rcall	.+3080   	; 0x17c8 <__mulsf3>
     bc0:	26 e6       	ldi	r18, 0x66	; 102
     bc2:	36 e6       	ldi	r19, 0x66	; 102
     bc4:	46 e6       	ldi	r20, 0x66	; 102
     bc6:	5f e3       	ldi	r21, 0x3F	; 63
     bc8:	ba d3       	rcall	.+1908   	; 0x133e <__addsf3>
     bca:	9b 01       	movw	r18, r22
     bcc:	ac 01       	movw	r20, r24
     bce:	60 e0       	ldi	r22, 0x00	; 0
     bd0:	70 e0       	ldi	r23, 0x00	; 0
     bd2:	80 e4       	ldi	r24, 0x40	; 64
     bd4:	90 e4       	ldi	r25, 0x40	; 64
     bd6:	b2 d3       	rcall	.+1892   	; 0x133c <__subsf3>
     bd8:	27 c2       	rjmp	.+1102   	; 0x1028 <pwm_setPulseWidth>
     bda:	08 95       	ret

00000bdc <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     bdc:	e2 e0       	ldi	r30, 0x02	; 2
     bde:	f1 e0       	ldi	r31, 0x01	; 1
     be0:	80 81       	ld	r24, Z
     be2:	80 61       	ori	r24, 0x10	; 16
     be4:	80 83       	st	Z, r24
     be6:	08 95       	ret

00000be8 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     be8:	88 23       	and	r24, r24
     bea:	31 f0       	breq	.+12     	; 0xbf8 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     bec:	e2 e0       	ldi	r30, 0x02	; 2
     bee:	f1 e0       	ldi	r31, 0x01	; 1
     bf0:	80 81       	ld	r24, Z
     bf2:	82 60       	ori	r24, 0x02	; 2
     bf4:	80 83       	st	Z, r24
     bf6:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     bf8:	e2 e0       	ldi	r30, 0x02	; 2
     bfa:	f1 e0       	ldi	r31, 0x01	; 1
     bfc:	80 81       	ld	r24, Z
     bfe:	8d 7f       	andi	r24, 0xFD	; 253
     c00:	80 83       	st	Z, r24
     c02:	08 95       	ret

00000c04 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     c04:	cf 93       	push	r28
     c06:	df 93       	push	r29
     c08:	00 d0       	rcall	.+0      	; 0xc0a <motor_setSpeed+0x6>
     c0a:	cd b7       	in	r28, 0x3d	; 61
     c0c:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     c0e:	90 e5       	ldi	r25, 0x50	; 80
     c10:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     c12:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     c14:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     c16:	63 e0       	ldi	r22, 0x03	; 3
     c18:	ce 01       	movw	r24, r28
     c1a:	01 96       	adiw	r24, 0x01	; 1
     c1c:	bc d2       	rcall	.+1400   	; 0x1196 <TWI_Start_Transceiver_With_Data>
}
     c1e:	0f 90       	pop	r0
     c20:	0f 90       	pop	r0
     c22:	0f 90       	pop	r0
     c24:	df 91       	pop	r29
     c26:	cf 91       	pop	r28
     c28:	08 95       	ret

00000c2a <motor_control>:

void motor_control() {
     c2a:	4f 92       	push	r4
     c2c:	5f 92       	push	r5
     c2e:	6f 92       	push	r6
     c30:	7f 92       	push	r7
     c32:	8f 92       	push	r8
     c34:	9f 92       	push	r9
     c36:	af 92       	push	r10
     c38:	bf 92       	push	r11
     c3a:	cf 92       	push	r12
     c3c:	df 92       	push	r13
     c3e:	ef 92       	push	r14
     c40:	ff 92       	push	r15
     c42:	cf 93       	push	r28
     c44:	df 93       	push	r29
     c46:	00 d0       	rcall	.+0      	; 0xc48 <motor_control+0x1e>
     c48:	1f 92       	push	r1
     c4a:	cd b7       	in	r28, 0x3d	; 61
     c4c:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     c4e:	80 91 b9 03 	lds	r24, 0x03B9	; 0x8003b9 <slider_pos+0x4>
     c52:	90 91 ba 03 	lds	r25, 0x03BA	; 0x8003ba <slider_pos+0x5>
     c56:	a0 91 bb 03 	lds	r26, 0x03BB	; 0x8003bb <slider_pos+0x6>
     c5a:	b0 91 bc 03 	lds	r27, 0x03BC	; 0x8003bc <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.8;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
     c5e:	20 91 ab 03 	lds	r18, 0x03AB	; 0x8003ab <converted_encoderValue>
     c62:	30 91 ac 03 	lds	r19, 0x03AC	; 0x8003ac <converted_encoderValue+0x1>
	summed_error += error*TIMER3_SECONDS;
     c66:	bc 01       	movw	r22, r24
     c68:	62 1b       	sub	r22, r18
     c6a:	73 0b       	sbc	r23, r19
     c6c:	07 2e       	mov	r0, r23
     c6e:	00 0c       	add	r0, r0
     c70:	88 0b       	sbc	r24, r24
     c72:	99 0b       	sbc	r25, r25
     c74:	c9 d4       	rcall	.+2450   	; 0x1608 <__floatsisf>
     c76:	6b 01       	movw	r12, r22
     c78:	7c 01       	movw	r14, r24
     c7a:	2d ec       	ldi	r18, 0xCD	; 205
     c7c:	3c ec       	ldi	r19, 0xCC	; 204
     c7e:	4c e4       	ldi	r20, 0x4C	; 76
     c80:	5d e3       	ldi	r21, 0x3D	; 61
     c82:	a2 d5       	rcall	.+2884   	; 0x17c8 <__mulsf3>
     c84:	20 91 c8 03 	lds	r18, 0x03C8	; 0x8003c8 <summed_error>
     c88:	30 91 c9 03 	lds	r19, 0x03C9	; 0x8003c9 <summed_error+0x1>
     c8c:	40 91 ca 03 	lds	r20, 0x03CA	; 0x8003ca <summed_error+0x2>
     c90:	50 91 cb 03 	lds	r21, 0x03CB	; 0x8003cb <summed_error+0x3>
     c94:	54 d3       	rcall	.+1704   	; 0x133e <__addsf3>
     c96:	4b 01       	movw	r8, r22
     c98:	5c 01       	movw	r10, r24
     c9a:	60 93 c8 03 	sts	0x03C8, r22	; 0x8003c8 <summed_error>
     c9e:	70 93 c9 03 	sts	0x03C9, r23	; 0x8003c9 <summed_error+0x1>
     ca2:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <summed_error+0x2>
     ca6:	90 93 cb 03 	sts	0x03CB, r25	; 0x8003cb <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     caa:	20 91 cc 03 	lds	r18, 0x03CC	; 0x8003cc <prev_error>
     cae:	30 91 cd 03 	lds	r19, 0x03CD	; 0x8003cd <prev_error+0x1>
     cb2:	40 91 ce 03 	lds	r20, 0x03CE	; 0x8003ce <prev_error+0x2>
     cb6:	50 91 cf 03 	lds	r21, 0x03CF	; 0x8003cf <prev_error+0x3>
     cba:	c7 01       	movw	r24, r14
     cbc:	b6 01       	movw	r22, r12
     cbe:	3e d3       	rcall	.+1660   	; 0x133c <__subsf3>
     cc0:	2d ec       	ldi	r18, 0xCD	; 205
     cc2:	3c ec       	ldi	r19, 0xCC	; 204
     cc4:	4c e4       	ldi	r20, 0x4C	; 76
     cc6:	5d e3       	ldi	r21, 0x3D	; 61
     cc8:	04 d4       	rcall	.+2056   	; 0x14d2 <__divsf3>
     cca:	69 83       	std	Y+1, r22	; 0x01
     ccc:	7a 83       	std	Y+2, r23	; 0x02
     cce:	8b 83       	std	Y+3, r24	; 0x03
     cd0:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     cd2:	c0 92 cc 03 	sts	0x03CC, r12	; 0x8003cc <prev_error>
     cd6:	d0 92 cd 03 	sts	0x03CD, r13	; 0x8003cd <prev_error+0x1>
     cda:	e0 92 ce 03 	sts	0x03CE, r14	; 0x8003ce <prev_error+0x2>
     cde:	f0 92 cf 03 	sts	0x03CF, r15	; 0x8003cf <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     ce2:	20 e0       	ldi	r18, 0x00	; 0
     ce4:	30 e0       	ldi	r19, 0x00	; 0
     ce6:	40 e0       	ldi	r20, 0x00	; 0
     ce8:	5f e3       	ldi	r21, 0x3F	; 63
     cea:	c7 01       	movw	r24, r14
     cec:	b6 01       	movw	r22, r12
     cee:	6c d5       	rcall	.+2776   	; 0x17c8 <__mulsf3>
     cf0:	2b 01       	movw	r4, r22
     cf2:	3c 01       	movw	r6, r24
     cf4:	2d ec       	ldi	r18, 0xCD	; 205
     cf6:	3c ec       	ldi	r19, 0xCC	; 204
     cf8:	4c e4       	ldi	r20, 0x4C	; 76
     cfa:	5f e3       	ldi	r21, 0x3F	; 63
     cfc:	c5 01       	movw	r24, r10
     cfe:	b4 01       	movw	r22, r8
     d00:	63 d5       	rcall	.+2758   	; 0x17c8 <__mulsf3>
     d02:	9b 01       	movw	r18, r22
     d04:	ac 01       	movw	r20, r24
     d06:	c3 01       	movw	r24, r6
     d08:	b2 01       	movw	r22, r4
     d0a:	19 d3       	rcall	.+1586   	; 0x133e <__addsf3>
     d0c:	4b 01       	movw	r8, r22
     d0e:	5c 01       	movw	r10, r24
     d10:	2f e8       	ldi	r18, 0x8F	; 143
     d12:	32 ec       	ldi	r19, 0xC2	; 194
     d14:	45 e7       	ldi	r20, 0x75	; 117
     d16:	5d e3       	ldi	r21, 0x3D	; 61
     d18:	69 81       	ldd	r22, Y+1	; 0x01
     d1a:	7a 81       	ldd	r23, Y+2	; 0x02
     d1c:	8b 81       	ldd	r24, Y+3	; 0x03
     d1e:	9c 81       	ldd	r25, Y+4	; 0x04
     d20:	53 d5       	rcall	.+2726   	; 0x17c8 <__mulsf3>
     d22:	9b 01       	movw	r18, r22
     d24:	ac 01       	movw	r20, r24
     d26:	c5 01       	movw	r24, r10
     d28:	b4 01       	movw	r22, r8
     d2a:	09 d3       	rcall	.+1554   	; 0x133e <__addsf3>
     d2c:	3a d4       	rcall	.+2164   	; 0x15a2 <__fixsfsi>
     d2e:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     d30:	5c 01       	movw	r10, r24
     d32:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     d34:	17 06       	cpc	r1, r23
     d36:	64 f4       	brge	.+24     	; 0xd50 <motor_control+0x126>
		u = (u*255)/100;
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	56 df       	rcall	.-340    	; 0xbe8 <motor_setDirection>
     d3c:	2f ef       	ldi	r18, 0xFF	; 255
     d3e:	28 9d       	mul	r18, r8
     d40:	c0 01       	movw	r24, r0
     d42:	29 9d       	mul	r18, r9
     d44:	90 0d       	add	r25, r0
     d46:	11 24       	eor	r1, r1
     d48:	64 e6       	ldi	r22, 0x64	; 100
     d4a:	70 e0       	ldi	r23, 0x00	; 0
		
		} else {
		motor_setDirection(0);
     d4c:	a3 d5       	rcall	.+2886   	; 0x1894 <__divmodhi4>
     d4e:	0c c0       	rjmp	.+24     	; 0xd68 <motor_control+0x13e>
     d50:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     d52:	4a df       	rcall	.-364    	; 0xbe8 <motor_setDirection>
     d54:	21 e0       	ldi	r18, 0x01	; 1
     d56:	28 9d       	mul	r18, r8
     d58:	c0 01       	movw	r24, r0
     d5a:	29 9d       	mul	r18, r9
     d5c:	90 0d       	add	r25, r0
     d5e:	98 19       	sub	r25, r8
     d60:	11 24       	eor	r1, r1
     d62:	64 e6       	ldi	r22, 0x64	; 100
     d64:	70 e0       	ldi	r23, 0x00	; 0
     d66:	96 d5       	rcall	.+2860   	; 0x1894 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     d68:	cb 01       	movw	r24, r22

	if (u>255) {
     d6a:	49 96       	adiw	r24, 0x19	; 25
     d6c:	8f 3f       	cpi	r24, 0xFF	; 255
     d6e:	91 05       	cpc	r25, r1
     d70:	b1 f0       	breq	.+44     	; 0xd9e <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     d72:	ac f0       	brlt	.+42     	; 0xd9e <motor_control+0x174>
     d74:	a7 01       	movw	r20, r14
     d76:	96 01       	movw	r18, r12
     d78:	60 91 c8 03 	lds	r22, 0x03C8	; 0x8003c8 <summed_error>
     d7c:	70 91 c9 03 	lds	r23, 0x03C9	; 0x8003c9 <summed_error+0x1>
     d80:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <summed_error+0x2>
     d84:	90 91 cb 03 	lds	r25, 0x03CB	; 0x8003cb <summed_error+0x3>
     d88:	d9 d2       	rcall	.+1458   	; 0x133c <__subsf3>
     d8a:	60 93 c8 03 	sts	0x03C8, r22	; 0x8003c8 <summed_error>
     d8e:	70 93 c9 03 	sts	0x03C9, r23	; 0x8003c9 <summed_error+0x1>
     d92:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <summed_error+0x2>
     d96:	90 93 cb 03 	sts	0x03CB, r25	; 0x8003cb <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     d9a:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     d9c:	90 e0       	ldi	r25, 0x00	; 0
     d9e:	32 df       	rcall	.-412    	; 0xc04 <motor_setSpeed>
	
	

}
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	0f 90       	pop	r0
     da8:	df 91       	pop	r29
     daa:	cf 91       	pop	r28
     dac:	ff 90       	pop	r15
     dae:	ef 90       	pop	r14
     db0:	df 90       	pop	r13
     db2:	cf 90       	pop	r12
     db4:	bf 90       	pop	r11
     db6:	af 90       	pop	r10
     db8:	9f 90       	pop	r9
     dba:	8f 90       	pop	r8
     dbc:	7f 90       	pop	r7
     dbe:	6f 90       	pop	r6
     dc0:	5f 90       	pop	r5
     dc2:	4f 90       	pop	r4
     dc4:	08 95       	ret

00000dc6 <motor_moveUntilEdge>:

void motor_moveUntilEdge(uint8_t dir) {
     dc6:	8f 92       	push	r8
     dc8:	9f 92       	push	r9
     dca:	af 92       	push	r10
     dcc:	bf 92       	push	r11
     dce:	cf 92       	push	r12
     dd0:	df 92       	push	r13
     dd2:	ef 92       	push	r14
     dd4:	ff 92       	push	r15
     dd6:	cf 93       	push	r28
     dd8:	df 93       	push	r29
	motor_setDirection(dir);
     dda:	06 df       	rcall	.-500    	; 0xbe8 <motor_setDirection>
	printf("In start of calibration");
     ddc:	8f e1       	ldi	r24, 0x1F	; 31
     dde:	93 e0       	ldi	r25, 0x03	; 3
     de0:	9f 93       	push	r25
     de2:	8f 93       	push	r24
     de4:	1d d6       	rcall	.+3130   	; 0x1a20 <printf>
     de6:	2f ef       	ldi	r18, 0xFF	; 255
     de8:	39 e6       	ldi	r19, 0x69	; 105
     dea:	48 e1       	ldi	r20, 0x18	; 24
     dec:	21 50       	subi	r18, 0x01	; 1
     dee:	30 40       	sbci	r19, 0x00	; 0
     df0:	40 40       	sbci	r20, 0x00	; 0
     df2:	e1 f7       	brne	.-8      	; 0xdec <motor_moveUntilEdge+0x26>
     df4:	00 c0       	rjmp	.+0      	; 0xdf6 <motor_moveUntilEdge+0x30>
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
     df6:	00 00       	nop
     df8:	8b e4       	ldi	r24, 0x4B	; 75
	motor_enable();
     dfa:	04 df       	rcall	.-504    	; 0xc04 <motor_setSpeed>
     dfc:	ef de       	rcall	.-546    	; 0xbdc <motor_enable>

	printf("After");
     dfe:	87 e3       	ldi	r24, 0x37	; 55
     e00:	93 e0       	ldi	r25, 0x03	; 3
     e02:	9f 93       	push	r25
     e04:	8f 93       	push	r24
     e06:	0c d6       	rcall	.+3096   	; 0x1a20 <printf>
     e08:	8f ef       	ldi	r24, 0xFF	; 255
     e0a:	91 ee       	ldi	r25, 0xE1	; 225
     e0c:	24 e0       	ldi	r18, 0x04	; 4
     e0e:	81 50       	subi	r24, 0x01	; 1
     e10:	90 40       	sbci	r25, 0x00	; 0
     e12:	20 40       	sbci	r18, 0x00	; 0
     e14:	e1 f7       	brne	.-8      	; 0xe0e <motor_moveUntilEdge+0x48>
     e16:	00 c0       	rjmp	.+0      	; 0xe18 <motor_moveUntilEdge+0x52>
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
     e18:	00 00       	nop
     e1a:	8d e3       	ldi	r24, 0x3D	; 61
     e1c:	93 e0       	ldi	r25, 0x03	; 3
     e1e:	9f 93       	push	r25
     e20:	8f 93       	push	r24
     e22:	fe d5       	rcall	.+3068   	; 0x1a20 <printf>
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e24:	0f 90       	pop	r0
     e26:	0f 90       	pop	r0
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	0f 90       	pop	r0
	motor_setSpeed(75);	
	motor_enable();

	printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
     e30:	c1 2c       	mov	r12, r1
     e32:	d1 2c       	mov	r13, r1
	uint8_t speed = 0;
	motor_setSpeed(75);	
	motor_enable();

	printf("After");
	int32_t prev_encoder = 10;
     e34:	76 01       	movw	r14, r12
     e36:	4a e0       	ldi	r20, 0x0A	; 10
     e38:	50 e0       	ldi	r21, 0x00	; 0
     e3a:	60 e0       	ldi	r22, 0x00	; 0
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e3c:	70 e0       	ldi	r23, 0x00	; 0
		prev_encoder = current_encoder;
		encoder_readValues();
     e3e:	16 c0       	rjmp	.+44     	; 0xe6c <motor_moveUntilEdge+0xa6>
     e40:	a2 dd       	rcall	.-1212   	; 0x986 <encoder_readValues>
		current_encoder = encoder_value;
     e42:	80 91 a3 03 	lds	r24, 0x03A3	; 0x8003a3 <encoder_value>
     e46:	90 91 a4 03 	lds	r25, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     e4a:	09 2e       	mov	r0, r25
     e4c:	00 0c       	add	r0, r0
     e4e:	aa 0b       	sbc	r26, r26
     e50:	bb 0b       	sbc	r27, r27
     e52:	3f ef       	ldi	r19, 0xFF	; 255
     e54:	43 ed       	ldi	r20, 0xD3	; 211
     e56:	20 e3       	ldi	r18, 0x30	; 48
     e58:	31 50       	subi	r19, 0x01	; 1
     e5a:	40 40       	sbci	r20, 0x00	; 0
     e5c:	20 40       	sbci	r18, 0x00	; 0
     e5e:	e1 f7       	brne	.-8      	; 0xe58 <motor_moveUntilEdge+0x92>
     e60:	00 c0       	rjmp	.+0      	; 0xe62 <motor_moveUntilEdge+0x9c>
     e62:	00 00       	nop
     e64:	b7 01       	movw	r22, r14
     e66:	a6 01       	movw	r20, r12
     e68:	6c 01       	movw	r12, r24
     e6a:	7d 01       	movw	r14, r26
	printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e6c:	d7 01       	movw	r26, r14
     e6e:	c6 01       	movw	r24, r12
     e70:	84 1b       	sub	r24, r20
     e72:	95 0b       	sbc	r25, r21
     e74:	a6 0b       	sbc	r26, r22
     e76:	b7 0b       	sbc	r27, r23
     e78:	18 16       	cp	r1, r24
     e7a:	19 06       	cpc	r1, r25
     e7c:	1a 06       	cpc	r1, r26
     e7e:	1b 06       	cpc	r1, r27
     e80:	fc f2       	brlt	.-66     	; 0xe40 <motor_moveUntilEdge+0x7a>
     e82:	4c 19       	sub	r20, r12
     e84:	5d 09       	sbc	r21, r13
     e86:	6e 09       	sbc	r22, r14
     e88:	7f 09       	sbc	r23, r15
     e8a:	14 16       	cp	r1, r20
     e8c:	15 06       	cpc	r1, r21
     e8e:	16 06       	cpc	r1, r22
		encoder_readValues();
		current_encoder = encoder_value;
		_delay_ms(1000);
	}
	
	printf("finish loop");
     e90:	17 06       	cpc	r1, r23
     e92:	b4 f2       	brlt	.-84     	; 0xe40 <motor_moveUntilEdge+0x7a>
     e94:	89 e4       	ldi	r24, 0x49	; 73
     e96:	93 e0       	ldi	r25, 0x03	; 3
     e98:	9f 93       	push	r25

	encoder_init();
     e9a:	8f 93       	push	r24
     e9c:	c1 d5       	rcall	.+2946   	; 0x1a20 <printf>
	
	motor_setDirection(1);
     e9e:	09 dd       	rcall	.-1518   	; 0x8b2 <encoder_init>
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	a2 de       	rcall	.-700    	; 0xbe8 <motor_setDirection>
	prev_encoder = current_encoder+1;
     ea4:	d7 01       	movw	r26, r14
     ea6:	c6 01       	movw	r24, r12
     ea8:	01 96       	adiw	r24, 0x01	; 1
     eaa:	a1 1d       	adc	r26, r1
     eac:	b1 1d       	adc	r27, r1
     eae:	3f ef       	ldi	r19, 0xFF	; 255
     eb0:	43 ed       	ldi	r20, 0xD3	; 211
     eb2:	20 e3       	ldi	r18, 0x30	; 48
     eb4:	31 50       	subi	r19, 0x01	; 1
     eb6:	40 40       	sbci	r20, 0x00	; 0
     eb8:	20 40       	sbci	r18, 0x00	; 0
     eba:	e1 f7       	brne	.-8      	; 0xeb4 <motor_moveUntilEdge+0xee>
     ebc:	00 c0       	rjmp	.+0      	; 0xebe <motor_moveUntilEdge+0xf8>
     ebe:	00 00       	nop
     ec0:	0f 90       	pop	r0
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
		current_encoder = encoder_value;
		printf("%i", encoder_value);
     ec2:	0f 90       	pop	r0
     ec4:	c5 e5       	ldi	r28, 0x55	; 85
     ec6:	d3 e0       	ldi	r29, 0x03	; 3
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     ec8:	23 c0       	rjmp	.+70     	; 0xf10 <motor_moveUntilEdge+0x14a>
     eca:	5d dd       	rcall	.-1350   	; 0x986 <encoder_readValues>
		current_encoder = encoder_value;
     ecc:	80 90 a3 03 	lds	r8, 0x03A3	; 0x8003a3 <encoder_value>
     ed0:	90 90 a4 03 	lds	r9, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     ed4:	09 2c       	mov	r0, r9
     ed6:	00 0c       	add	r0, r0
     ed8:	aa 08       	sbc	r10, r10
		printf("%i", encoder_value);
     eda:	bb 08       	sbc	r11, r11
     edc:	80 91 a3 03 	lds	r24, 0x03A3	; 0x8003a3 <encoder_value>
     ee0:	90 91 a4 03 	lds	r25, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     ee4:	9f 93       	push	r25
     ee6:	8f 93       	push	r24
     ee8:	df 93       	push	r29
     eea:	cf 93       	push	r28
     eec:	99 d5       	rcall	.+2866   	; 0x1a20 <printf>
     eee:	8f ef       	ldi	r24, 0xFF	; 255
     ef0:	93 ed       	ldi	r25, 0xD3	; 211
     ef2:	20 e3       	ldi	r18, 0x30	; 48
     ef4:	81 50       	subi	r24, 0x01	; 1
     ef6:	90 40       	sbci	r25, 0x00	; 0
     ef8:	20 40       	sbci	r18, 0x00	; 0
     efa:	e1 f7       	brne	.-8      	; 0xef4 <motor_moveUntilEdge+0x12e>
     efc:	00 c0       	rjmp	.+0      	; 0xefe <motor_moveUntilEdge+0x138>
     efe:	00 00       	nop
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
     f00:	d7 01       	movw	r26, r14
     f02:	c6 01       	movw	r24, r12
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	0f 90       	pop	r0
		encoder_readValues();
		current_encoder = encoder_value;
     f0c:	75 01       	movw	r14, r10
     f0e:	64 01       	movw	r12, r8
	encoder_init();
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     f10:	b7 01       	movw	r22, r14
     f12:	a6 01       	movw	r20, r12
     f14:	48 1b       	sub	r20, r24
     f16:	59 0b       	sbc	r21, r25
     f18:	6a 0b       	sbc	r22, r26
     f1a:	7b 0b       	sbc	r23, r27
     f1c:	14 16       	cp	r1, r20
     f1e:	15 06       	cpc	r1, r21
     f20:	16 06       	cpc	r1, r22
     f22:	17 06       	cpc	r1, r23
     f24:	94 f2       	brlt	.-92     	; 0xeca <motor_moveUntilEdge+0x104>
     f26:	8c 19       	sub	r24, r12
     f28:	9d 09       	sbc	r25, r13
     f2a:	ae 09       	sbc	r26, r14
     f2c:	bf 09       	sbc	r27, r15
     f2e:	18 16       	cp	r1, r24
     f30:	19 06       	cpc	r1, r25
     f32:	1a 06       	cpc	r1, r26
     f34:	1b 06       	cpc	r1, r27
		current_encoder = encoder_value;
		printf("%i", encoder_value);
		_delay_ms(1000);
	}
	
	encoder_readValues();
     f36:	4c f2       	brlt	.-110    	; 0xeca <motor_moveUntilEdge+0x104>
     f38:	26 dd       	rcall	.-1460   	; 0x986 <encoder_readValues>
     f3a:	3f ef       	ldi	r19, 0xFF	; 255
     f3c:	40 e7       	ldi	r20, 0x70	; 112
     f3e:	82 e0       	ldi	r24, 0x02	; 2
     f40:	31 50       	subi	r19, 0x01	; 1
     f42:	40 40       	sbci	r20, 0x00	; 0
     f44:	80 40       	sbci	r24, 0x00	; 0
     f46:	e1 f7       	brne	.-8      	; 0xf40 <motor_moveUntilEdge+0x17a>
     f48:	00 c0       	rjmp	.+0      	; 0xf4a <motor_moveUntilEdge+0x184>
     f4a:	00 00       	nop
	_delay_ms(50);
	encoder_maxValue = encoder_value;
     f4c:	80 91 a3 03 	lds	r24, 0x03A3	; 0x8003a3 <encoder_value>
     f50:	90 91 a4 03 	lds	r25, 0x03A4	; 0x8003a4 <encoder_value+0x1>
     f54:	90 93 b0 03 	sts	0x03B0, r25	; 0x8003b0 <encoder_maxValue+0x1>
     f58:	80 93 af 03 	sts	0x03AF, r24	; 0x8003af <encoder_maxValue>
	printf("encoder_max_Value:%i\n\r ", encoder_maxValue);
     f5c:	80 91 af 03 	lds	r24, 0x03AF	; 0x8003af <encoder_maxValue>
     f60:	90 91 b0 03 	lds	r25, 0x03B0	; 0x8003b0 <encoder_maxValue+0x1>
     f64:	9f 93       	push	r25
     f66:	8f 93       	push	r24
     f68:	88 e5       	ldi	r24, 0x58	; 88
     f6a:	93 e0       	ldi	r25, 0x03	; 3
     f6c:	9f 93       	push	r25
     f6e:	8f 93       	push	r24
     f70:	57 d5       	rcall	.+2734   	; 0x1a20 <printf>
	//motor_disable();
	//_delay_ms(50000);

     f72:	0f 90       	pop	r0
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	0f 90       	pop	r0
     f7a:	df 91       	pop	r29
     f7c:	cf 91       	pop	r28
     f7e:	ff 90       	pop	r15
     f80:	ef 90       	pop	r14
     f82:	df 90       	pop	r13
     f84:	cf 90       	pop	r12
     f86:	bf 90       	pop	r11
     f88:	af 90       	pop	r10
     f8a:	9f 90       	pop	r9
     f8c:	8f 90       	pop	r8
     f8e:	08 95       	ret

00000f90 <motor_init>:



void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     f90:	e1 e0       	ldi	r30, 0x01	; 1
     f92:	f1 e0       	ldi	r31, 0x01	; 1
     f94:	80 81       	ld	r24, Z
     f96:	82 60       	ori	r24, 0x02	; 2
     f98:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     f9a:	80 81       	ld	r24, Z
     f9c:	80 61       	ori	r24, 0x10	; 16
     f9e:	80 83       	st	Z, r24
	
	//motor_setSpeed(0);
	summed_error = 0;
     fa0:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <summed_error>
     fa4:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <summed_error+0x1>
     fa8:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <summed_error+0x2>
     fac:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <summed_error+0x3>
	prev_error = 0;
     fb0:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <prev_error>
     fb4:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <prev_error+0x1>
     fb8:	10 92 ce 03 	sts	0x03CE, r1	; 0x8003ce <prev_error+0x2>
     fbc:	10 92 cf 03 	sts	0x03CF, r1	; 0x8003cf <prev_error+0x3>
     fc0:	2f ef       	ldi	r18, 0xFF	; 255
     fc2:	89 e6       	ldi	r24, 0x69	; 105
     fc4:	98 e1       	ldi	r25, 0x18	; 24
     fc6:	21 50       	subi	r18, 0x01	; 1
     fc8:	80 40       	sbci	r24, 0x00	; 0
     fca:	90 40       	sbci	r25, 0x00	; 0
     fcc:	e1 f7       	brne	.-8      	; 0xfc6 <motor_init+0x36>
     fce:	00 c0       	rjmp	.+0      	; 0xfd0 <motor_init+0x40>
     fd0:	00 00       	nop
	_delay_ms(500);
	printf("Start moving");
     fd2:	80 e7       	ldi	r24, 0x70	; 112
     fd4:	93 e0       	ldi	r25, 0x03	; 3
     fd6:	9f 93       	push	r25
     fd8:	8f 93       	push	r24
     fda:	22 d5       	rcall	.+2628   	; 0x1a20 <printf>
	motor_moveUntilEdge(0);
     fdc:	80 e0       	ldi	r24, 0x00	; 0
     fde:	f3 de       	rcall	.-538    	; 0xdc6 <motor_moveUntilEdge>
	
}
     fe0:	0f 90       	pop	r0
     fe2:	0f 90       	pop	r0
     fe4:	08 95       	ret

00000fe6 <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     fe6:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     fe8:	e1 e8       	ldi	r30, 0x81	; 129
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	88 7f       	andi	r24, 0xF8	; 248
     ff0:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     ff2:	80 81       	ld	r24, Z
     ff4:	82 60       	ori	r24, 0x02	; 2
     ff6:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     ff8:	a0 e8       	ldi	r26, 0x80	; 128
     ffa:	b0 e0       	ldi	r27, 0x00	; 0
     ffc:	8c 91       	ld	r24, X
     ffe:	82 60       	ori	r24, 0x02	; 2
    1000:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
    1002:	80 81       	ld	r24, Z
    1004:	88 61       	ori	r24, 0x18	; 24
    1006:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
    1008:	8c 91       	ld	r24, X
    100a:	80 68       	ori	r24, 0x80	; 128
    100c:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
    100e:	80 e4       	ldi	r24, 0x40	; 64
    1010:	9c e9       	ldi	r25, 0x9C	; 156
    1012:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
    1016:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
    101a:	88 eb       	ldi	r24, 0xB8	; 184
    101c:	9b e0       	ldi	r25, 0x0B	; 11
    101e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
    1022:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
    1026:	08 95       	ret

00001028 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
    1028:	cf 92       	push	r12
    102a:	df 92       	push	r13
    102c:	ef 92       	push	r14
    102e:	ff 92       	push	r15
    1030:	6b 01       	movw	r12, r22
    1032:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
    1034:	26 e6       	ldi	r18, 0x66	; 102
    1036:	36 e6       	ldi	r19, 0x66	; 102
    1038:	46 e6       	ldi	r20, 0x66	; 102
    103a:	5f e3       	ldi	r21, 0x3F	; 63
    103c:	ba d3       	rcall	.+1908   	; 0x17b2 <__gesf2>
    103e:	88 23       	and	r24, r24
    1040:	d4 f0       	brlt	.+52     	; 0x1076 <pwm_setPulseWidth+0x4e>
    1042:	26 e6       	ldi	r18, 0x66	; 102
    1044:	36 e6       	ldi	r19, 0x66	; 102
    1046:	46 e0       	ldi	r20, 0x06	; 6
    1048:	50 e4       	ldi	r21, 0x40	; 64
    104a:	c7 01       	movw	r24, r14
    104c:	b6 01       	movw	r22, r12
    104e:	3d d2       	rcall	.+1146   	; 0x14ca <__cmpsf2>
    1050:	18 16       	cp	r1, r24
    1052:	8c f0       	brlt	.+34     	; 0x1076 <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
    1054:	20 e0       	ldi	r18, 0x00	; 0
    1056:	30 e0       	ldi	r19, 0x00	; 0
    1058:	40 ea       	ldi	r20, 0xA0	; 160
    105a:	51 e4       	ldi	r21, 0x41	; 65
    105c:	c7 01       	movw	r24, r14
    105e:	b6 01       	movw	r22, r12
    1060:	38 d2       	rcall	.+1136   	; 0x14d2 <__divsf3>
    1062:	20 e0       	ldi	r18, 0x00	; 0
    1064:	30 e4       	ldi	r19, 0x40	; 64
    1066:	4c e1       	ldi	r20, 0x1C	; 28
    1068:	57 e4       	ldi	r21, 0x47	; 71
    106a:	ae d3       	rcall	.+1884   	; 0x17c8 <__mulsf3>
    106c:	9f d2       	rcall	.+1342   	; 0x15ac <__fixunssfsi>
    106e:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
    1072:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
    1076:	ff 90       	pop	r15
    1078:	ef 90       	pop	r14
    107a:	df 90       	pop	r13
    107c:	cf 90       	pop	r12
    107e:	08 95       	ret

00001080 <setupInit>:
#include "TWI_Master.h"
#include "solenoid.h"
#define F_CPU 16000000
#include <util/delay.h>
void setupInit(void){
	cli();
    1080:	f8 94       	cli
	USART_init(MYUBRR);
    1082:	87 e6       	ldi	r24, 0x67	; 103
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	3f d1       	rcall	.+638    	; 0x1306 <USART_init>
	//printf("finished uart setup2)");
	CAN_controller_init();
    1088:	96 db       	rcall	.-2260   	; 0x7b6 <CAN_controller_init>
	//printf("finished can setup");
	pwm_init();
    108a:	ad df       	rcall	.-166    	; 0xfe6 <pwm_init>
	//printf("finished pwm");
	ADC_init();
    108c:	d7 db       	rcall	.-2130   	; 0x83c <ADC_init>
	//printf("Finished setup");
	timer_init();
    108e:	63 d0       	rcall	.+198    	; 0x1156 <timer_init>
	sleep_init();
    1090:	06 d0       	rcall	.+12     	; 0x109e <sleep_init>
    1092:	77 d0       	rcall	.+238    	; 0x1182 <TWI_Master_Initialise>
	TWI_Master_Initialise();
    1094:	0e dc       	rcall	.-2020   	; 0x8b2 <encoder_init>
    1096:	7c df       	rcall	.-264    	; 0xf90 <motor_init>
	encoder_init();
    1098:	19 d0       	rcall	.+50     	; 0x10cc <solenoid_init>
    109a:	78 94       	sei
	motor_init();
    109c:	08 95       	ret

0000109e <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
    109e:	83 b7       	in	r24, 0x33	; 51
    10a0:	81 7f       	andi	r24, 0xF1	; 241
    10a2:	83 bf       	out	0x33, r24	; 51
    10a4:	08 95       	ret

000010a6 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
    10a6:	80 b7       	in	r24, 0x30	; 48
    10a8:	88 68       	ori	r24, 0x88	; 136
    10aa:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
    10ac:	ea e7       	ldi	r30, 0x7A	; 122
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	80 81       	ld	r24, Z
    10b2:	8f 77       	andi	r24, 0x7F	; 127
    10b4:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
    10b6:	83 b7       	in	r24, 0x33	; 51
    10b8:	81 60       	ori	r24, 0x01	; 1
    10ba:	83 bf       	out	0x33, r24	; 51
    10bc:	88 95       	sleep
    10be:	83 b7       	in	r24, 0x33	; 51
    10c0:	8e 7f       	andi	r24, 0xFE	; 254
    10c2:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
    10c4:	80 81       	ld	r24, Z
    10c6:	80 68       	ori	r24, 0x80	; 128
    10c8:	80 83       	st	Z, r24
    10ca:	08 95       	ret

000010cc <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
    10cc:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
    10ce:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
    10d0:	10 92 b4 03 	sts	0x03B4, r1	; 0x8003b4 <shooting>
    10d4:	08 95       	ret

000010d6 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	80 93 b4 03 	sts	0x03B4, r24	; 0x8003b4 <shooting>
	PORTE &= ~(1 << PE5);
    10dc:	75 98       	cbi	0x0e, 5	; 14
    10de:	2f e7       	ldi	r18, 0x7F	; 127
    10e0:	89 ea       	ldi	r24, 0xA9	; 169
    10e2:	93 e0       	ldi	r25, 0x03	; 3
    10e4:	21 50       	subi	r18, 0x01	; 1
    10e6:	80 40       	sbci	r24, 0x00	; 0
    10e8:	90 40       	sbci	r25, 0x00	; 0
    10ea:	e1 f7       	brne	.-8      	; 0x10e4 <solenoid_setPulse+0xe>
    10ec:	00 c0       	rjmp	.+0      	; 0x10ee <solenoid_setPulse+0x18>
    10ee:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
    10f0:	75 9a       	sbi	0x0e, 5	; 14
    10f2:	08 95       	ret

000010f4 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
    10f4:	84 b1       	in	r24, 0x04	; 4
    10f6:	87 60       	ori	r24, 0x07	; 7
    10f8:	84 b9       	out	0x04, r24	; 4
    10fa:	27 9a       	sbi	0x04, 7	; 4
    10fc:	8c b5       	in	r24, 0x2c	; 44
    10fe:	81 65       	ori	r24, 0x51	; 81
    1100:	8c bd       	out	0x2c, r24	; 44
    1102:	2f 9a       	sbi	0x05, 7	; 5
    1104:	08 95       	ret

00001106 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
    1106:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
    1108:	0d b4       	in	r0, 0x2d	; 45
    110a:	07 fe       	sbrs	r0, 7
    110c:	fd cf       	rjmp	.-6      	; 0x1108 <SPI_masterWrite+0x2>

}
    110e:	08 95       	ret

00001110 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
    1110:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
    1112:	0d b4       	in	r0, 0x2d	; 45
    1114:	07 fe       	sbrs	r0, 7
    1116:	fd cf       	rjmp	.-6      	; 0x1112 <SPI_masterRead+0x2>
	return SPDR;
    1118:	8e b5       	in	r24, 0x2e	; 46
}
    111a:	08 95       	ret

0000111c <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
    111c:	66 23       	and	r22, r22
    111e:	69 f0       	breq	.+26     	; 0x113a <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
    1120:	45 b1       	in	r20, 0x05	; 5
    1122:	21 e0       	ldi	r18, 0x01	; 1
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	b9 01       	movw	r22, r18
    1128:	02 c0       	rjmp	.+4      	; 0x112e <SPI_setChipSelect+0x12>
    112a:	66 0f       	add	r22, r22
    112c:	77 1f       	adc	r23, r23
    112e:	8a 95       	dec	r24
    1130:	e2 f7       	brpl	.-8      	; 0x112a <SPI_setChipSelect+0xe>
    1132:	cb 01       	movw	r24, r22
    1134:	84 2b       	or	r24, r20
    1136:	85 b9       	out	0x05, r24	; 5
    1138:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
    113a:	45 b1       	in	r20, 0x05	; 5
    113c:	21 e0       	ldi	r18, 0x01	; 1
    113e:	30 e0       	ldi	r19, 0x00	; 0
    1140:	b9 01       	movw	r22, r18
    1142:	02 c0       	rjmp	.+4      	; 0x1148 <SPI_setChipSelect+0x2c>
    1144:	66 0f       	add	r22, r22
    1146:	77 1f       	adc	r23, r23
    1148:	8a 95       	dec	r24
    114a:	e2 f7       	brpl	.-8      	; 0x1144 <SPI_setChipSelect+0x28>
    114c:	cb 01       	movw	r24, r22
    114e:	80 95       	com	r24
    1150:	84 23       	and	r24, r20
    1152:	85 b9       	out	0x05, r24	; 5
    1154:	08 95       	ret

00001156 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
    1156:	e1 e7       	ldi	r30, 0x71	; 113
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	84 60       	ori	r24, 0x04	; 4
    115e:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
    1160:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
    1164:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
    1168:	80 e3       	ldi	r24, 0x30	; 48
    116a:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
    116e:	85 e0       	ldi	r24, 0x05	; 5
    1170:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
    1174:	8d e0       	ldi	r24, 0x0D	; 13
    1176:	93 e0       	ldi	r25, 0x03	; 3
    1178:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
    117c:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
    1180:	08 95       	ret

00001182 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    1182:	8c e0       	ldi	r24, 0x0C	; 12
    1184:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
    1188:	8f ef       	ldi	r24, 0xFF	; 255
    118a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    118e:	84 e0       	ldi	r24, 0x04	; 4
    1190:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1194:	08 95       	ret

00001196 <TWI_Start_Transceiver_With_Data>:
    1196:	dc 01       	movw	r26, r24
    1198:	ec eb       	ldi	r30, 0xBC	; 188
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	90 81       	ld	r25, Z
    119e:	90 fd       	sbrc	r25, 0
    11a0:	fd cf       	rjmp	.-6      	; 0x119c <TWI_Start_Transceiver_With_Data+0x6>
    11a2:	60 93 9b 03 	sts	0x039B, r22	; 0x80039b <TWI_msgSize>
    11a6:	8c 91       	ld	r24, X
    11a8:	80 93 9c 03 	sts	0x039C, r24	; 0x80039c <TWI_buf>
    11ac:	80 fd       	sbrc	r24, 0
    11ae:	0c c0       	rjmp	.+24     	; 0x11c8 <TWI_Start_Transceiver_With_Data+0x32>
    11b0:	62 30       	cpi	r22, 0x02	; 2
    11b2:	50 f0       	brcs	.+20     	; 0x11c8 <TWI_Start_Transceiver_With_Data+0x32>
    11b4:	fd 01       	movw	r30, r26
    11b6:	31 96       	adiw	r30, 0x01	; 1
    11b8:	ad e9       	ldi	r26, 0x9D	; 157
    11ba:	b3 e0       	ldi	r27, 0x03	; 3
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	91 91       	ld	r25, Z+
    11c0:	9d 93       	st	X+, r25
    11c2:	8f 5f       	subi	r24, 0xFF	; 255
    11c4:	68 13       	cpse	r22, r24
    11c6:	fb cf       	rjmp	.-10     	; 0x11be <TWI_Start_Transceiver_With_Data+0x28>
    11c8:	10 92 9a 03 	sts	0x039A, r1	; 0x80039a <TWI_statusReg>
    11cc:	88 ef       	ldi	r24, 0xF8	; 248
    11ce:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
    11d2:	85 ea       	ldi	r24, 0xA5	; 165
    11d4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    11d8:	08 95       	ret

000011da <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    11da:	1f 92       	push	r1
    11dc:	0f 92       	push	r0
    11de:	0f b6       	in	r0, 0x3f	; 63
    11e0:	0f 92       	push	r0
    11e2:	11 24       	eor	r1, r1
    11e4:	0b b6       	in	r0, 0x3b	; 59
    11e6:	0f 92       	push	r0
    11e8:	2f 93       	push	r18
    11ea:	3f 93       	push	r19
    11ec:	8f 93       	push	r24
    11ee:	9f 93       	push	r25
    11f0:	af 93       	push	r26
    11f2:	bf 93       	push	r27
    11f4:	ef 93       	push	r30
    11f6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    11f8:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    11fc:	8e 2f       	mov	r24, r30
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	fc 01       	movw	r30, r24
    1202:	38 97       	sbiw	r30, 0x08	; 8
    1204:	e1 35       	cpi	r30, 0x51	; 81
    1206:	f1 05       	cpc	r31, r1
    1208:	08 f0       	brcs	.+2      	; 0x120c <__vector_39+0x32>
    120a:	57 c0       	rjmp	.+174    	; 0x12ba <__vector_39+0xe0>
    120c:	88 27       	eor	r24, r24
    120e:	ee 58       	subi	r30, 0x8E	; 142
    1210:	ff 4f       	sbci	r31, 0xFF	; 255
    1212:	8f 4f       	sbci	r24, 0xFF	; 255
    1214:	6e c3       	rjmp	.+1756   	; 0x18f2 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1216:	10 92 99 03 	sts	0x0399, r1	; 0x800399 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    121a:	e0 91 99 03 	lds	r30, 0x0399	; 0x800399 <TWI_bufPtr.1672>
    121e:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <TWI_msgSize>
    1222:	e8 17       	cp	r30, r24
    1224:	70 f4       	brcc	.+28     	; 0x1242 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	8e 0f       	add	r24, r30
    122a:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <TWI_bufPtr.1672>
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	e4 56       	subi	r30, 0x64	; 100
    1232:	fc 4f       	sbci	r31, 0xFC	; 252
    1234:	80 81       	ld	r24, Z
    1236:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    123a:	85 e8       	ldi	r24, 0x85	; 133
    123c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1240:	43 c0       	rjmp	.+134    	; 0x12c8 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1242:	80 91 9a 03 	lds	r24, 0x039A	; 0x80039a <TWI_statusReg>
    1246:	81 60       	ori	r24, 0x01	; 1
    1248:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    124c:	84 e9       	ldi	r24, 0x94	; 148
    124e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1252:	3a c0       	rjmp	.+116    	; 0x12c8 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1254:	e0 91 99 03 	lds	r30, 0x0399	; 0x800399 <TWI_bufPtr.1672>
    1258:	81 e0       	ldi	r24, 0x01	; 1
    125a:	8e 0f       	add	r24, r30
    125c:	80 93 99 03 	sts	0x0399, r24	; 0x800399 <TWI_bufPtr.1672>
    1260:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	e4 56       	subi	r30, 0x64	; 100
    1268:	fc 4f       	sbci	r31, 0xFC	; 252
    126a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    126c:	20 91 99 03 	lds	r18, 0x0399	; 0x800399 <TWI_bufPtr.1672>
    1270:	30 e0       	ldi	r19, 0x00	; 0
    1272:	80 91 9b 03 	lds	r24, 0x039B	; 0x80039b <TWI_msgSize>
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	01 97       	sbiw	r24, 0x01	; 1
    127a:	28 17       	cp	r18, r24
    127c:	39 07       	cpc	r19, r25
    127e:	24 f4       	brge	.+8      	; 0x1288 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1280:	85 ec       	ldi	r24, 0xC5	; 197
    1282:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    1286:	20 c0       	rjmp	.+64     	; 0x12c8 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1288:	85 e8       	ldi	r24, 0x85	; 133
    128a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
    128e:	1c c0       	rjmp	.+56     	; 0x12c8 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1290:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
    1294:	e0 91 99 03 	lds	r30, 0x0399	; 0x800399 <TWI_bufPtr.1672>
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	e4 56       	subi	r30, 0x64	; 100
    129c:	fc 4f       	sbci	r31, 0xFC	; 252
    129e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    12a0:	80 91 9a 03 	lds	r24, 0x039A	; 0x80039a <TWI_statusReg>
    12a4:	81 60       	ori	r24, 0x01	; 1
    12a6:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12aa:	84 e9       	ldi	r24, 0x94	; 148
    12ac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    12b0:	0b c0       	rjmp	.+22     	; 0x12c8 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    12b2:	85 ea       	ldi	r24, 0xA5	; 165
    12b4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    12b8:	07 c0       	rjmp	.+14     	; 0x12c8 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    12ba:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
    12be:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    12c2:	84 e0       	ldi	r24, 0x04	; 4
    12c4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    12c8:	ff 91       	pop	r31
    12ca:	ef 91       	pop	r30
    12cc:	bf 91       	pop	r27
    12ce:	af 91       	pop	r26
    12d0:	9f 91       	pop	r25
    12d2:	8f 91       	pop	r24
    12d4:	3f 91       	pop	r19
    12d6:	2f 91       	pop	r18
    12d8:	0f 90       	pop	r0
    12da:	0b be       	out	0x3b, r0	; 59
    12dc:	0f 90       	pop	r0
    12de:	0f be       	out	0x3f, r0	; 63
    12e0:	0f 90       	pop	r0
    12e2:	1f 90       	pop	r1
    12e4:	18 95       	reti

000012e6 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
    12e6:	e0 ec       	ldi	r30, 0xC0	; 192
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	90 81       	ld	r25, Z
    12ec:	95 ff       	sbrs	r25, 5
    12ee:	fd cf       	rjmp	.-6      	; 0x12ea <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
    12f0:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    12f4:	08 95       	ret

000012f6 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
    12f6:	e0 ec       	ldi	r30, 0xC0	; 192
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	88 23       	and	r24, r24
    12fe:	ec f7       	brge	.-6      	; 0x12fa <USART_receiveChar+0x4>
		;
	
	return UDR0;
    1300:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    1304:	08 95       	ret

00001306 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
    1306:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
    130a:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
    130e:	88 e1       	ldi	r24, 0x18	; 24
    1310:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
    1314:	8e e0       	ldi	r24, 0x0E	; 14
    1316:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
    131a:	6b e7       	ldi	r22, 0x7B	; 123
    131c:	79 e0       	ldi	r23, 0x09	; 9
    131e:	83 e7       	ldi	r24, 0x73	; 115
    1320:	99 e0       	ldi	r25, 0x09	; 9
    1322:	34 d3       	rcall	.+1640   	; 0x198c <fdevopen>
    1324:	90 93 d1 03 	sts	0x03D1, r25	; 0x8003d1 <uart+0x1>
    1328:	80 93 d0 03 	sts	0x03D0, r24	; 0x8003d0 <uart>
	printf("uart setup finished\n\r");
    132c:	8d e7       	ldi	r24, 0x7D	; 125
    132e:	93 e0       	ldi	r25, 0x03	; 3
    1330:	9f 93       	push	r25
    1332:	8f 93       	push	r24
    1334:	75 d3       	rcall	.+1770   	; 0x1a20 <printf>
}
    1336:	0f 90       	pop	r0
    1338:	0f 90       	pop	r0
    133a:	08 95       	ret

0000133c <__subsf3>:
    133c:	50 58       	subi	r21, 0x80	; 128

0000133e <__addsf3>:
    133e:	bb 27       	eor	r27, r27
    1340:	aa 27       	eor	r26, r26
    1342:	0e d0       	rcall	.+28     	; 0x1360 <__addsf3x>
    1344:	fc c1       	rjmp	.+1016   	; 0x173e <__fp_round>
    1346:	ed d1       	rcall	.+986    	; 0x1722 <__fp_pscA>
    1348:	30 f0       	brcs	.+12     	; 0x1356 <__addsf3+0x18>
    134a:	f2 d1       	rcall	.+996    	; 0x1730 <__fp_pscB>
    134c:	20 f0       	brcs	.+8      	; 0x1356 <__addsf3+0x18>
    134e:	31 f4       	brne	.+12     	; 0x135c <__addsf3+0x1e>
    1350:	9f 3f       	cpi	r25, 0xFF	; 255
    1352:	11 f4       	brne	.+4      	; 0x1358 <__addsf3+0x1a>
    1354:	1e f4       	brtc	.+6      	; 0x135c <__addsf3+0x1e>
    1356:	bd c1       	rjmp	.+890    	; 0x16d2 <__fp_nan>
    1358:	0e f4       	brtc	.+2      	; 0x135c <__addsf3+0x1e>
    135a:	e0 95       	com	r30
    135c:	e7 fb       	bst	r30, 7
    135e:	b3 c1       	rjmp	.+870    	; 0x16c6 <__fp_inf>

00001360 <__addsf3x>:
    1360:	e9 2f       	mov	r30, r25
    1362:	fe d1       	rcall	.+1020   	; 0x1760 <__fp_split3>
    1364:	80 f3       	brcs	.-32     	; 0x1346 <__addsf3+0x8>
    1366:	ba 17       	cp	r27, r26
    1368:	62 07       	cpc	r22, r18
    136a:	73 07       	cpc	r23, r19
    136c:	84 07       	cpc	r24, r20
    136e:	95 07       	cpc	r25, r21
    1370:	18 f0       	brcs	.+6      	; 0x1378 <__addsf3x+0x18>
    1372:	71 f4       	brne	.+28     	; 0x1390 <__addsf3x+0x30>
    1374:	9e f5       	brtc	.+102    	; 0x13dc <__addsf3x+0x7c>
    1376:	16 c2       	rjmp	.+1068   	; 0x17a4 <__fp_zero>
    1378:	0e f4       	brtc	.+2      	; 0x137c <__addsf3x+0x1c>
    137a:	e0 95       	com	r30
    137c:	0b 2e       	mov	r0, r27
    137e:	ba 2f       	mov	r27, r26
    1380:	a0 2d       	mov	r26, r0
    1382:	0b 01       	movw	r0, r22
    1384:	b9 01       	movw	r22, r18
    1386:	90 01       	movw	r18, r0
    1388:	0c 01       	movw	r0, r24
    138a:	ca 01       	movw	r24, r20
    138c:	a0 01       	movw	r20, r0
    138e:	11 24       	eor	r1, r1
    1390:	ff 27       	eor	r31, r31
    1392:	59 1b       	sub	r21, r25
    1394:	99 f0       	breq	.+38     	; 0x13bc <__addsf3x+0x5c>
    1396:	59 3f       	cpi	r21, 0xF9	; 249
    1398:	50 f4       	brcc	.+20     	; 0x13ae <__addsf3x+0x4e>
    139a:	50 3e       	cpi	r21, 0xE0	; 224
    139c:	68 f1       	brcs	.+90     	; 0x13f8 <__addsf3x+0x98>
    139e:	1a 16       	cp	r1, r26
    13a0:	f0 40       	sbci	r31, 0x00	; 0
    13a2:	a2 2f       	mov	r26, r18
    13a4:	23 2f       	mov	r18, r19
    13a6:	34 2f       	mov	r19, r20
    13a8:	44 27       	eor	r20, r20
    13aa:	58 5f       	subi	r21, 0xF8	; 248
    13ac:	f3 cf       	rjmp	.-26     	; 0x1394 <__addsf3x+0x34>
    13ae:	46 95       	lsr	r20
    13b0:	37 95       	ror	r19
    13b2:	27 95       	ror	r18
    13b4:	a7 95       	ror	r26
    13b6:	f0 40       	sbci	r31, 0x00	; 0
    13b8:	53 95       	inc	r21
    13ba:	c9 f7       	brne	.-14     	; 0x13ae <__addsf3x+0x4e>
    13bc:	7e f4       	brtc	.+30     	; 0x13dc <__addsf3x+0x7c>
    13be:	1f 16       	cp	r1, r31
    13c0:	ba 0b       	sbc	r27, r26
    13c2:	62 0b       	sbc	r22, r18
    13c4:	73 0b       	sbc	r23, r19
    13c6:	84 0b       	sbc	r24, r20
    13c8:	ba f0       	brmi	.+46     	; 0x13f8 <__addsf3x+0x98>
    13ca:	91 50       	subi	r25, 0x01	; 1
    13cc:	a1 f0       	breq	.+40     	; 0x13f6 <__addsf3x+0x96>
    13ce:	ff 0f       	add	r31, r31
    13d0:	bb 1f       	adc	r27, r27
    13d2:	66 1f       	adc	r22, r22
    13d4:	77 1f       	adc	r23, r23
    13d6:	88 1f       	adc	r24, r24
    13d8:	c2 f7       	brpl	.-16     	; 0x13ca <__addsf3x+0x6a>
    13da:	0e c0       	rjmp	.+28     	; 0x13f8 <__addsf3x+0x98>
    13dc:	ba 0f       	add	r27, r26
    13de:	62 1f       	adc	r22, r18
    13e0:	73 1f       	adc	r23, r19
    13e2:	84 1f       	adc	r24, r20
    13e4:	48 f4       	brcc	.+18     	; 0x13f8 <__addsf3x+0x98>
    13e6:	87 95       	ror	r24
    13e8:	77 95       	ror	r23
    13ea:	67 95       	ror	r22
    13ec:	b7 95       	ror	r27
    13ee:	f7 95       	ror	r31
    13f0:	9e 3f       	cpi	r25, 0xFE	; 254
    13f2:	08 f0       	brcs	.+2      	; 0x13f6 <__addsf3x+0x96>
    13f4:	b3 cf       	rjmp	.-154    	; 0x135c <__addsf3+0x1e>
    13f6:	93 95       	inc	r25
    13f8:	88 0f       	add	r24, r24
    13fa:	08 f0       	brcs	.+2      	; 0x13fe <__addsf3x+0x9e>
    13fc:	99 27       	eor	r25, r25
    13fe:	ee 0f       	add	r30, r30
    1400:	97 95       	ror	r25
    1402:	87 95       	ror	r24
    1404:	08 95       	ret
    1406:	8d d1       	rcall	.+794    	; 0x1722 <__fp_pscA>
    1408:	58 f0       	brcs	.+22     	; 0x1420 <__addsf3x+0xc0>
    140a:	80 e8       	ldi	r24, 0x80	; 128
    140c:	91 e0       	ldi	r25, 0x01	; 1
    140e:	09 f4       	brne	.+2      	; 0x1412 <__addsf3x+0xb2>
    1410:	9e ef       	ldi	r25, 0xFE	; 254
    1412:	8e d1       	rcall	.+796    	; 0x1730 <__fp_pscB>
    1414:	28 f0       	brcs	.+10     	; 0x1420 <__addsf3x+0xc0>
    1416:	40 e8       	ldi	r20, 0x80	; 128
    1418:	51 e0       	ldi	r21, 0x01	; 1
    141a:	59 f4       	brne	.+22     	; 0x1432 <atan2+0xe>
    141c:	5e ef       	ldi	r21, 0xFE	; 254
    141e:	09 c0       	rjmp	.+18     	; 0x1432 <atan2+0xe>
    1420:	58 c1       	rjmp	.+688    	; 0x16d2 <__fp_nan>
    1422:	c0 c1       	rjmp	.+896    	; 0x17a4 <__fp_zero>

00001424 <atan2>:
    1424:	e9 2f       	mov	r30, r25
    1426:	e0 78       	andi	r30, 0x80	; 128
    1428:	9b d1       	rcall	.+822    	; 0x1760 <__fp_split3>
    142a:	68 f3       	brcs	.-38     	; 0x1406 <__addsf3x+0xa6>
    142c:	09 2e       	mov	r0, r25
    142e:	05 2a       	or	r0, r21
    1430:	c1 f3       	breq	.-16     	; 0x1422 <__addsf3x+0xc2>
    1432:	26 17       	cp	r18, r22
    1434:	37 07       	cpc	r19, r23
    1436:	48 07       	cpc	r20, r24
    1438:	59 07       	cpc	r21, r25
    143a:	38 f0       	brcs	.+14     	; 0x144a <atan2+0x26>
    143c:	0e 2e       	mov	r0, r30
    143e:	07 f8       	bld	r0, 7
    1440:	e0 25       	eor	r30, r0
    1442:	69 f0       	breq	.+26     	; 0x145e <atan2+0x3a>
    1444:	e0 25       	eor	r30, r0
    1446:	e0 64       	ori	r30, 0x40	; 64
    1448:	0a c0       	rjmp	.+20     	; 0x145e <atan2+0x3a>
    144a:	ef 63       	ori	r30, 0x3F	; 63
    144c:	07 f8       	bld	r0, 7
    144e:	00 94       	com	r0
    1450:	07 fa       	bst	r0, 7
    1452:	db 01       	movw	r26, r22
    1454:	b9 01       	movw	r22, r18
    1456:	9d 01       	movw	r18, r26
    1458:	dc 01       	movw	r26, r24
    145a:	ca 01       	movw	r24, r20
    145c:	ad 01       	movw	r20, r26
    145e:	ef 93       	push	r30
    1460:	47 d0       	rcall	.+142    	; 0x14f0 <__divsf3_pse>
    1462:	6d d1       	rcall	.+730    	; 0x173e <__fp_round>
    1464:	0a d0       	rcall	.+20     	; 0x147a <atan>
    1466:	5f 91       	pop	r21
    1468:	55 23       	and	r21, r21
    146a:	31 f0       	breq	.+12     	; 0x1478 <atan2+0x54>
    146c:	2b ed       	ldi	r18, 0xDB	; 219
    146e:	3f e0       	ldi	r19, 0x0F	; 15
    1470:	49 e4       	ldi	r20, 0x49	; 73
    1472:	50 fd       	sbrc	r21, 0
    1474:	49 ec       	ldi	r20, 0xC9	; 201
    1476:	63 cf       	rjmp	.-314    	; 0x133e <__addsf3>
    1478:	08 95       	ret

0000147a <atan>:
    147a:	df 93       	push	r29
    147c:	dd 27       	eor	r29, r29
    147e:	b9 2f       	mov	r27, r25
    1480:	bf 77       	andi	r27, 0x7F	; 127
    1482:	40 e8       	ldi	r20, 0x80	; 128
    1484:	5f e3       	ldi	r21, 0x3F	; 63
    1486:	16 16       	cp	r1, r22
    1488:	17 06       	cpc	r1, r23
    148a:	48 07       	cpc	r20, r24
    148c:	5b 07       	cpc	r21, r27
    148e:	10 f4       	brcc	.+4      	; 0x1494 <atan+0x1a>
    1490:	d9 2f       	mov	r29, r25
    1492:	93 d1       	rcall	.+806    	; 0x17ba <inverse>
    1494:	9f 93       	push	r25
    1496:	8f 93       	push	r24
    1498:	7f 93       	push	r23
    149a:	6f 93       	push	r22
    149c:	f8 d1       	rcall	.+1008   	; 0x188e <square>
    149e:	e6 e8       	ldi	r30, 0x86	; 134
    14a0:	f1 e0       	ldi	r31, 0x01	; 1
    14a2:	1a d1       	rcall	.+564    	; 0x16d8 <__fp_powser>
    14a4:	4c d1       	rcall	.+664    	; 0x173e <__fp_round>
    14a6:	2f 91       	pop	r18
    14a8:	3f 91       	pop	r19
    14aa:	4f 91       	pop	r20
    14ac:	5f 91       	pop	r21
    14ae:	98 d1       	rcall	.+816    	; 0x17e0 <__mulsf3x>
    14b0:	dd 23       	and	r29, r29
    14b2:	49 f0       	breq	.+18     	; 0x14c6 <atan+0x4c>
    14b4:	90 58       	subi	r25, 0x80	; 128
    14b6:	a2 ea       	ldi	r26, 0xA2	; 162
    14b8:	2a ed       	ldi	r18, 0xDA	; 218
    14ba:	3f e0       	ldi	r19, 0x0F	; 15
    14bc:	49 ec       	ldi	r20, 0xC9	; 201
    14be:	5f e3       	ldi	r21, 0x3F	; 63
    14c0:	d0 78       	andi	r29, 0x80	; 128
    14c2:	5d 27       	eor	r21, r29
    14c4:	4d df       	rcall	.-358    	; 0x1360 <__addsf3x>
    14c6:	df 91       	pop	r29
    14c8:	3a c1       	rjmp	.+628    	; 0x173e <__fp_round>

000014ca <__cmpsf2>:
    14ca:	d9 d0       	rcall	.+434    	; 0x167e <__fp_cmp>
    14cc:	08 f4       	brcc	.+2      	; 0x14d0 <__cmpsf2+0x6>
    14ce:	81 e0       	ldi	r24, 0x01	; 1
    14d0:	08 95       	ret

000014d2 <__divsf3>:
    14d2:	0c d0       	rcall	.+24     	; 0x14ec <__divsf3x>
    14d4:	34 c1       	rjmp	.+616    	; 0x173e <__fp_round>
    14d6:	2c d1       	rcall	.+600    	; 0x1730 <__fp_pscB>
    14d8:	40 f0       	brcs	.+16     	; 0x14ea <__divsf3+0x18>
    14da:	23 d1       	rcall	.+582    	; 0x1722 <__fp_pscA>
    14dc:	30 f0       	brcs	.+12     	; 0x14ea <__divsf3+0x18>
    14de:	21 f4       	brne	.+8      	; 0x14e8 <__divsf3+0x16>
    14e0:	5f 3f       	cpi	r21, 0xFF	; 255
    14e2:	19 f0       	breq	.+6      	; 0x14ea <__divsf3+0x18>
    14e4:	f0 c0       	rjmp	.+480    	; 0x16c6 <__fp_inf>
    14e6:	51 11       	cpse	r21, r1
    14e8:	5e c1       	rjmp	.+700    	; 0x17a6 <__fp_szero>
    14ea:	f3 c0       	rjmp	.+486    	; 0x16d2 <__fp_nan>

000014ec <__divsf3x>:
    14ec:	39 d1       	rcall	.+626    	; 0x1760 <__fp_split3>
    14ee:	98 f3       	brcs	.-26     	; 0x14d6 <__divsf3+0x4>

000014f0 <__divsf3_pse>:
    14f0:	99 23       	and	r25, r25
    14f2:	c9 f3       	breq	.-14     	; 0x14e6 <__divsf3+0x14>
    14f4:	55 23       	and	r21, r21
    14f6:	b1 f3       	breq	.-20     	; 0x14e4 <__divsf3+0x12>
    14f8:	95 1b       	sub	r25, r21
    14fa:	55 0b       	sbc	r21, r21
    14fc:	bb 27       	eor	r27, r27
    14fe:	aa 27       	eor	r26, r26
    1500:	62 17       	cp	r22, r18
    1502:	73 07       	cpc	r23, r19
    1504:	84 07       	cpc	r24, r20
    1506:	38 f0       	brcs	.+14     	; 0x1516 <__divsf3_pse+0x26>
    1508:	9f 5f       	subi	r25, 0xFF	; 255
    150a:	5f 4f       	sbci	r21, 0xFF	; 255
    150c:	22 0f       	add	r18, r18
    150e:	33 1f       	adc	r19, r19
    1510:	44 1f       	adc	r20, r20
    1512:	aa 1f       	adc	r26, r26
    1514:	a9 f3       	breq	.-22     	; 0x1500 <__divsf3_pse+0x10>
    1516:	33 d0       	rcall	.+102    	; 0x157e <__divsf3_pse+0x8e>
    1518:	0e 2e       	mov	r0, r30
    151a:	3a f0       	brmi	.+14     	; 0x152a <__divsf3_pse+0x3a>
    151c:	e0 e8       	ldi	r30, 0x80	; 128
    151e:	30 d0       	rcall	.+96     	; 0x1580 <__divsf3_pse+0x90>
    1520:	91 50       	subi	r25, 0x01	; 1
    1522:	50 40       	sbci	r21, 0x00	; 0
    1524:	e6 95       	lsr	r30
    1526:	00 1c       	adc	r0, r0
    1528:	ca f7       	brpl	.-14     	; 0x151c <__divsf3_pse+0x2c>
    152a:	29 d0       	rcall	.+82     	; 0x157e <__divsf3_pse+0x8e>
    152c:	fe 2f       	mov	r31, r30
    152e:	27 d0       	rcall	.+78     	; 0x157e <__divsf3_pse+0x8e>
    1530:	66 0f       	add	r22, r22
    1532:	77 1f       	adc	r23, r23
    1534:	88 1f       	adc	r24, r24
    1536:	bb 1f       	adc	r27, r27
    1538:	26 17       	cp	r18, r22
    153a:	37 07       	cpc	r19, r23
    153c:	48 07       	cpc	r20, r24
    153e:	ab 07       	cpc	r26, r27
    1540:	b0 e8       	ldi	r27, 0x80	; 128
    1542:	09 f0       	breq	.+2      	; 0x1546 <__divsf3_pse+0x56>
    1544:	bb 0b       	sbc	r27, r27
    1546:	80 2d       	mov	r24, r0
    1548:	bf 01       	movw	r22, r30
    154a:	ff 27       	eor	r31, r31
    154c:	93 58       	subi	r25, 0x83	; 131
    154e:	5f 4f       	sbci	r21, 0xFF	; 255
    1550:	2a f0       	brmi	.+10     	; 0x155c <__divsf3_pse+0x6c>
    1552:	9e 3f       	cpi	r25, 0xFE	; 254
    1554:	51 05       	cpc	r21, r1
    1556:	68 f0       	brcs	.+26     	; 0x1572 <__divsf3_pse+0x82>
    1558:	b6 c0       	rjmp	.+364    	; 0x16c6 <__fp_inf>
    155a:	25 c1       	rjmp	.+586    	; 0x17a6 <__fp_szero>
    155c:	5f 3f       	cpi	r21, 0xFF	; 255
    155e:	ec f3       	brlt	.-6      	; 0x155a <__divsf3_pse+0x6a>
    1560:	98 3e       	cpi	r25, 0xE8	; 232
    1562:	dc f3       	brlt	.-10     	; 0x155a <__divsf3_pse+0x6a>
    1564:	86 95       	lsr	r24
    1566:	77 95       	ror	r23
    1568:	67 95       	ror	r22
    156a:	b7 95       	ror	r27
    156c:	f7 95       	ror	r31
    156e:	9f 5f       	subi	r25, 0xFF	; 255
    1570:	c9 f7       	brne	.-14     	; 0x1564 <__divsf3_pse+0x74>
    1572:	88 0f       	add	r24, r24
    1574:	91 1d       	adc	r25, r1
    1576:	96 95       	lsr	r25
    1578:	87 95       	ror	r24
    157a:	97 f9       	bld	r25, 7
    157c:	08 95       	ret
    157e:	e1 e0       	ldi	r30, 0x01	; 1
    1580:	66 0f       	add	r22, r22
    1582:	77 1f       	adc	r23, r23
    1584:	88 1f       	adc	r24, r24
    1586:	bb 1f       	adc	r27, r27
    1588:	62 17       	cp	r22, r18
    158a:	73 07       	cpc	r23, r19
    158c:	84 07       	cpc	r24, r20
    158e:	ba 07       	cpc	r27, r26
    1590:	20 f0       	brcs	.+8      	; 0x159a <__divsf3_pse+0xaa>
    1592:	62 1b       	sub	r22, r18
    1594:	73 0b       	sbc	r23, r19
    1596:	84 0b       	sbc	r24, r20
    1598:	ba 0b       	sbc	r27, r26
    159a:	ee 1f       	adc	r30, r30
    159c:	88 f7       	brcc	.-30     	; 0x1580 <__divsf3_pse+0x90>
    159e:	e0 95       	com	r30
    15a0:	08 95       	ret

000015a2 <__fixsfsi>:
    15a2:	04 d0       	rcall	.+8      	; 0x15ac <__fixunssfsi>
    15a4:	68 94       	set
    15a6:	b1 11       	cpse	r27, r1
    15a8:	fe c0       	rjmp	.+508    	; 0x17a6 <__fp_szero>
    15aa:	08 95       	ret

000015ac <__fixunssfsi>:
    15ac:	e1 d0       	rcall	.+450    	; 0x1770 <__fp_splitA>
    15ae:	88 f0       	brcs	.+34     	; 0x15d2 <__fixunssfsi+0x26>
    15b0:	9f 57       	subi	r25, 0x7F	; 127
    15b2:	90 f0       	brcs	.+36     	; 0x15d8 <__fixunssfsi+0x2c>
    15b4:	b9 2f       	mov	r27, r25
    15b6:	99 27       	eor	r25, r25
    15b8:	b7 51       	subi	r27, 0x17	; 23
    15ba:	a0 f0       	brcs	.+40     	; 0x15e4 <__fixunssfsi+0x38>
    15bc:	d1 f0       	breq	.+52     	; 0x15f2 <__fixunssfsi+0x46>
    15be:	66 0f       	add	r22, r22
    15c0:	77 1f       	adc	r23, r23
    15c2:	88 1f       	adc	r24, r24
    15c4:	99 1f       	adc	r25, r25
    15c6:	1a f0       	brmi	.+6      	; 0x15ce <__fixunssfsi+0x22>
    15c8:	ba 95       	dec	r27
    15ca:	c9 f7       	brne	.-14     	; 0x15be <__fixunssfsi+0x12>
    15cc:	12 c0       	rjmp	.+36     	; 0x15f2 <__fixunssfsi+0x46>
    15ce:	b1 30       	cpi	r27, 0x01	; 1
    15d0:	81 f0       	breq	.+32     	; 0x15f2 <__fixunssfsi+0x46>
    15d2:	e8 d0       	rcall	.+464    	; 0x17a4 <__fp_zero>
    15d4:	b1 e0       	ldi	r27, 0x01	; 1
    15d6:	08 95       	ret
    15d8:	e5 c0       	rjmp	.+458    	; 0x17a4 <__fp_zero>
    15da:	67 2f       	mov	r22, r23
    15dc:	78 2f       	mov	r23, r24
    15de:	88 27       	eor	r24, r24
    15e0:	b8 5f       	subi	r27, 0xF8	; 248
    15e2:	39 f0       	breq	.+14     	; 0x15f2 <__fixunssfsi+0x46>
    15e4:	b9 3f       	cpi	r27, 0xF9	; 249
    15e6:	cc f3       	brlt	.-14     	; 0x15da <__fixunssfsi+0x2e>
    15e8:	86 95       	lsr	r24
    15ea:	77 95       	ror	r23
    15ec:	67 95       	ror	r22
    15ee:	b3 95       	inc	r27
    15f0:	d9 f7       	brne	.-10     	; 0x15e8 <__fixunssfsi+0x3c>
    15f2:	3e f4       	brtc	.+14     	; 0x1602 <__fixunssfsi+0x56>
    15f4:	90 95       	com	r25
    15f6:	80 95       	com	r24
    15f8:	70 95       	com	r23
    15fa:	61 95       	neg	r22
    15fc:	7f 4f       	sbci	r23, 0xFF	; 255
    15fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1600:	9f 4f       	sbci	r25, 0xFF	; 255
    1602:	08 95       	ret

00001604 <__floatunsisf>:
    1604:	e8 94       	clt
    1606:	09 c0       	rjmp	.+18     	; 0x161a <__floatsisf+0x12>

00001608 <__floatsisf>:
    1608:	97 fb       	bst	r25, 7
    160a:	3e f4       	brtc	.+14     	; 0x161a <__floatsisf+0x12>
    160c:	90 95       	com	r25
    160e:	80 95       	com	r24
    1610:	70 95       	com	r23
    1612:	61 95       	neg	r22
    1614:	7f 4f       	sbci	r23, 0xFF	; 255
    1616:	8f 4f       	sbci	r24, 0xFF	; 255
    1618:	9f 4f       	sbci	r25, 0xFF	; 255
    161a:	99 23       	and	r25, r25
    161c:	a9 f0       	breq	.+42     	; 0x1648 <__floatsisf+0x40>
    161e:	f9 2f       	mov	r31, r25
    1620:	96 e9       	ldi	r25, 0x96	; 150
    1622:	bb 27       	eor	r27, r27
    1624:	93 95       	inc	r25
    1626:	f6 95       	lsr	r31
    1628:	87 95       	ror	r24
    162a:	77 95       	ror	r23
    162c:	67 95       	ror	r22
    162e:	b7 95       	ror	r27
    1630:	f1 11       	cpse	r31, r1
    1632:	f8 cf       	rjmp	.-16     	; 0x1624 <__floatsisf+0x1c>
    1634:	fa f4       	brpl	.+62     	; 0x1674 <__floatsisf+0x6c>
    1636:	bb 0f       	add	r27, r27
    1638:	11 f4       	brne	.+4      	; 0x163e <__floatsisf+0x36>
    163a:	60 ff       	sbrs	r22, 0
    163c:	1b c0       	rjmp	.+54     	; 0x1674 <__floatsisf+0x6c>
    163e:	6f 5f       	subi	r22, 0xFF	; 255
    1640:	7f 4f       	sbci	r23, 0xFF	; 255
    1642:	8f 4f       	sbci	r24, 0xFF	; 255
    1644:	9f 4f       	sbci	r25, 0xFF	; 255
    1646:	16 c0       	rjmp	.+44     	; 0x1674 <__floatsisf+0x6c>
    1648:	88 23       	and	r24, r24
    164a:	11 f0       	breq	.+4      	; 0x1650 <__floatsisf+0x48>
    164c:	96 e9       	ldi	r25, 0x96	; 150
    164e:	11 c0       	rjmp	.+34     	; 0x1672 <__floatsisf+0x6a>
    1650:	77 23       	and	r23, r23
    1652:	21 f0       	breq	.+8      	; 0x165c <__floatsisf+0x54>
    1654:	9e e8       	ldi	r25, 0x8E	; 142
    1656:	87 2f       	mov	r24, r23
    1658:	76 2f       	mov	r23, r22
    165a:	05 c0       	rjmp	.+10     	; 0x1666 <__floatsisf+0x5e>
    165c:	66 23       	and	r22, r22
    165e:	71 f0       	breq	.+28     	; 0x167c <__floatsisf+0x74>
    1660:	96 e8       	ldi	r25, 0x86	; 134
    1662:	86 2f       	mov	r24, r22
    1664:	70 e0       	ldi	r23, 0x00	; 0
    1666:	60 e0       	ldi	r22, 0x00	; 0
    1668:	2a f0       	brmi	.+10     	; 0x1674 <__floatsisf+0x6c>
    166a:	9a 95       	dec	r25
    166c:	66 0f       	add	r22, r22
    166e:	77 1f       	adc	r23, r23
    1670:	88 1f       	adc	r24, r24
    1672:	da f7       	brpl	.-10     	; 0x166a <__floatsisf+0x62>
    1674:	88 0f       	add	r24, r24
    1676:	96 95       	lsr	r25
    1678:	87 95       	ror	r24
    167a:	97 f9       	bld	r25, 7
    167c:	08 95       	ret

0000167e <__fp_cmp>:
    167e:	99 0f       	add	r25, r25
    1680:	00 08       	sbc	r0, r0
    1682:	55 0f       	add	r21, r21
    1684:	aa 0b       	sbc	r26, r26
    1686:	e0 e8       	ldi	r30, 0x80	; 128
    1688:	fe ef       	ldi	r31, 0xFE	; 254
    168a:	16 16       	cp	r1, r22
    168c:	17 06       	cpc	r1, r23
    168e:	e8 07       	cpc	r30, r24
    1690:	f9 07       	cpc	r31, r25
    1692:	c0 f0       	brcs	.+48     	; 0x16c4 <__fp_cmp+0x46>
    1694:	12 16       	cp	r1, r18
    1696:	13 06       	cpc	r1, r19
    1698:	e4 07       	cpc	r30, r20
    169a:	f5 07       	cpc	r31, r21
    169c:	98 f0       	brcs	.+38     	; 0x16c4 <__fp_cmp+0x46>
    169e:	62 1b       	sub	r22, r18
    16a0:	73 0b       	sbc	r23, r19
    16a2:	84 0b       	sbc	r24, r20
    16a4:	95 0b       	sbc	r25, r21
    16a6:	39 f4       	brne	.+14     	; 0x16b6 <__fp_cmp+0x38>
    16a8:	0a 26       	eor	r0, r26
    16aa:	61 f0       	breq	.+24     	; 0x16c4 <__fp_cmp+0x46>
    16ac:	23 2b       	or	r18, r19
    16ae:	24 2b       	or	r18, r20
    16b0:	25 2b       	or	r18, r21
    16b2:	21 f4       	brne	.+8      	; 0x16bc <__fp_cmp+0x3e>
    16b4:	08 95       	ret
    16b6:	0a 26       	eor	r0, r26
    16b8:	09 f4       	brne	.+2      	; 0x16bc <__fp_cmp+0x3e>
    16ba:	a1 40       	sbci	r26, 0x01	; 1
    16bc:	a6 95       	lsr	r26
    16be:	8f ef       	ldi	r24, 0xFF	; 255
    16c0:	81 1d       	adc	r24, r1
    16c2:	81 1d       	adc	r24, r1
    16c4:	08 95       	ret

000016c6 <__fp_inf>:
    16c6:	97 f9       	bld	r25, 7
    16c8:	9f 67       	ori	r25, 0x7F	; 127
    16ca:	80 e8       	ldi	r24, 0x80	; 128
    16cc:	70 e0       	ldi	r23, 0x00	; 0
    16ce:	60 e0       	ldi	r22, 0x00	; 0
    16d0:	08 95       	ret

000016d2 <__fp_nan>:
    16d2:	9f ef       	ldi	r25, 0xFF	; 255
    16d4:	80 ec       	ldi	r24, 0xC0	; 192
    16d6:	08 95       	ret

000016d8 <__fp_powser>:
    16d8:	df 93       	push	r29
    16da:	cf 93       	push	r28
    16dc:	1f 93       	push	r17
    16de:	0f 93       	push	r16
    16e0:	ff 92       	push	r15
    16e2:	ef 92       	push	r14
    16e4:	df 92       	push	r13
    16e6:	7b 01       	movw	r14, r22
    16e8:	8c 01       	movw	r16, r24
    16ea:	68 94       	set
    16ec:	05 c0       	rjmp	.+10     	; 0x16f8 <__fp_powser+0x20>
    16ee:	da 2e       	mov	r13, r26
    16f0:	ef 01       	movw	r28, r30
    16f2:	76 d0       	rcall	.+236    	; 0x17e0 <__mulsf3x>
    16f4:	fe 01       	movw	r30, r28
    16f6:	e8 94       	clt
    16f8:	a5 91       	lpm	r26, Z+
    16fa:	25 91       	lpm	r18, Z+
    16fc:	35 91       	lpm	r19, Z+
    16fe:	45 91       	lpm	r20, Z+
    1700:	55 91       	lpm	r21, Z+
    1702:	ae f3       	brts	.-22     	; 0x16ee <__fp_powser+0x16>
    1704:	ef 01       	movw	r28, r30
    1706:	2c de       	rcall	.-936    	; 0x1360 <__addsf3x>
    1708:	fe 01       	movw	r30, r28
    170a:	97 01       	movw	r18, r14
    170c:	a8 01       	movw	r20, r16
    170e:	da 94       	dec	r13
    1710:	79 f7       	brne	.-34     	; 0x16f0 <__fp_powser+0x18>
    1712:	df 90       	pop	r13
    1714:	ef 90       	pop	r14
    1716:	ff 90       	pop	r15
    1718:	0f 91       	pop	r16
    171a:	1f 91       	pop	r17
    171c:	cf 91       	pop	r28
    171e:	df 91       	pop	r29
    1720:	08 95       	ret

00001722 <__fp_pscA>:
    1722:	00 24       	eor	r0, r0
    1724:	0a 94       	dec	r0
    1726:	16 16       	cp	r1, r22
    1728:	17 06       	cpc	r1, r23
    172a:	18 06       	cpc	r1, r24
    172c:	09 06       	cpc	r0, r25
    172e:	08 95       	ret

00001730 <__fp_pscB>:
    1730:	00 24       	eor	r0, r0
    1732:	0a 94       	dec	r0
    1734:	12 16       	cp	r1, r18
    1736:	13 06       	cpc	r1, r19
    1738:	14 06       	cpc	r1, r20
    173a:	05 06       	cpc	r0, r21
    173c:	08 95       	ret

0000173e <__fp_round>:
    173e:	09 2e       	mov	r0, r25
    1740:	03 94       	inc	r0
    1742:	00 0c       	add	r0, r0
    1744:	11 f4       	brne	.+4      	; 0x174a <__fp_round+0xc>
    1746:	88 23       	and	r24, r24
    1748:	52 f0       	brmi	.+20     	; 0x175e <__fp_round+0x20>
    174a:	bb 0f       	add	r27, r27
    174c:	40 f4       	brcc	.+16     	; 0x175e <__fp_round+0x20>
    174e:	bf 2b       	or	r27, r31
    1750:	11 f4       	brne	.+4      	; 0x1756 <__fp_round+0x18>
    1752:	60 ff       	sbrs	r22, 0
    1754:	04 c0       	rjmp	.+8      	; 0x175e <__fp_round+0x20>
    1756:	6f 5f       	subi	r22, 0xFF	; 255
    1758:	7f 4f       	sbci	r23, 0xFF	; 255
    175a:	8f 4f       	sbci	r24, 0xFF	; 255
    175c:	9f 4f       	sbci	r25, 0xFF	; 255
    175e:	08 95       	ret

00001760 <__fp_split3>:
    1760:	57 fd       	sbrc	r21, 7
    1762:	90 58       	subi	r25, 0x80	; 128
    1764:	44 0f       	add	r20, r20
    1766:	55 1f       	adc	r21, r21
    1768:	59 f0       	breq	.+22     	; 0x1780 <__fp_splitA+0x10>
    176a:	5f 3f       	cpi	r21, 0xFF	; 255
    176c:	71 f0       	breq	.+28     	; 0x178a <__fp_splitA+0x1a>
    176e:	47 95       	ror	r20

00001770 <__fp_splitA>:
    1770:	88 0f       	add	r24, r24
    1772:	97 fb       	bst	r25, 7
    1774:	99 1f       	adc	r25, r25
    1776:	61 f0       	breq	.+24     	; 0x1790 <__fp_splitA+0x20>
    1778:	9f 3f       	cpi	r25, 0xFF	; 255
    177a:	79 f0       	breq	.+30     	; 0x179a <__fp_splitA+0x2a>
    177c:	87 95       	ror	r24
    177e:	08 95       	ret
    1780:	12 16       	cp	r1, r18
    1782:	13 06       	cpc	r1, r19
    1784:	14 06       	cpc	r1, r20
    1786:	55 1f       	adc	r21, r21
    1788:	f2 cf       	rjmp	.-28     	; 0x176e <__fp_split3+0xe>
    178a:	46 95       	lsr	r20
    178c:	f1 df       	rcall	.-30     	; 0x1770 <__fp_splitA>
    178e:	08 c0       	rjmp	.+16     	; 0x17a0 <__fp_splitA+0x30>
    1790:	16 16       	cp	r1, r22
    1792:	17 06       	cpc	r1, r23
    1794:	18 06       	cpc	r1, r24
    1796:	99 1f       	adc	r25, r25
    1798:	f1 cf       	rjmp	.-30     	; 0x177c <__fp_splitA+0xc>
    179a:	86 95       	lsr	r24
    179c:	71 05       	cpc	r23, r1
    179e:	61 05       	cpc	r22, r1
    17a0:	08 94       	sec
    17a2:	08 95       	ret

000017a4 <__fp_zero>:
    17a4:	e8 94       	clt

000017a6 <__fp_szero>:
    17a6:	bb 27       	eor	r27, r27
    17a8:	66 27       	eor	r22, r22
    17aa:	77 27       	eor	r23, r23
    17ac:	cb 01       	movw	r24, r22
    17ae:	97 f9       	bld	r25, 7
    17b0:	08 95       	ret

000017b2 <__gesf2>:
    17b2:	65 df       	rcall	.-310    	; 0x167e <__fp_cmp>
    17b4:	08 f4       	brcc	.+2      	; 0x17b8 <__gesf2+0x6>
    17b6:	8f ef       	ldi	r24, 0xFF	; 255
    17b8:	08 95       	ret

000017ba <inverse>:
    17ba:	9b 01       	movw	r18, r22
    17bc:	ac 01       	movw	r20, r24
    17be:	60 e0       	ldi	r22, 0x00	; 0
    17c0:	70 e0       	ldi	r23, 0x00	; 0
    17c2:	80 e8       	ldi	r24, 0x80	; 128
    17c4:	9f e3       	ldi	r25, 0x3F	; 63
    17c6:	85 ce       	rjmp	.-758    	; 0x14d2 <__divsf3>

000017c8 <__mulsf3>:
    17c8:	0b d0       	rcall	.+22     	; 0x17e0 <__mulsf3x>
    17ca:	b9 cf       	rjmp	.-142    	; 0x173e <__fp_round>
    17cc:	aa df       	rcall	.-172    	; 0x1722 <__fp_pscA>
    17ce:	28 f0       	brcs	.+10     	; 0x17da <__mulsf3+0x12>
    17d0:	af df       	rcall	.-162    	; 0x1730 <__fp_pscB>
    17d2:	18 f0       	brcs	.+6      	; 0x17da <__mulsf3+0x12>
    17d4:	95 23       	and	r25, r21
    17d6:	09 f0       	breq	.+2      	; 0x17da <__mulsf3+0x12>
    17d8:	76 cf       	rjmp	.-276    	; 0x16c6 <__fp_inf>
    17da:	7b cf       	rjmp	.-266    	; 0x16d2 <__fp_nan>
    17dc:	11 24       	eor	r1, r1
    17de:	e3 cf       	rjmp	.-58     	; 0x17a6 <__fp_szero>

000017e0 <__mulsf3x>:
    17e0:	bf df       	rcall	.-130    	; 0x1760 <__fp_split3>
    17e2:	a0 f3       	brcs	.-24     	; 0x17cc <__mulsf3+0x4>

000017e4 <__mulsf3_pse>:
    17e4:	95 9f       	mul	r25, r21
    17e6:	d1 f3       	breq	.-12     	; 0x17dc <__mulsf3+0x14>
    17e8:	95 0f       	add	r25, r21
    17ea:	50 e0       	ldi	r21, 0x00	; 0
    17ec:	55 1f       	adc	r21, r21
    17ee:	62 9f       	mul	r22, r18
    17f0:	f0 01       	movw	r30, r0
    17f2:	72 9f       	mul	r23, r18
    17f4:	bb 27       	eor	r27, r27
    17f6:	f0 0d       	add	r31, r0
    17f8:	b1 1d       	adc	r27, r1
    17fa:	63 9f       	mul	r22, r19
    17fc:	aa 27       	eor	r26, r26
    17fe:	f0 0d       	add	r31, r0
    1800:	b1 1d       	adc	r27, r1
    1802:	aa 1f       	adc	r26, r26
    1804:	64 9f       	mul	r22, r20
    1806:	66 27       	eor	r22, r22
    1808:	b0 0d       	add	r27, r0
    180a:	a1 1d       	adc	r26, r1
    180c:	66 1f       	adc	r22, r22
    180e:	82 9f       	mul	r24, r18
    1810:	22 27       	eor	r18, r18
    1812:	b0 0d       	add	r27, r0
    1814:	a1 1d       	adc	r26, r1
    1816:	62 1f       	adc	r22, r18
    1818:	73 9f       	mul	r23, r19
    181a:	b0 0d       	add	r27, r0
    181c:	a1 1d       	adc	r26, r1
    181e:	62 1f       	adc	r22, r18
    1820:	83 9f       	mul	r24, r19
    1822:	a0 0d       	add	r26, r0
    1824:	61 1d       	adc	r22, r1
    1826:	22 1f       	adc	r18, r18
    1828:	74 9f       	mul	r23, r20
    182a:	33 27       	eor	r19, r19
    182c:	a0 0d       	add	r26, r0
    182e:	61 1d       	adc	r22, r1
    1830:	23 1f       	adc	r18, r19
    1832:	84 9f       	mul	r24, r20
    1834:	60 0d       	add	r22, r0
    1836:	21 1d       	adc	r18, r1
    1838:	82 2f       	mov	r24, r18
    183a:	76 2f       	mov	r23, r22
    183c:	6a 2f       	mov	r22, r26
    183e:	11 24       	eor	r1, r1
    1840:	9f 57       	subi	r25, 0x7F	; 127
    1842:	50 40       	sbci	r21, 0x00	; 0
    1844:	8a f0       	brmi	.+34     	; 0x1868 <__mulsf3_pse+0x84>
    1846:	e1 f0       	breq	.+56     	; 0x1880 <__mulsf3_pse+0x9c>
    1848:	88 23       	and	r24, r24
    184a:	4a f0       	brmi	.+18     	; 0x185e <__mulsf3_pse+0x7a>
    184c:	ee 0f       	add	r30, r30
    184e:	ff 1f       	adc	r31, r31
    1850:	bb 1f       	adc	r27, r27
    1852:	66 1f       	adc	r22, r22
    1854:	77 1f       	adc	r23, r23
    1856:	88 1f       	adc	r24, r24
    1858:	91 50       	subi	r25, 0x01	; 1
    185a:	50 40       	sbci	r21, 0x00	; 0
    185c:	a9 f7       	brne	.-22     	; 0x1848 <__mulsf3_pse+0x64>
    185e:	9e 3f       	cpi	r25, 0xFE	; 254
    1860:	51 05       	cpc	r21, r1
    1862:	70 f0       	brcs	.+28     	; 0x1880 <__mulsf3_pse+0x9c>
    1864:	30 cf       	rjmp	.-416    	; 0x16c6 <__fp_inf>
    1866:	9f cf       	rjmp	.-194    	; 0x17a6 <__fp_szero>
    1868:	5f 3f       	cpi	r21, 0xFF	; 255
    186a:	ec f3       	brlt	.-6      	; 0x1866 <__mulsf3_pse+0x82>
    186c:	98 3e       	cpi	r25, 0xE8	; 232
    186e:	dc f3       	brlt	.-10     	; 0x1866 <__mulsf3_pse+0x82>
    1870:	86 95       	lsr	r24
    1872:	77 95       	ror	r23
    1874:	67 95       	ror	r22
    1876:	b7 95       	ror	r27
    1878:	f7 95       	ror	r31
    187a:	e7 95       	ror	r30
    187c:	9f 5f       	subi	r25, 0xFF	; 255
    187e:	c1 f7       	brne	.-16     	; 0x1870 <__mulsf3_pse+0x8c>
    1880:	fe 2b       	or	r31, r30
    1882:	88 0f       	add	r24, r24
    1884:	91 1d       	adc	r25, r1
    1886:	96 95       	lsr	r25
    1888:	87 95       	ror	r24
    188a:	97 f9       	bld	r25, 7
    188c:	08 95       	ret

0000188e <square>:
    188e:	9b 01       	movw	r18, r22
    1890:	ac 01       	movw	r20, r24
    1892:	9a cf       	rjmp	.-204    	; 0x17c8 <__mulsf3>

00001894 <__divmodhi4>:
    1894:	97 fb       	bst	r25, 7
    1896:	07 2e       	mov	r0, r23
    1898:	16 f4       	brtc	.+4      	; 0x189e <__divmodhi4+0xa>
    189a:	00 94       	com	r0
    189c:	06 d0       	rcall	.+12     	; 0x18aa <__divmodhi4_neg1>
    189e:	77 fd       	sbrc	r23, 7
    18a0:	08 d0       	rcall	.+16     	; 0x18b2 <__divmodhi4_neg2>
    18a2:	3e d0       	rcall	.+124    	; 0x1920 <__udivmodhi4>
    18a4:	07 fc       	sbrc	r0, 7
    18a6:	05 d0       	rcall	.+10     	; 0x18b2 <__divmodhi4_neg2>
    18a8:	3e f4       	brtc	.+14     	; 0x18b8 <__divmodhi4_exit>

000018aa <__divmodhi4_neg1>:
    18aa:	90 95       	com	r25
    18ac:	81 95       	neg	r24
    18ae:	9f 4f       	sbci	r25, 0xFF	; 255
    18b0:	08 95       	ret

000018b2 <__divmodhi4_neg2>:
    18b2:	70 95       	com	r23
    18b4:	61 95       	neg	r22
    18b6:	7f 4f       	sbci	r23, 0xFF	; 255

000018b8 <__divmodhi4_exit>:
    18b8:	08 95       	ret

000018ba <__divmodsi4>:
    18ba:	05 2e       	mov	r0, r21
    18bc:	97 fb       	bst	r25, 7
    18be:	16 f4       	brtc	.+4      	; 0x18c4 <__divmodsi4+0xa>
    18c0:	00 94       	com	r0
    18c2:	0f d0       	rcall	.+30     	; 0x18e2 <__negsi2>
    18c4:	57 fd       	sbrc	r21, 7
    18c6:	05 d0       	rcall	.+10     	; 0x18d2 <__divmodsi4_neg2>
    18c8:	3f d0       	rcall	.+126    	; 0x1948 <__udivmodsi4>
    18ca:	07 fc       	sbrc	r0, 7
    18cc:	02 d0       	rcall	.+4      	; 0x18d2 <__divmodsi4_neg2>
    18ce:	46 f4       	brtc	.+16     	; 0x18e0 <__divmodsi4_exit>
    18d0:	08 c0       	rjmp	.+16     	; 0x18e2 <__negsi2>

000018d2 <__divmodsi4_neg2>:
    18d2:	50 95       	com	r21
    18d4:	40 95       	com	r20
    18d6:	30 95       	com	r19
    18d8:	21 95       	neg	r18
    18da:	3f 4f       	sbci	r19, 0xFF	; 255
    18dc:	4f 4f       	sbci	r20, 0xFF	; 255
    18de:	5f 4f       	sbci	r21, 0xFF	; 255

000018e0 <__divmodsi4_exit>:
    18e0:	08 95       	ret

000018e2 <__negsi2>:
    18e2:	90 95       	com	r25
    18e4:	80 95       	com	r24
    18e6:	70 95       	com	r23
    18e8:	61 95       	neg	r22
    18ea:	7f 4f       	sbci	r23, 0xFF	; 255
    18ec:	8f 4f       	sbci	r24, 0xFF	; 255
    18ee:	9f 4f       	sbci	r25, 0xFF	; 255
    18f0:	08 95       	ret

000018f2 <__tablejump2__>:
    18f2:	ee 0f       	add	r30, r30
    18f4:	ff 1f       	adc	r31, r31
    18f6:	88 1f       	adc	r24, r24
    18f8:	8b bf       	out	0x3b, r24	; 59
    18fa:	07 90       	elpm	r0, Z+
    18fc:	f6 91       	elpm	r31, Z
    18fe:	e0 2d       	mov	r30, r0
    1900:	19 94       	eijmp

00001902 <__umulhisi3>:
    1902:	a2 9f       	mul	r26, r18
    1904:	b0 01       	movw	r22, r0
    1906:	b3 9f       	mul	r27, r19
    1908:	c0 01       	movw	r24, r0
    190a:	a3 9f       	mul	r26, r19
    190c:	70 0d       	add	r23, r0
    190e:	81 1d       	adc	r24, r1
    1910:	11 24       	eor	r1, r1
    1912:	91 1d       	adc	r25, r1
    1914:	b2 9f       	mul	r27, r18
    1916:	70 0d       	add	r23, r0
    1918:	81 1d       	adc	r24, r1
    191a:	11 24       	eor	r1, r1
    191c:	91 1d       	adc	r25, r1
    191e:	08 95       	ret

00001920 <__udivmodhi4>:
    1920:	aa 1b       	sub	r26, r26
    1922:	bb 1b       	sub	r27, r27
    1924:	51 e1       	ldi	r21, 0x11	; 17
    1926:	07 c0       	rjmp	.+14     	; 0x1936 <__udivmodhi4_ep>

00001928 <__udivmodhi4_loop>:
    1928:	aa 1f       	adc	r26, r26
    192a:	bb 1f       	adc	r27, r27
    192c:	a6 17       	cp	r26, r22
    192e:	b7 07       	cpc	r27, r23
    1930:	10 f0       	brcs	.+4      	; 0x1936 <__udivmodhi4_ep>
    1932:	a6 1b       	sub	r26, r22
    1934:	b7 0b       	sbc	r27, r23

00001936 <__udivmodhi4_ep>:
    1936:	88 1f       	adc	r24, r24
    1938:	99 1f       	adc	r25, r25
    193a:	5a 95       	dec	r21
    193c:	a9 f7       	brne	.-22     	; 0x1928 <__udivmodhi4_loop>
    193e:	80 95       	com	r24
    1940:	90 95       	com	r25
    1942:	bc 01       	movw	r22, r24
    1944:	cd 01       	movw	r24, r26
    1946:	08 95       	ret

00001948 <__udivmodsi4>:
    1948:	a1 e2       	ldi	r26, 0x21	; 33
    194a:	1a 2e       	mov	r1, r26
    194c:	aa 1b       	sub	r26, r26
    194e:	bb 1b       	sub	r27, r27
    1950:	fd 01       	movw	r30, r26
    1952:	0d c0       	rjmp	.+26     	; 0x196e <__udivmodsi4_ep>

00001954 <__udivmodsi4_loop>:
    1954:	aa 1f       	adc	r26, r26
    1956:	bb 1f       	adc	r27, r27
    1958:	ee 1f       	adc	r30, r30
    195a:	ff 1f       	adc	r31, r31
    195c:	a2 17       	cp	r26, r18
    195e:	b3 07       	cpc	r27, r19
    1960:	e4 07       	cpc	r30, r20
    1962:	f5 07       	cpc	r31, r21
    1964:	20 f0       	brcs	.+8      	; 0x196e <__udivmodsi4_ep>
    1966:	a2 1b       	sub	r26, r18
    1968:	b3 0b       	sbc	r27, r19
    196a:	e4 0b       	sbc	r30, r20
    196c:	f5 0b       	sbc	r31, r21

0000196e <__udivmodsi4_ep>:
    196e:	66 1f       	adc	r22, r22
    1970:	77 1f       	adc	r23, r23
    1972:	88 1f       	adc	r24, r24
    1974:	99 1f       	adc	r25, r25
    1976:	1a 94       	dec	r1
    1978:	69 f7       	brne	.-38     	; 0x1954 <__udivmodsi4_loop>
    197a:	60 95       	com	r22
    197c:	70 95       	com	r23
    197e:	80 95       	com	r24
    1980:	90 95       	com	r25
    1982:	9b 01       	movw	r18, r22
    1984:	ac 01       	movw	r20, r24
    1986:	bd 01       	movw	r22, r26
    1988:	cf 01       	movw	r24, r30
    198a:	08 95       	ret

0000198c <fdevopen>:
    198c:	0f 93       	push	r16
    198e:	1f 93       	push	r17
    1990:	cf 93       	push	r28
    1992:	df 93       	push	r29
    1994:	00 97       	sbiw	r24, 0x00	; 0
    1996:	31 f4       	brne	.+12     	; 0x19a4 <fdevopen+0x18>
    1998:	61 15       	cp	r22, r1
    199a:	71 05       	cpc	r23, r1
    199c:	19 f4       	brne	.+6      	; 0x19a4 <fdevopen+0x18>
    199e:	80 e0       	ldi	r24, 0x00	; 0
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	39 c0       	rjmp	.+114    	; 0x1a16 <fdevopen+0x8a>
    19a4:	8b 01       	movw	r16, r22
    19a6:	ec 01       	movw	r28, r24
    19a8:	6e e0       	ldi	r22, 0x0E	; 14
    19aa:	70 e0       	ldi	r23, 0x00	; 0
    19ac:	81 e0       	ldi	r24, 0x01	; 1
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	47 d2       	rcall	.+1166   	; 0x1e40 <calloc>
    19b2:	fc 01       	movw	r30, r24
    19b4:	89 2b       	or	r24, r25
    19b6:	99 f3       	breq	.-26     	; 0x199e <fdevopen+0x12>
    19b8:	80 e8       	ldi	r24, 0x80	; 128
    19ba:	83 83       	std	Z+3, r24	; 0x03
    19bc:	01 15       	cp	r16, r1
    19be:	11 05       	cpc	r17, r1
    19c0:	71 f0       	breq	.+28     	; 0x19de <fdevopen+0x52>
    19c2:	13 87       	std	Z+11, r17	; 0x0b
    19c4:	02 87       	std	Z+10, r16	; 0x0a
    19c6:	81 e8       	ldi	r24, 0x81	; 129
    19c8:	83 83       	std	Z+3, r24	; 0x03
    19ca:	80 91 d2 03 	lds	r24, 0x03D2	; 0x8003d2 <__iob>
    19ce:	90 91 d3 03 	lds	r25, 0x03D3	; 0x8003d3 <__iob+0x1>
    19d2:	89 2b       	or	r24, r25
    19d4:	21 f4       	brne	.+8      	; 0x19de <fdevopen+0x52>
    19d6:	f0 93 d3 03 	sts	0x03D3, r31	; 0x8003d3 <__iob+0x1>
    19da:	e0 93 d2 03 	sts	0x03D2, r30	; 0x8003d2 <__iob>
    19de:	20 97       	sbiw	r28, 0x00	; 0
    19e0:	c9 f0       	breq	.+50     	; 0x1a14 <fdevopen+0x88>
    19e2:	d1 87       	std	Z+9, r29	; 0x09
    19e4:	c0 87       	std	Z+8, r28	; 0x08
    19e6:	83 81       	ldd	r24, Z+3	; 0x03
    19e8:	82 60       	ori	r24, 0x02	; 2
    19ea:	83 83       	std	Z+3, r24	; 0x03
    19ec:	80 91 d4 03 	lds	r24, 0x03D4	; 0x8003d4 <__iob+0x2>
    19f0:	90 91 d5 03 	lds	r25, 0x03D5	; 0x8003d5 <__iob+0x3>
    19f4:	89 2b       	or	r24, r25
    19f6:	71 f4       	brne	.+28     	; 0x1a14 <fdevopen+0x88>
    19f8:	f0 93 d5 03 	sts	0x03D5, r31	; 0x8003d5 <__iob+0x3>
    19fc:	e0 93 d4 03 	sts	0x03D4, r30	; 0x8003d4 <__iob+0x2>
    1a00:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <__iob+0x4>
    1a04:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <__iob+0x5>
    1a08:	89 2b       	or	r24, r25
    1a0a:	21 f4       	brne	.+8      	; 0x1a14 <fdevopen+0x88>
    1a0c:	f0 93 d7 03 	sts	0x03D7, r31	; 0x8003d7 <__iob+0x5>
    1a10:	e0 93 d6 03 	sts	0x03D6, r30	; 0x8003d6 <__iob+0x4>
    1a14:	cf 01       	movw	r24, r30
    1a16:	df 91       	pop	r29
    1a18:	cf 91       	pop	r28
    1a1a:	1f 91       	pop	r17
    1a1c:	0f 91       	pop	r16
    1a1e:	08 95       	ret

00001a20 <printf>:
    1a20:	cf 93       	push	r28
    1a22:	df 93       	push	r29
    1a24:	cd b7       	in	r28, 0x3d	; 61
    1a26:	de b7       	in	r29, 0x3e	; 62
    1a28:	ae 01       	movw	r20, r28
    1a2a:	4a 5f       	subi	r20, 0xFA	; 250
    1a2c:	5f 4f       	sbci	r21, 0xFF	; 255
    1a2e:	fa 01       	movw	r30, r20
    1a30:	61 91       	ld	r22, Z+
    1a32:	71 91       	ld	r23, Z+
    1a34:	af 01       	movw	r20, r30
    1a36:	80 91 d4 03 	lds	r24, 0x03D4	; 0x8003d4 <__iob+0x2>
    1a3a:	90 91 d5 03 	lds	r25, 0x03D5	; 0x8003d5 <__iob+0x3>
    1a3e:	03 d0       	rcall	.+6      	; 0x1a46 <vfprintf>
    1a40:	df 91       	pop	r29
    1a42:	cf 91       	pop	r28
    1a44:	08 95       	ret

00001a46 <vfprintf>:
    1a46:	2f 92       	push	r2
    1a48:	3f 92       	push	r3
    1a4a:	4f 92       	push	r4
    1a4c:	5f 92       	push	r5
    1a4e:	6f 92       	push	r6
    1a50:	7f 92       	push	r7
    1a52:	8f 92       	push	r8
    1a54:	9f 92       	push	r9
    1a56:	af 92       	push	r10
    1a58:	bf 92       	push	r11
    1a5a:	cf 92       	push	r12
    1a5c:	df 92       	push	r13
    1a5e:	ef 92       	push	r14
    1a60:	ff 92       	push	r15
    1a62:	0f 93       	push	r16
    1a64:	1f 93       	push	r17
    1a66:	cf 93       	push	r28
    1a68:	df 93       	push	r29
    1a6a:	cd b7       	in	r28, 0x3d	; 61
    1a6c:	de b7       	in	r29, 0x3e	; 62
    1a6e:	2b 97       	sbiw	r28, 0x0b	; 11
    1a70:	0f b6       	in	r0, 0x3f	; 63
    1a72:	f8 94       	cli
    1a74:	de bf       	out	0x3e, r29	; 62
    1a76:	0f be       	out	0x3f, r0	; 63
    1a78:	cd bf       	out	0x3d, r28	; 61
    1a7a:	6c 01       	movw	r12, r24
    1a7c:	7b 01       	movw	r14, r22
    1a7e:	8a 01       	movw	r16, r20
    1a80:	fc 01       	movw	r30, r24
    1a82:	17 82       	std	Z+7, r1	; 0x07
    1a84:	16 82       	std	Z+6, r1	; 0x06
    1a86:	83 81       	ldd	r24, Z+3	; 0x03
    1a88:	81 ff       	sbrs	r24, 1
    1a8a:	bf c1       	rjmp	.+894    	; 0x1e0a <vfprintf+0x3c4>
    1a8c:	ce 01       	movw	r24, r28
    1a8e:	01 96       	adiw	r24, 0x01	; 1
    1a90:	3c 01       	movw	r6, r24
    1a92:	f6 01       	movw	r30, r12
    1a94:	93 81       	ldd	r25, Z+3	; 0x03
    1a96:	f7 01       	movw	r30, r14
    1a98:	93 fd       	sbrc	r25, 3
    1a9a:	85 91       	lpm	r24, Z+
    1a9c:	93 ff       	sbrs	r25, 3
    1a9e:	81 91       	ld	r24, Z+
    1aa0:	7f 01       	movw	r14, r30
    1aa2:	88 23       	and	r24, r24
    1aa4:	09 f4       	brne	.+2      	; 0x1aa8 <vfprintf+0x62>
    1aa6:	ad c1       	rjmp	.+858    	; 0x1e02 <vfprintf+0x3bc>
    1aa8:	85 32       	cpi	r24, 0x25	; 37
    1aaa:	39 f4       	brne	.+14     	; 0x1aba <vfprintf+0x74>
    1aac:	93 fd       	sbrc	r25, 3
    1aae:	85 91       	lpm	r24, Z+
    1ab0:	93 ff       	sbrs	r25, 3
    1ab2:	81 91       	ld	r24, Z+
    1ab4:	7f 01       	movw	r14, r30
    1ab6:	85 32       	cpi	r24, 0x25	; 37
    1ab8:	21 f4       	brne	.+8      	; 0x1ac2 <vfprintf+0x7c>
    1aba:	b6 01       	movw	r22, r12
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	18 d3       	rcall	.+1584   	; 0x20f0 <fputc>
    1ac0:	e8 cf       	rjmp	.-48     	; 0x1a92 <vfprintf+0x4c>
    1ac2:	91 2c       	mov	r9, r1
    1ac4:	21 2c       	mov	r2, r1
    1ac6:	31 2c       	mov	r3, r1
    1ac8:	ff e1       	ldi	r31, 0x1F	; 31
    1aca:	f3 15       	cp	r31, r3
    1acc:	d8 f0       	brcs	.+54     	; 0x1b04 <vfprintf+0xbe>
    1ace:	8b 32       	cpi	r24, 0x2B	; 43
    1ad0:	79 f0       	breq	.+30     	; 0x1af0 <vfprintf+0xaa>
    1ad2:	38 f4       	brcc	.+14     	; 0x1ae2 <vfprintf+0x9c>
    1ad4:	80 32       	cpi	r24, 0x20	; 32
    1ad6:	79 f0       	breq	.+30     	; 0x1af6 <vfprintf+0xb0>
    1ad8:	83 32       	cpi	r24, 0x23	; 35
    1ada:	a1 f4       	brne	.+40     	; 0x1b04 <vfprintf+0xbe>
    1adc:	23 2d       	mov	r18, r3
    1ade:	20 61       	ori	r18, 0x10	; 16
    1ae0:	1d c0       	rjmp	.+58     	; 0x1b1c <vfprintf+0xd6>
    1ae2:	8d 32       	cpi	r24, 0x2D	; 45
    1ae4:	61 f0       	breq	.+24     	; 0x1afe <vfprintf+0xb8>
    1ae6:	80 33       	cpi	r24, 0x30	; 48
    1ae8:	69 f4       	brne	.+26     	; 0x1b04 <vfprintf+0xbe>
    1aea:	23 2d       	mov	r18, r3
    1aec:	21 60       	ori	r18, 0x01	; 1
    1aee:	16 c0       	rjmp	.+44     	; 0x1b1c <vfprintf+0xd6>
    1af0:	83 2d       	mov	r24, r3
    1af2:	82 60       	ori	r24, 0x02	; 2
    1af4:	38 2e       	mov	r3, r24
    1af6:	e3 2d       	mov	r30, r3
    1af8:	e4 60       	ori	r30, 0x04	; 4
    1afa:	3e 2e       	mov	r3, r30
    1afc:	2a c0       	rjmp	.+84     	; 0x1b52 <vfprintf+0x10c>
    1afe:	f3 2d       	mov	r31, r3
    1b00:	f8 60       	ori	r31, 0x08	; 8
    1b02:	1d c0       	rjmp	.+58     	; 0x1b3e <vfprintf+0xf8>
    1b04:	37 fc       	sbrc	r3, 7
    1b06:	2d c0       	rjmp	.+90     	; 0x1b62 <vfprintf+0x11c>
    1b08:	20 ed       	ldi	r18, 0xD0	; 208
    1b0a:	28 0f       	add	r18, r24
    1b0c:	2a 30       	cpi	r18, 0x0A	; 10
    1b0e:	40 f0       	brcs	.+16     	; 0x1b20 <vfprintf+0xda>
    1b10:	8e 32       	cpi	r24, 0x2E	; 46
    1b12:	b9 f4       	brne	.+46     	; 0x1b42 <vfprintf+0xfc>
    1b14:	36 fc       	sbrc	r3, 6
    1b16:	75 c1       	rjmp	.+746    	; 0x1e02 <vfprintf+0x3bc>
    1b18:	23 2d       	mov	r18, r3
    1b1a:	20 64       	ori	r18, 0x40	; 64
    1b1c:	32 2e       	mov	r3, r18
    1b1e:	19 c0       	rjmp	.+50     	; 0x1b52 <vfprintf+0x10c>
    1b20:	36 fe       	sbrs	r3, 6
    1b22:	06 c0       	rjmp	.+12     	; 0x1b30 <vfprintf+0xea>
    1b24:	8a e0       	ldi	r24, 0x0A	; 10
    1b26:	98 9e       	mul	r9, r24
    1b28:	20 0d       	add	r18, r0
    1b2a:	11 24       	eor	r1, r1
    1b2c:	92 2e       	mov	r9, r18
    1b2e:	11 c0       	rjmp	.+34     	; 0x1b52 <vfprintf+0x10c>
    1b30:	ea e0       	ldi	r30, 0x0A	; 10
    1b32:	2e 9e       	mul	r2, r30
    1b34:	20 0d       	add	r18, r0
    1b36:	11 24       	eor	r1, r1
    1b38:	22 2e       	mov	r2, r18
    1b3a:	f3 2d       	mov	r31, r3
    1b3c:	f0 62       	ori	r31, 0x20	; 32
    1b3e:	3f 2e       	mov	r3, r31
    1b40:	08 c0       	rjmp	.+16     	; 0x1b52 <vfprintf+0x10c>
    1b42:	8c 36       	cpi	r24, 0x6C	; 108
    1b44:	21 f4       	brne	.+8      	; 0x1b4e <vfprintf+0x108>
    1b46:	83 2d       	mov	r24, r3
    1b48:	80 68       	ori	r24, 0x80	; 128
    1b4a:	38 2e       	mov	r3, r24
    1b4c:	02 c0       	rjmp	.+4      	; 0x1b52 <vfprintf+0x10c>
    1b4e:	88 36       	cpi	r24, 0x68	; 104
    1b50:	41 f4       	brne	.+16     	; 0x1b62 <vfprintf+0x11c>
    1b52:	f7 01       	movw	r30, r14
    1b54:	93 fd       	sbrc	r25, 3
    1b56:	85 91       	lpm	r24, Z+
    1b58:	93 ff       	sbrs	r25, 3
    1b5a:	81 91       	ld	r24, Z+
    1b5c:	7f 01       	movw	r14, r30
    1b5e:	81 11       	cpse	r24, r1
    1b60:	b3 cf       	rjmp	.-154    	; 0x1ac8 <vfprintf+0x82>
    1b62:	98 2f       	mov	r25, r24
    1b64:	9f 7d       	andi	r25, 0xDF	; 223
    1b66:	95 54       	subi	r25, 0x45	; 69
    1b68:	93 30       	cpi	r25, 0x03	; 3
    1b6a:	28 f4       	brcc	.+10     	; 0x1b76 <vfprintf+0x130>
    1b6c:	0c 5f       	subi	r16, 0xFC	; 252
    1b6e:	1f 4f       	sbci	r17, 0xFF	; 255
    1b70:	9f e3       	ldi	r25, 0x3F	; 63
    1b72:	99 83       	std	Y+1, r25	; 0x01
    1b74:	0d c0       	rjmp	.+26     	; 0x1b90 <vfprintf+0x14a>
    1b76:	83 36       	cpi	r24, 0x63	; 99
    1b78:	31 f0       	breq	.+12     	; 0x1b86 <vfprintf+0x140>
    1b7a:	83 37       	cpi	r24, 0x73	; 115
    1b7c:	71 f0       	breq	.+28     	; 0x1b9a <vfprintf+0x154>
    1b7e:	83 35       	cpi	r24, 0x53	; 83
    1b80:	09 f0       	breq	.+2      	; 0x1b84 <vfprintf+0x13e>
    1b82:	55 c0       	rjmp	.+170    	; 0x1c2e <vfprintf+0x1e8>
    1b84:	20 c0       	rjmp	.+64     	; 0x1bc6 <vfprintf+0x180>
    1b86:	f8 01       	movw	r30, r16
    1b88:	80 81       	ld	r24, Z
    1b8a:	89 83       	std	Y+1, r24	; 0x01
    1b8c:	0e 5f       	subi	r16, 0xFE	; 254
    1b8e:	1f 4f       	sbci	r17, 0xFF	; 255
    1b90:	88 24       	eor	r8, r8
    1b92:	83 94       	inc	r8
    1b94:	91 2c       	mov	r9, r1
    1b96:	53 01       	movw	r10, r6
    1b98:	12 c0       	rjmp	.+36     	; 0x1bbe <vfprintf+0x178>
    1b9a:	28 01       	movw	r4, r16
    1b9c:	f2 e0       	ldi	r31, 0x02	; 2
    1b9e:	4f 0e       	add	r4, r31
    1ba0:	51 1c       	adc	r5, r1
    1ba2:	f8 01       	movw	r30, r16
    1ba4:	a0 80       	ld	r10, Z
    1ba6:	b1 80       	ldd	r11, Z+1	; 0x01
    1ba8:	36 fe       	sbrs	r3, 6
    1baa:	03 c0       	rjmp	.+6      	; 0x1bb2 <vfprintf+0x16c>
    1bac:	69 2d       	mov	r22, r9
    1bae:	70 e0       	ldi	r23, 0x00	; 0
    1bb0:	02 c0       	rjmp	.+4      	; 0x1bb6 <vfprintf+0x170>
    1bb2:	6f ef       	ldi	r22, 0xFF	; 255
    1bb4:	7f ef       	ldi	r23, 0xFF	; 255
    1bb6:	c5 01       	movw	r24, r10
    1bb8:	90 d2       	rcall	.+1312   	; 0x20da <strnlen>
    1bba:	4c 01       	movw	r8, r24
    1bbc:	82 01       	movw	r16, r4
    1bbe:	f3 2d       	mov	r31, r3
    1bc0:	ff 77       	andi	r31, 0x7F	; 127
    1bc2:	3f 2e       	mov	r3, r31
    1bc4:	15 c0       	rjmp	.+42     	; 0x1bf0 <vfprintf+0x1aa>
    1bc6:	28 01       	movw	r4, r16
    1bc8:	22 e0       	ldi	r18, 0x02	; 2
    1bca:	42 0e       	add	r4, r18
    1bcc:	51 1c       	adc	r5, r1
    1bce:	f8 01       	movw	r30, r16
    1bd0:	a0 80       	ld	r10, Z
    1bd2:	b1 80       	ldd	r11, Z+1	; 0x01
    1bd4:	36 fe       	sbrs	r3, 6
    1bd6:	03 c0       	rjmp	.+6      	; 0x1bde <vfprintf+0x198>
    1bd8:	69 2d       	mov	r22, r9
    1bda:	70 e0       	ldi	r23, 0x00	; 0
    1bdc:	02 c0       	rjmp	.+4      	; 0x1be2 <vfprintf+0x19c>
    1bde:	6f ef       	ldi	r22, 0xFF	; 255
    1be0:	7f ef       	ldi	r23, 0xFF	; 255
    1be2:	c5 01       	movw	r24, r10
    1be4:	68 d2       	rcall	.+1232   	; 0x20b6 <strnlen_P>
    1be6:	4c 01       	movw	r8, r24
    1be8:	f3 2d       	mov	r31, r3
    1bea:	f0 68       	ori	r31, 0x80	; 128
    1bec:	3f 2e       	mov	r3, r31
    1bee:	82 01       	movw	r16, r4
    1bf0:	33 fc       	sbrc	r3, 3
    1bf2:	19 c0       	rjmp	.+50     	; 0x1c26 <vfprintf+0x1e0>
    1bf4:	82 2d       	mov	r24, r2
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	88 16       	cp	r8, r24
    1bfa:	99 06       	cpc	r9, r25
    1bfc:	a0 f4       	brcc	.+40     	; 0x1c26 <vfprintf+0x1e0>
    1bfe:	b6 01       	movw	r22, r12
    1c00:	80 e2       	ldi	r24, 0x20	; 32
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	75 d2       	rcall	.+1258   	; 0x20f0 <fputc>
    1c06:	2a 94       	dec	r2
    1c08:	f5 cf       	rjmp	.-22     	; 0x1bf4 <vfprintf+0x1ae>
    1c0a:	f5 01       	movw	r30, r10
    1c0c:	37 fc       	sbrc	r3, 7
    1c0e:	85 91       	lpm	r24, Z+
    1c10:	37 fe       	sbrs	r3, 7
    1c12:	81 91       	ld	r24, Z+
    1c14:	5f 01       	movw	r10, r30
    1c16:	b6 01       	movw	r22, r12
    1c18:	90 e0       	ldi	r25, 0x00	; 0
    1c1a:	6a d2       	rcall	.+1236   	; 0x20f0 <fputc>
    1c1c:	21 10       	cpse	r2, r1
    1c1e:	2a 94       	dec	r2
    1c20:	21 e0       	ldi	r18, 0x01	; 1
    1c22:	82 1a       	sub	r8, r18
    1c24:	91 08       	sbc	r9, r1
    1c26:	81 14       	cp	r8, r1
    1c28:	91 04       	cpc	r9, r1
    1c2a:	79 f7       	brne	.-34     	; 0x1c0a <vfprintf+0x1c4>
    1c2c:	e1 c0       	rjmp	.+450    	; 0x1df0 <vfprintf+0x3aa>
    1c2e:	84 36       	cpi	r24, 0x64	; 100
    1c30:	11 f0       	breq	.+4      	; 0x1c36 <vfprintf+0x1f0>
    1c32:	89 36       	cpi	r24, 0x69	; 105
    1c34:	39 f5       	brne	.+78     	; 0x1c84 <vfprintf+0x23e>
    1c36:	f8 01       	movw	r30, r16
    1c38:	37 fe       	sbrs	r3, 7
    1c3a:	07 c0       	rjmp	.+14     	; 0x1c4a <vfprintf+0x204>
    1c3c:	60 81       	ld	r22, Z
    1c3e:	71 81       	ldd	r23, Z+1	; 0x01
    1c40:	82 81       	ldd	r24, Z+2	; 0x02
    1c42:	93 81       	ldd	r25, Z+3	; 0x03
    1c44:	0c 5f       	subi	r16, 0xFC	; 252
    1c46:	1f 4f       	sbci	r17, 0xFF	; 255
    1c48:	08 c0       	rjmp	.+16     	; 0x1c5a <vfprintf+0x214>
    1c4a:	60 81       	ld	r22, Z
    1c4c:	71 81       	ldd	r23, Z+1	; 0x01
    1c4e:	07 2e       	mov	r0, r23
    1c50:	00 0c       	add	r0, r0
    1c52:	88 0b       	sbc	r24, r24
    1c54:	99 0b       	sbc	r25, r25
    1c56:	0e 5f       	subi	r16, 0xFE	; 254
    1c58:	1f 4f       	sbci	r17, 0xFF	; 255
    1c5a:	f3 2d       	mov	r31, r3
    1c5c:	ff 76       	andi	r31, 0x6F	; 111
    1c5e:	3f 2e       	mov	r3, r31
    1c60:	97 ff       	sbrs	r25, 7
    1c62:	09 c0       	rjmp	.+18     	; 0x1c76 <vfprintf+0x230>
    1c64:	90 95       	com	r25
    1c66:	80 95       	com	r24
    1c68:	70 95       	com	r23
    1c6a:	61 95       	neg	r22
    1c6c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c6e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c70:	9f 4f       	sbci	r25, 0xFF	; 255
    1c72:	f0 68       	ori	r31, 0x80	; 128
    1c74:	3f 2e       	mov	r3, r31
    1c76:	2a e0       	ldi	r18, 0x0A	; 10
    1c78:	30 e0       	ldi	r19, 0x00	; 0
    1c7a:	a3 01       	movw	r20, r6
    1c7c:	75 d2       	rcall	.+1258   	; 0x2168 <__ultoa_invert>
    1c7e:	88 2e       	mov	r8, r24
    1c80:	86 18       	sub	r8, r6
    1c82:	44 c0       	rjmp	.+136    	; 0x1d0c <vfprintf+0x2c6>
    1c84:	85 37       	cpi	r24, 0x75	; 117
    1c86:	31 f4       	brne	.+12     	; 0x1c94 <vfprintf+0x24e>
    1c88:	23 2d       	mov	r18, r3
    1c8a:	2f 7e       	andi	r18, 0xEF	; 239
    1c8c:	b2 2e       	mov	r11, r18
    1c8e:	2a e0       	ldi	r18, 0x0A	; 10
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	25 c0       	rjmp	.+74     	; 0x1cde <vfprintf+0x298>
    1c94:	93 2d       	mov	r25, r3
    1c96:	99 7f       	andi	r25, 0xF9	; 249
    1c98:	b9 2e       	mov	r11, r25
    1c9a:	8f 36       	cpi	r24, 0x6F	; 111
    1c9c:	c1 f0       	breq	.+48     	; 0x1cce <vfprintf+0x288>
    1c9e:	18 f4       	brcc	.+6      	; 0x1ca6 <vfprintf+0x260>
    1ca0:	88 35       	cpi	r24, 0x58	; 88
    1ca2:	79 f0       	breq	.+30     	; 0x1cc2 <vfprintf+0x27c>
    1ca4:	ae c0       	rjmp	.+348    	; 0x1e02 <vfprintf+0x3bc>
    1ca6:	80 37       	cpi	r24, 0x70	; 112
    1ca8:	19 f0       	breq	.+6      	; 0x1cb0 <vfprintf+0x26a>
    1caa:	88 37       	cpi	r24, 0x78	; 120
    1cac:	21 f0       	breq	.+8      	; 0x1cb6 <vfprintf+0x270>
    1cae:	a9 c0       	rjmp	.+338    	; 0x1e02 <vfprintf+0x3bc>
    1cb0:	e9 2f       	mov	r30, r25
    1cb2:	e0 61       	ori	r30, 0x10	; 16
    1cb4:	be 2e       	mov	r11, r30
    1cb6:	b4 fe       	sbrs	r11, 4
    1cb8:	0d c0       	rjmp	.+26     	; 0x1cd4 <vfprintf+0x28e>
    1cba:	fb 2d       	mov	r31, r11
    1cbc:	f4 60       	ori	r31, 0x04	; 4
    1cbe:	bf 2e       	mov	r11, r31
    1cc0:	09 c0       	rjmp	.+18     	; 0x1cd4 <vfprintf+0x28e>
    1cc2:	34 fe       	sbrs	r3, 4
    1cc4:	0a c0       	rjmp	.+20     	; 0x1cda <vfprintf+0x294>
    1cc6:	29 2f       	mov	r18, r25
    1cc8:	26 60       	ori	r18, 0x06	; 6
    1cca:	b2 2e       	mov	r11, r18
    1ccc:	06 c0       	rjmp	.+12     	; 0x1cda <vfprintf+0x294>
    1cce:	28 e0       	ldi	r18, 0x08	; 8
    1cd0:	30 e0       	ldi	r19, 0x00	; 0
    1cd2:	05 c0       	rjmp	.+10     	; 0x1cde <vfprintf+0x298>
    1cd4:	20 e1       	ldi	r18, 0x10	; 16
    1cd6:	30 e0       	ldi	r19, 0x00	; 0
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <vfprintf+0x298>
    1cda:	20 e1       	ldi	r18, 0x10	; 16
    1cdc:	32 e0       	ldi	r19, 0x02	; 2
    1cde:	f8 01       	movw	r30, r16
    1ce0:	b7 fe       	sbrs	r11, 7
    1ce2:	07 c0       	rjmp	.+14     	; 0x1cf2 <vfprintf+0x2ac>
    1ce4:	60 81       	ld	r22, Z
    1ce6:	71 81       	ldd	r23, Z+1	; 0x01
    1ce8:	82 81       	ldd	r24, Z+2	; 0x02
    1cea:	93 81       	ldd	r25, Z+3	; 0x03
    1cec:	0c 5f       	subi	r16, 0xFC	; 252
    1cee:	1f 4f       	sbci	r17, 0xFF	; 255
    1cf0:	06 c0       	rjmp	.+12     	; 0x1cfe <vfprintf+0x2b8>
    1cf2:	60 81       	ld	r22, Z
    1cf4:	71 81       	ldd	r23, Z+1	; 0x01
    1cf6:	80 e0       	ldi	r24, 0x00	; 0
    1cf8:	90 e0       	ldi	r25, 0x00	; 0
    1cfa:	0e 5f       	subi	r16, 0xFE	; 254
    1cfc:	1f 4f       	sbci	r17, 0xFF	; 255
    1cfe:	a3 01       	movw	r20, r6
    1d00:	33 d2       	rcall	.+1126   	; 0x2168 <__ultoa_invert>
    1d02:	88 2e       	mov	r8, r24
    1d04:	86 18       	sub	r8, r6
    1d06:	fb 2d       	mov	r31, r11
    1d08:	ff 77       	andi	r31, 0x7F	; 127
    1d0a:	3f 2e       	mov	r3, r31
    1d0c:	36 fe       	sbrs	r3, 6
    1d0e:	0d c0       	rjmp	.+26     	; 0x1d2a <vfprintf+0x2e4>
    1d10:	23 2d       	mov	r18, r3
    1d12:	2e 7f       	andi	r18, 0xFE	; 254
    1d14:	a2 2e       	mov	r10, r18
    1d16:	89 14       	cp	r8, r9
    1d18:	58 f4       	brcc	.+22     	; 0x1d30 <vfprintf+0x2ea>
    1d1a:	34 fe       	sbrs	r3, 4
    1d1c:	0b c0       	rjmp	.+22     	; 0x1d34 <vfprintf+0x2ee>
    1d1e:	32 fc       	sbrc	r3, 2
    1d20:	09 c0       	rjmp	.+18     	; 0x1d34 <vfprintf+0x2ee>
    1d22:	83 2d       	mov	r24, r3
    1d24:	8e 7e       	andi	r24, 0xEE	; 238
    1d26:	a8 2e       	mov	r10, r24
    1d28:	05 c0       	rjmp	.+10     	; 0x1d34 <vfprintf+0x2ee>
    1d2a:	b8 2c       	mov	r11, r8
    1d2c:	a3 2c       	mov	r10, r3
    1d2e:	03 c0       	rjmp	.+6      	; 0x1d36 <vfprintf+0x2f0>
    1d30:	b8 2c       	mov	r11, r8
    1d32:	01 c0       	rjmp	.+2      	; 0x1d36 <vfprintf+0x2f0>
    1d34:	b9 2c       	mov	r11, r9
    1d36:	a4 fe       	sbrs	r10, 4
    1d38:	0f c0       	rjmp	.+30     	; 0x1d58 <vfprintf+0x312>
    1d3a:	fe 01       	movw	r30, r28
    1d3c:	e8 0d       	add	r30, r8
    1d3e:	f1 1d       	adc	r31, r1
    1d40:	80 81       	ld	r24, Z
    1d42:	80 33       	cpi	r24, 0x30	; 48
    1d44:	21 f4       	brne	.+8      	; 0x1d4e <vfprintf+0x308>
    1d46:	9a 2d       	mov	r25, r10
    1d48:	99 7e       	andi	r25, 0xE9	; 233
    1d4a:	a9 2e       	mov	r10, r25
    1d4c:	09 c0       	rjmp	.+18     	; 0x1d60 <vfprintf+0x31a>
    1d4e:	a2 fe       	sbrs	r10, 2
    1d50:	06 c0       	rjmp	.+12     	; 0x1d5e <vfprintf+0x318>
    1d52:	b3 94       	inc	r11
    1d54:	b3 94       	inc	r11
    1d56:	04 c0       	rjmp	.+8      	; 0x1d60 <vfprintf+0x31a>
    1d58:	8a 2d       	mov	r24, r10
    1d5a:	86 78       	andi	r24, 0x86	; 134
    1d5c:	09 f0       	breq	.+2      	; 0x1d60 <vfprintf+0x31a>
    1d5e:	b3 94       	inc	r11
    1d60:	a3 fc       	sbrc	r10, 3
    1d62:	10 c0       	rjmp	.+32     	; 0x1d84 <vfprintf+0x33e>
    1d64:	a0 fe       	sbrs	r10, 0
    1d66:	06 c0       	rjmp	.+12     	; 0x1d74 <vfprintf+0x32e>
    1d68:	b2 14       	cp	r11, r2
    1d6a:	80 f4       	brcc	.+32     	; 0x1d8c <vfprintf+0x346>
    1d6c:	28 0c       	add	r2, r8
    1d6e:	92 2c       	mov	r9, r2
    1d70:	9b 18       	sub	r9, r11
    1d72:	0d c0       	rjmp	.+26     	; 0x1d8e <vfprintf+0x348>
    1d74:	b2 14       	cp	r11, r2
    1d76:	58 f4       	brcc	.+22     	; 0x1d8e <vfprintf+0x348>
    1d78:	b6 01       	movw	r22, r12
    1d7a:	80 e2       	ldi	r24, 0x20	; 32
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	b8 d1       	rcall	.+880    	; 0x20f0 <fputc>
    1d80:	b3 94       	inc	r11
    1d82:	f8 cf       	rjmp	.-16     	; 0x1d74 <vfprintf+0x32e>
    1d84:	b2 14       	cp	r11, r2
    1d86:	18 f4       	brcc	.+6      	; 0x1d8e <vfprintf+0x348>
    1d88:	2b 18       	sub	r2, r11
    1d8a:	02 c0       	rjmp	.+4      	; 0x1d90 <vfprintf+0x34a>
    1d8c:	98 2c       	mov	r9, r8
    1d8e:	21 2c       	mov	r2, r1
    1d90:	a4 fe       	sbrs	r10, 4
    1d92:	0f c0       	rjmp	.+30     	; 0x1db2 <vfprintf+0x36c>
    1d94:	b6 01       	movw	r22, r12
    1d96:	80 e3       	ldi	r24, 0x30	; 48
    1d98:	90 e0       	ldi	r25, 0x00	; 0
    1d9a:	aa d1       	rcall	.+852    	; 0x20f0 <fputc>
    1d9c:	a2 fe       	sbrs	r10, 2
    1d9e:	16 c0       	rjmp	.+44     	; 0x1dcc <vfprintf+0x386>
    1da0:	a1 fc       	sbrc	r10, 1
    1da2:	03 c0       	rjmp	.+6      	; 0x1daa <vfprintf+0x364>
    1da4:	88 e7       	ldi	r24, 0x78	; 120
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	02 c0       	rjmp	.+4      	; 0x1dae <vfprintf+0x368>
    1daa:	88 e5       	ldi	r24, 0x58	; 88
    1dac:	90 e0       	ldi	r25, 0x00	; 0
    1dae:	b6 01       	movw	r22, r12
    1db0:	0c c0       	rjmp	.+24     	; 0x1dca <vfprintf+0x384>
    1db2:	8a 2d       	mov	r24, r10
    1db4:	86 78       	andi	r24, 0x86	; 134
    1db6:	51 f0       	breq	.+20     	; 0x1dcc <vfprintf+0x386>
    1db8:	a1 fe       	sbrs	r10, 1
    1dba:	02 c0       	rjmp	.+4      	; 0x1dc0 <vfprintf+0x37a>
    1dbc:	8b e2       	ldi	r24, 0x2B	; 43
    1dbe:	01 c0       	rjmp	.+2      	; 0x1dc2 <vfprintf+0x37c>
    1dc0:	80 e2       	ldi	r24, 0x20	; 32
    1dc2:	a7 fc       	sbrc	r10, 7
    1dc4:	8d e2       	ldi	r24, 0x2D	; 45
    1dc6:	b6 01       	movw	r22, r12
    1dc8:	90 e0       	ldi	r25, 0x00	; 0
    1dca:	92 d1       	rcall	.+804    	; 0x20f0 <fputc>
    1dcc:	89 14       	cp	r8, r9
    1dce:	30 f4       	brcc	.+12     	; 0x1ddc <vfprintf+0x396>
    1dd0:	b6 01       	movw	r22, r12
    1dd2:	80 e3       	ldi	r24, 0x30	; 48
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	8c d1       	rcall	.+792    	; 0x20f0 <fputc>
    1dd8:	9a 94       	dec	r9
    1dda:	f8 cf       	rjmp	.-16     	; 0x1dcc <vfprintf+0x386>
    1ddc:	8a 94       	dec	r8
    1dde:	f3 01       	movw	r30, r6
    1de0:	e8 0d       	add	r30, r8
    1de2:	f1 1d       	adc	r31, r1
    1de4:	80 81       	ld	r24, Z
    1de6:	b6 01       	movw	r22, r12
    1de8:	90 e0       	ldi	r25, 0x00	; 0
    1dea:	82 d1       	rcall	.+772    	; 0x20f0 <fputc>
    1dec:	81 10       	cpse	r8, r1
    1dee:	f6 cf       	rjmp	.-20     	; 0x1ddc <vfprintf+0x396>
    1df0:	22 20       	and	r2, r2
    1df2:	09 f4       	brne	.+2      	; 0x1df6 <vfprintf+0x3b0>
    1df4:	4e ce       	rjmp	.-868    	; 0x1a92 <vfprintf+0x4c>
    1df6:	b6 01       	movw	r22, r12
    1df8:	80 e2       	ldi	r24, 0x20	; 32
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	79 d1       	rcall	.+754    	; 0x20f0 <fputc>
    1dfe:	2a 94       	dec	r2
    1e00:	f7 cf       	rjmp	.-18     	; 0x1df0 <vfprintf+0x3aa>
    1e02:	f6 01       	movw	r30, r12
    1e04:	86 81       	ldd	r24, Z+6	; 0x06
    1e06:	97 81       	ldd	r25, Z+7	; 0x07
    1e08:	02 c0       	rjmp	.+4      	; 0x1e0e <vfprintf+0x3c8>
    1e0a:	8f ef       	ldi	r24, 0xFF	; 255
    1e0c:	9f ef       	ldi	r25, 0xFF	; 255
    1e0e:	2b 96       	adiw	r28, 0x0b	; 11
    1e10:	0f b6       	in	r0, 0x3f	; 63
    1e12:	f8 94       	cli
    1e14:	de bf       	out	0x3e, r29	; 62
    1e16:	0f be       	out	0x3f, r0	; 63
    1e18:	cd bf       	out	0x3d, r28	; 61
    1e1a:	df 91       	pop	r29
    1e1c:	cf 91       	pop	r28
    1e1e:	1f 91       	pop	r17
    1e20:	0f 91       	pop	r16
    1e22:	ff 90       	pop	r15
    1e24:	ef 90       	pop	r14
    1e26:	df 90       	pop	r13
    1e28:	cf 90       	pop	r12
    1e2a:	bf 90       	pop	r11
    1e2c:	af 90       	pop	r10
    1e2e:	9f 90       	pop	r9
    1e30:	8f 90       	pop	r8
    1e32:	7f 90       	pop	r7
    1e34:	6f 90       	pop	r6
    1e36:	5f 90       	pop	r5
    1e38:	4f 90       	pop	r4
    1e3a:	3f 90       	pop	r3
    1e3c:	2f 90       	pop	r2
    1e3e:	08 95       	ret

00001e40 <calloc>:
    1e40:	0f 93       	push	r16
    1e42:	1f 93       	push	r17
    1e44:	cf 93       	push	r28
    1e46:	df 93       	push	r29
    1e48:	86 9f       	mul	r24, r22
    1e4a:	80 01       	movw	r16, r0
    1e4c:	87 9f       	mul	r24, r23
    1e4e:	10 0d       	add	r17, r0
    1e50:	96 9f       	mul	r25, r22
    1e52:	10 0d       	add	r17, r0
    1e54:	11 24       	eor	r1, r1
    1e56:	c8 01       	movw	r24, r16
    1e58:	0d d0       	rcall	.+26     	; 0x1e74 <malloc>
    1e5a:	ec 01       	movw	r28, r24
    1e5c:	00 97       	sbiw	r24, 0x00	; 0
    1e5e:	21 f0       	breq	.+8      	; 0x1e68 <calloc+0x28>
    1e60:	a8 01       	movw	r20, r16
    1e62:	60 e0       	ldi	r22, 0x00	; 0
    1e64:	70 e0       	ldi	r23, 0x00	; 0
    1e66:	32 d1       	rcall	.+612    	; 0x20cc <memset>
    1e68:	ce 01       	movw	r24, r28
    1e6a:	df 91       	pop	r29
    1e6c:	cf 91       	pop	r28
    1e6e:	1f 91       	pop	r17
    1e70:	0f 91       	pop	r16
    1e72:	08 95       	ret

00001e74 <malloc>:
    1e74:	0f 93       	push	r16
    1e76:	1f 93       	push	r17
    1e78:	cf 93       	push	r28
    1e7a:	df 93       	push	r29
    1e7c:	82 30       	cpi	r24, 0x02	; 2
    1e7e:	91 05       	cpc	r25, r1
    1e80:	10 f4       	brcc	.+4      	; 0x1e86 <malloc+0x12>
    1e82:	82 e0       	ldi	r24, 0x02	; 2
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	e0 91 da 03 	lds	r30, 0x03DA	; 0x8003da <__flp>
    1e8a:	f0 91 db 03 	lds	r31, 0x03DB	; 0x8003db <__flp+0x1>
    1e8e:	20 e0       	ldi	r18, 0x00	; 0
    1e90:	30 e0       	ldi	r19, 0x00	; 0
    1e92:	a0 e0       	ldi	r26, 0x00	; 0
    1e94:	b0 e0       	ldi	r27, 0x00	; 0
    1e96:	30 97       	sbiw	r30, 0x00	; 0
    1e98:	19 f1       	breq	.+70     	; 0x1ee0 <malloc+0x6c>
    1e9a:	40 81       	ld	r20, Z
    1e9c:	51 81       	ldd	r21, Z+1	; 0x01
    1e9e:	02 81       	ldd	r16, Z+2	; 0x02
    1ea0:	13 81       	ldd	r17, Z+3	; 0x03
    1ea2:	48 17       	cp	r20, r24
    1ea4:	59 07       	cpc	r21, r25
    1ea6:	c8 f0       	brcs	.+50     	; 0x1eda <malloc+0x66>
    1ea8:	84 17       	cp	r24, r20
    1eaa:	95 07       	cpc	r25, r21
    1eac:	69 f4       	brne	.+26     	; 0x1ec8 <malloc+0x54>
    1eae:	10 97       	sbiw	r26, 0x00	; 0
    1eb0:	31 f0       	breq	.+12     	; 0x1ebe <malloc+0x4a>
    1eb2:	12 96       	adiw	r26, 0x02	; 2
    1eb4:	0c 93       	st	X, r16
    1eb6:	12 97       	sbiw	r26, 0x02	; 2
    1eb8:	13 96       	adiw	r26, 0x03	; 3
    1eba:	1c 93       	st	X, r17
    1ebc:	27 c0       	rjmp	.+78     	; 0x1f0c <malloc+0x98>
    1ebe:	00 93 da 03 	sts	0x03DA, r16	; 0x8003da <__flp>
    1ec2:	10 93 db 03 	sts	0x03DB, r17	; 0x8003db <__flp+0x1>
    1ec6:	22 c0       	rjmp	.+68     	; 0x1f0c <malloc+0x98>
    1ec8:	21 15       	cp	r18, r1
    1eca:	31 05       	cpc	r19, r1
    1ecc:	19 f0       	breq	.+6      	; 0x1ed4 <malloc+0x60>
    1ece:	42 17       	cp	r20, r18
    1ed0:	53 07       	cpc	r21, r19
    1ed2:	18 f4       	brcc	.+6      	; 0x1eda <malloc+0x66>
    1ed4:	9a 01       	movw	r18, r20
    1ed6:	bd 01       	movw	r22, r26
    1ed8:	ef 01       	movw	r28, r30
    1eda:	df 01       	movw	r26, r30
    1edc:	f8 01       	movw	r30, r16
    1ede:	db cf       	rjmp	.-74     	; 0x1e96 <malloc+0x22>
    1ee0:	21 15       	cp	r18, r1
    1ee2:	31 05       	cpc	r19, r1
    1ee4:	f9 f0       	breq	.+62     	; 0x1f24 <malloc+0xb0>
    1ee6:	28 1b       	sub	r18, r24
    1ee8:	39 0b       	sbc	r19, r25
    1eea:	24 30       	cpi	r18, 0x04	; 4
    1eec:	31 05       	cpc	r19, r1
    1eee:	80 f4       	brcc	.+32     	; 0x1f10 <malloc+0x9c>
    1ef0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef2:	9b 81       	ldd	r25, Y+3	; 0x03
    1ef4:	61 15       	cp	r22, r1
    1ef6:	71 05       	cpc	r23, r1
    1ef8:	21 f0       	breq	.+8      	; 0x1f02 <malloc+0x8e>
    1efa:	fb 01       	movw	r30, r22
    1efc:	93 83       	std	Z+3, r25	; 0x03
    1efe:	82 83       	std	Z+2, r24	; 0x02
    1f00:	04 c0       	rjmp	.+8      	; 0x1f0a <malloc+0x96>
    1f02:	90 93 db 03 	sts	0x03DB, r25	; 0x8003db <__flp+0x1>
    1f06:	80 93 da 03 	sts	0x03DA, r24	; 0x8003da <__flp>
    1f0a:	fe 01       	movw	r30, r28
    1f0c:	32 96       	adiw	r30, 0x02	; 2
    1f0e:	44 c0       	rjmp	.+136    	; 0x1f98 <malloc+0x124>
    1f10:	fe 01       	movw	r30, r28
    1f12:	e2 0f       	add	r30, r18
    1f14:	f3 1f       	adc	r31, r19
    1f16:	81 93       	st	Z+, r24
    1f18:	91 93       	st	Z+, r25
    1f1a:	22 50       	subi	r18, 0x02	; 2
    1f1c:	31 09       	sbc	r19, r1
    1f1e:	39 83       	std	Y+1, r19	; 0x01
    1f20:	28 83       	st	Y, r18
    1f22:	3a c0       	rjmp	.+116    	; 0x1f98 <malloc+0x124>
    1f24:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <__brkval>
    1f28:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <__brkval+0x1>
    1f2c:	23 2b       	or	r18, r19
    1f2e:	41 f4       	brne	.+16     	; 0x1f40 <malloc+0xcc>
    1f30:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1f34:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1f38:	30 93 d9 03 	sts	0x03D9, r19	; 0x8003d9 <__brkval+0x1>
    1f3c:	20 93 d8 03 	sts	0x03D8, r18	; 0x8003d8 <__brkval>
    1f40:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1f44:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1f48:	21 15       	cp	r18, r1
    1f4a:	31 05       	cpc	r19, r1
    1f4c:	41 f4       	brne	.+16     	; 0x1f5e <malloc+0xea>
    1f4e:	2d b7       	in	r18, 0x3d	; 61
    1f50:	3e b7       	in	r19, 0x3e	; 62
    1f52:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1f56:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1f5a:	24 1b       	sub	r18, r20
    1f5c:	35 0b       	sbc	r19, r21
    1f5e:	e0 91 d8 03 	lds	r30, 0x03D8	; 0x8003d8 <__brkval>
    1f62:	f0 91 d9 03 	lds	r31, 0x03D9	; 0x8003d9 <__brkval+0x1>
    1f66:	e2 17       	cp	r30, r18
    1f68:	f3 07       	cpc	r31, r19
    1f6a:	a0 f4       	brcc	.+40     	; 0x1f94 <malloc+0x120>
    1f6c:	2e 1b       	sub	r18, r30
    1f6e:	3f 0b       	sbc	r19, r31
    1f70:	28 17       	cp	r18, r24
    1f72:	39 07       	cpc	r19, r25
    1f74:	78 f0       	brcs	.+30     	; 0x1f94 <malloc+0x120>
    1f76:	ac 01       	movw	r20, r24
    1f78:	4e 5f       	subi	r20, 0xFE	; 254
    1f7a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f7c:	24 17       	cp	r18, r20
    1f7e:	35 07       	cpc	r19, r21
    1f80:	48 f0       	brcs	.+18     	; 0x1f94 <malloc+0x120>
    1f82:	4e 0f       	add	r20, r30
    1f84:	5f 1f       	adc	r21, r31
    1f86:	50 93 d9 03 	sts	0x03D9, r21	; 0x8003d9 <__brkval+0x1>
    1f8a:	40 93 d8 03 	sts	0x03D8, r20	; 0x8003d8 <__brkval>
    1f8e:	81 93       	st	Z+, r24
    1f90:	91 93       	st	Z+, r25
    1f92:	02 c0       	rjmp	.+4      	; 0x1f98 <malloc+0x124>
    1f94:	e0 e0       	ldi	r30, 0x00	; 0
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	cf 01       	movw	r24, r30
    1f9a:	df 91       	pop	r29
    1f9c:	cf 91       	pop	r28
    1f9e:	1f 91       	pop	r17
    1fa0:	0f 91       	pop	r16
    1fa2:	08 95       	ret

00001fa4 <free>:
    1fa4:	cf 93       	push	r28
    1fa6:	df 93       	push	r29
    1fa8:	00 97       	sbiw	r24, 0x00	; 0
    1faa:	09 f4       	brne	.+2      	; 0x1fae <free+0xa>
    1fac:	81 c0       	rjmp	.+258    	; 0x20b0 <free+0x10c>
    1fae:	fc 01       	movw	r30, r24
    1fb0:	32 97       	sbiw	r30, 0x02	; 2
    1fb2:	13 82       	std	Z+3, r1	; 0x03
    1fb4:	12 82       	std	Z+2, r1	; 0x02
    1fb6:	a0 91 da 03 	lds	r26, 0x03DA	; 0x8003da <__flp>
    1fba:	b0 91 db 03 	lds	r27, 0x03DB	; 0x8003db <__flp+0x1>
    1fbe:	10 97       	sbiw	r26, 0x00	; 0
    1fc0:	81 f4       	brne	.+32     	; 0x1fe2 <free+0x3e>
    1fc2:	20 81       	ld	r18, Z
    1fc4:	31 81       	ldd	r19, Z+1	; 0x01
    1fc6:	82 0f       	add	r24, r18
    1fc8:	93 1f       	adc	r25, r19
    1fca:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <__brkval>
    1fce:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <__brkval+0x1>
    1fd2:	28 17       	cp	r18, r24
    1fd4:	39 07       	cpc	r19, r25
    1fd6:	51 f5       	brne	.+84     	; 0x202c <free+0x88>
    1fd8:	f0 93 d9 03 	sts	0x03D9, r31	; 0x8003d9 <__brkval+0x1>
    1fdc:	e0 93 d8 03 	sts	0x03D8, r30	; 0x8003d8 <__brkval>
    1fe0:	67 c0       	rjmp	.+206    	; 0x20b0 <free+0x10c>
    1fe2:	ed 01       	movw	r28, r26
    1fe4:	20 e0       	ldi	r18, 0x00	; 0
    1fe6:	30 e0       	ldi	r19, 0x00	; 0
    1fe8:	ce 17       	cp	r28, r30
    1fea:	df 07       	cpc	r29, r31
    1fec:	40 f4       	brcc	.+16     	; 0x1ffe <free+0x5a>
    1fee:	4a 81       	ldd	r20, Y+2	; 0x02
    1ff0:	5b 81       	ldd	r21, Y+3	; 0x03
    1ff2:	9e 01       	movw	r18, r28
    1ff4:	41 15       	cp	r20, r1
    1ff6:	51 05       	cpc	r21, r1
    1ff8:	f1 f0       	breq	.+60     	; 0x2036 <free+0x92>
    1ffa:	ea 01       	movw	r28, r20
    1ffc:	f5 cf       	rjmp	.-22     	; 0x1fe8 <free+0x44>
    1ffe:	d3 83       	std	Z+3, r29	; 0x03
    2000:	c2 83       	std	Z+2, r28	; 0x02
    2002:	40 81       	ld	r20, Z
    2004:	51 81       	ldd	r21, Z+1	; 0x01
    2006:	84 0f       	add	r24, r20
    2008:	95 1f       	adc	r25, r21
    200a:	c8 17       	cp	r28, r24
    200c:	d9 07       	cpc	r29, r25
    200e:	59 f4       	brne	.+22     	; 0x2026 <free+0x82>
    2010:	88 81       	ld	r24, Y
    2012:	99 81       	ldd	r25, Y+1	; 0x01
    2014:	84 0f       	add	r24, r20
    2016:	95 1f       	adc	r25, r21
    2018:	02 96       	adiw	r24, 0x02	; 2
    201a:	91 83       	std	Z+1, r25	; 0x01
    201c:	80 83       	st	Z, r24
    201e:	8a 81       	ldd	r24, Y+2	; 0x02
    2020:	9b 81       	ldd	r25, Y+3	; 0x03
    2022:	93 83       	std	Z+3, r25	; 0x03
    2024:	82 83       	std	Z+2, r24	; 0x02
    2026:	21 15       	cp	r18, r1
    2028:	31 05       	cpc	r19, r1
    202a:	29 f4       	brne	.+10     	; 0x2036 <free+0x92>
    202c:	f0 93 db 03 	sts	0x03DB, r31	; 0x8003db <__flp+0x1>
    2030:	e0 93 da 03 	sts	0x03DA, r30	; 0x8003da <__flp>
    2034:	3d c0       	rjmp	.+122    	; 0x20b0 <free+0x10c>
    2036:	e9 01       	movw	r28, r18
    2038:	fb 83       	std	Y+3, r31	; 0x03
    203a:	ea 83       	std	Y+2, r30	; 0x02
    203c:	49 91       	ld	r20, Y+
    203e:	59 91       	ld	r21, Y+
    2040:	c4 0f       	add	r28, r20
    2042:	d5 1f       	adc	r29, r21
    2044:	ec 17       	cp	r30, r28
    2046:	fd 07       	cpc	r31, r29
    2048:	61 f4       	brne	.+24     	; 0x2062 <free+0xbe>
    204a:	80 81       	ld	r24, Z
    204c:	91 81       	ldd	r25, Z+1	; 0x01
    204e:	84 0f       	add	r24, r20
    2050:	95 1f       	adc	r25, r21
    2052:	02 96       	adiw	r24, 0x02	; 2
    2054:	e9 01       	movw	r28, r18
    2056:	99 83       	std	Y+1, r25	; 0x01
    2058:	88 83       	st	Y, r24
    205a:	82 81       	ldd	r24, Z+2	; 0x02
    205c:	93 81       	ldd	r25, Z+3	; 0x03
    205e:	9b 83       	std	Y+3, r25	; 0x03
    2060:	8a 83       	std	Y+2, r24	; 0x02
    2062:	e0 e0       	ldi	r30, 0x00	; 0
    2064:	f0 e0       	ldi	r31, 0x00	; 0
    2066:	12 96       	adiw	r26, 0x02	; 2
    2068:	8d 91       	ld	r24, X+
    206a:	9c 91       	ld	r25, X
    206c:	13 97       	sbiw	r26, 0x03	; 3
    206e:	00 97       	sbiw	r24, 0x00	; 0
    2070:	19 f0       	breq	.+6      	; 0x2078 <free+0xd4>
    2072:	fd 01       	movw	r30, r26
    2074:	dc 01       	movw	r26, r24
    2076:	f7 cf       	rjmp	.-18     	; 0x2066 <free+0xc2>
    2078:	8d 91       	ld	r24, X+
    207a:	9c 91       	ld	r25, X
    207c:	11 97       	sbiw	r26, 0x01	; 1
    207e:	9d 01       	movw	r18, r26
    2080:	2e 5f       	subi	r18, 0xFE	; 254
    2082:	3f 4f       	sbci	r19, 0xFF	; 255
    2084:	82 0f       	add	r24, r18
    2086:	93 1f       	adc	r25, r19
    2088:	20 91 d8 03 	lds	r18, 0x03D8	; 0x8003d8 <__brkval>
    208c:	30 91 d9 03 	lds	r19, 0x03D9	; 0x8003d9 <__brkval+0x1>
    2090:	28 17       	cp	r18, r24
    2092:	39 07       	cpc	r19, r25
    2094:	69 f4       	brne	.+26     	; 0x20b0 <free+0x10c>
    2096:	30 97       	sbiw	r30, 0x00	; 0
    2098:	29 f4       	brne	.+10     	; 0x20a4 <free+0x100>
    209a:	10 92 db 03 	sts	0x03DB, r1	; 0x8003db <__flp+0x1>
    209e:	10 92 da 03 	sts	0x03DA, r1	; 0x8003da <__flp>
    20a2:	02 c0       	rjmp	.+4      	; 0x20a8 <free+0x104>
    20a4:	13 82       	std	Z+3, r1	; 0x03
    20a6:	12 82       	std	Z+2, r1	; 0x02
    20a8:	b0 93 d9 03 	sts	0x03D9, r27	; 0x8003d9 <__brkval+0x1>
    20ac:	a0 93 d8 03 	sts	0x03D8, r26	; 0x8003d8 <__brkval>
    20b0:	df 91       	pop	r29
    20b2:	cf 91       	pop	r28
    20b4:	08 95       	ret

000020b6 <strnlen_P>:
    20b6:	fc 01       	movw	r30, r24
    20b8:	05 90       	lpm	r0, Z+
    20ba:	61 50       	subi	r22, 0x01	; 1
    20bc:	70 40       	sbci	r23, 0x00	; 0
    20be:	01 10       	cpse	r0, r1
    20c0:	d8 f7       	brcc	.-10     	; 0x20b8 <strnlen_P+0x2>
    20c2:	80 95       	com	r24
    20c4:	90 95       	com	r25
    20c6:	8e 0f       	add	r24, r30
    20c8:	9f 1f       	adc	r25, r31
    20ca:	08 95       	ret

000020cc <memset>:
    20cc:	dc 01       	movw	r26, r24
    20ce:	01 c0       	rjmp	.+2      	; 0x20d2 <memset+0x6>
    20d0:	6d 93       	st	X+, r22
    20d2:	41 50       	subi	r20, 0x01	; 1
    20d4:	50 40       	sbci	r21, 0x00	; 0
    20d6:	e0 f7       	brcc	.-8      	; 0x20d0 <memset+0x4>
    20d8:	08 95       	ret

000020da <strnlen>:
    20da:	fc 01       	movw	r30, r24
    20dc:	61 50       	subi	r22, 0x01	; 1
    20de:	70 40       	sbci	r23, 0x00	; 0
    20e0:	01 90       	ld	r0, Z+
    20e2:	01 10       	cpse	r0, r1
    20e4:	d8 f7       	brcc	.-10     	; 0x20dc <strnlen+0x2>
    20e6:	80 95       	com	r24
    20e8:	90 95       	com	r25
    20ea:	8e 0f       	add	r24, r30
    20ec:	9f 1f       	adc	r25, r31
    20ee:	08 95       	ret

000020f0 <fputc>:
    20f0:	0f 93       	push	r16
    20f2:	1f 93       	push	r17
    20f4:	cf 93       	push	r28
    20f6:	df 93       	push	r29
    20f8:	fb 01       	movw	r30, r22
    20fa:	23 81       	ldd	r18, Z+3	; 0x03
    20fc:	21 fd       	sbrc	r18, 1
    20fe:	03 c0       	rjmp	.+6      	; 0x2106 <fputc+0x16>
    2100:	8f ef       	ldi	r24, 0xFF	; 255
    2102:	9f ef       	ldi	r25, 0xFF	; 255
    2104:	2c c0       	rjmp	.+88     	; 0x215e <fputc+0x6e>
    2106:	22 ff       	sbrs	r18, 2
    2108:	16 c0       	rjmp	.+44     	; 0x2136 <fputc+0x46>
    210a:	46 81       	ldd	r20, Z+6	; 0x06
    210c:	57 81       	ldd	r21, Z+7	; 0x07
    210e:	24 81       	ldd	r18, Z+4	; 0x04
    2110:	35 81       	ldd	r19, Z+5	; 0x05
    2112:	42 17       	cp	r20, r18
    2114:	53 07       	cpc	r21, r19
    2116:	44 f4       	brge	.+16     	; 0x2128 <fputc+0x38>
    2118:	a0 81       	ld	r26, Z
    211a:	b1 81       	ldd	r27, Z+1	; 0x01
    211c:	9d 01       	movw	r18, r26
    211e:	2f 5f       	subi	r18, 0xFF	; 255
    2120:	3f 4f       	sbci	r19, 0xFF	; 255
    2122:	31 83       	std	Z+1, r19	; 0x01
    2124:	20 83       	st	Z, r18
    2126:	8c 93       	st	X, r24
    2128:	26 81       	ldd	r18, Z+6	; 0x06
    212a:	37 81       	ldd	r19, Z+7	; 0x07
    212c:	2f 5f       	subi	r18, 0xFF	; 255
    212e:	3f 4f       	sbci	r19, 0xFF	; 255
    2130:	37 83       	std	Z+7, r19	; 0x07
    2132:	26 83       	std	Z+6, r18	; 0x06
    2134:	14 c0       	rjmp	.+40     	; 0x215e <fputc+0x6e>
    2136:	8b 01       	movw	r16, r22
    2138:	ec 01       	movw	r28, r24
    213a:	fb 01       	movw	r30, r22
    213c:	00 84       	ldd	r0, Z+8	; 0x08
    213e:	f1 85       	ldd	r31, Z+9	; 0x09
    2140:	e0 2d       	mov	r30, r0
    2142:	19 95       	eicall
    2144:	89 2b       	or	r24, r25
    2146:	e1 f6       	brne	.-72     	; 0x2100 <fputc+0x10>
    2148:	d8 01       	movw	r26, r16
    214a:	16 96       	adiw	r26, 0x06	; 6
    214c:	8d 91       	ld	r24, X+
    214e:	9c 91       	ld	r25, X
    2150:	17 97       	sbiw	r26, 0x07	; 7
    2152:	01 96       	adiw	r24, 0x01	; 1
    2154:	17 96       	adiw	r26, 0x07	; 7
    2156:	9c 93       	st	X, r25
    2158:	8e 93       	st	-X, r24
    215a:	16 97       	sbiw	r26, 0x06	; 6
    215c:	ce 01       	movw	r24, r28
    215e:	df 91       	pop	r29
    2160:	cf 91       	pop	r28
    2162:	1f 91       	pop	r17
    2164:	0f 91       	pop	r16
    2166:	08 95       	ret

00002168 <__ultoa_invert>:
    2168:	fa 01       	movw	r30, r20
    216a:	aa 27       	eor	r26, r26
    216c:	28 30       	cpi	r18, 0x08	; 8
    216e:	51 f1       	breq	.+84     	; 0x21c4 <__ultoa_invert+0x5c>
    2170:	20 31       	cpi	r18, 0x10	; 16
    2172:	81 f1       	breq	.+96     	; 0x21d4 <__ultoa_invert+0x6c>
    2174:	e8 94       	clt
    2176:	6f 93       	push	r22
    2178:	6e 7f       	andi	r22, 0xFE	; 254
    217a:	6e 5f       	subi	r22, 0xFE	; 254
    217c:	7f 4f       	sbci	r23, 0xFF	; 255
    217e:	8f 4f       	sbci	r24, 0xFF	; 255
    2180:	9f 4f       	sbci	r25, 0xFF	; 255
    2182:	af 4f       	sbci	r26, 0xFF	; 255
    2184:	b1 e0       	ldi	r27, 0x01	; 1
    2186:	3e d0       	rcall	.+124    	; 0x2204 <__stack+0x5>
    2188:	b4 e0       	ldi	r27, 0x04	; 4
    218a:	3c d0       	rcall	.+120    	; 0x2204 <__stack+0x5>
    218c:	67 0f       	add	r22, r23
    218e:	78 1f       	adc	r23, r24
    2190:	89 1f       	adc	r24, r25
    2192:	9a 1f       	adc	r25, r26
    2194:	a1 1d       	adc	r26, r1
    2196:	68 0f       	add	r22, r24
    2198:	79 1f       	adc	r23, r25
    219a:	8a 1f       	adc	r24, r26
    219c:	91 1d       	adc	r25, r1
    219e:	a1 1d       	adc	r26, r1
    21a0:	6a 0f       	add	r22, r26
    21a2:	71 1d       	adc	r23, r1
    21a4:	81 1d       	adc	r24, r1
    21a6:	91 1d       	adc	r25, r1
    21a8:	a1 1d       	adc	r26, r1
    21aa:	20 d0       	rcall	.+64     	; 0x21ec <__ultoa_invert+0x84>
    21ac:	09 f4       	brne	.+2      	; 0x21b0 <__ultoa_invert+0x48>
    21ae:	68 94       	set
    21b0:	3f 91       	pop	r19
    21b2:	2a e0       	ldi	r18, 0x0A	; 10
    21b4:	26 9f       	mul	r18, r22
    21b6:	11 24       	eor	r1, r1
    21b8:	30 19       	sub	r19, r0
    21ba:	30 5d       	subi	r19, 0xD0	; 208
    21bc:	31 93       	st	Z+, r19
    21be:	de f6       	brtc	.-74     	; 0x2176 <__ultoa_invert+0xe>
    21c0:	cf 01       	movw	r24, r30
    21c2:	08 95       	ret
    21c4:	46 2f       	mov	r20, r22
    21c6:	47 70       	andi	r20, 0x07	; 7
    21c8:	40 5d       	subi	r20, 0xD0	; 208
    21ca:	41 93       	st	Z+, r20
    21cc:	b3 e0       	ldi	r27, 0x03	; 3
    21ce:	0f d0       	rcall	.+30     	; 0x21ee <__ultoa_invert+0x86>
    21d0:	c9 f7       	brne	.-14     	; 0x21c4 <__ultoa_invert+0x5c>
    21d2:	f6 cf       	rjmp	.-20     	; 0x21c0 <__ultoa_invert+0x58>
    21d4:	46 2f       	mov	r20, r22
    21d6:	4f 70       	andi	r20, 0x0F	; 15
    21d8:	40 5d       	subi	r20, 0xD0	; 208
    21da:	4a 33       	cpi	r20, 0x3A	; 58
    21dc:	18 f0       	brcs	.+6      	; 0x21e4 <__ultoa_invert+0x7c>
    21de:	49 5d       	subi	r20, 0xD9	; 217
    21e0:	31 fd       	sbrc	r19, 1
    21e2:	40 52       	subi	r20, 0x20	; 32
    21e4:	41 93       	st	Z+, r20
    21e6:	02 d0       	rcall	.+4      	; 0x21ec <__ultoa_invert+0x84>
    21e8:	a9 f7       	brne	.-22     	; 0x21d4 <__ultoa_invert+0x6c>
    21ea:	ea cf       	rjmp	.-44     	; 0x21c0 <__ultoa_invert+0x58>
    21ec:	b4 e0       	ldi	r27, 0x04	; 4
    21ee:	a6 95       	lsr	r26
    21f0:	97 95       	ror	r25
    21f2:	87 95       	ror	r24
    21f4:	77 95       	ror	r23
    21f6:	67 95       	ror	r22
    21f8:	ba 95       	dec	r27
    21fa:	c9 f7       	brne	.-14     	; 0x21ee <__ultoa_invert+0x86>
    21fc:	00 97       	sbiw	r24, 0x00	; 0
    21fe:	61 05       	cpc	r22, r1
    2200:	71 05       	cpc	r23, r1
    2202:	08 95       	ret
    2204:	9b 01       	movw	r18, r22
    2206:	ac 01       	movw	r20, r24
    2208:	0a 2e       	mov	r0, r26
    220a:	06 94       	lsr	r0
    220c:	57 95       	ror	r21
    220e:	47 95       	ror	r20
    2210:	37 95       	ror	r19
    2212:	27 95       	ror	r18
    2214:	ba 95       	dec	r27
    2216:	c9 f7       	brne	.-14     	; 0x220a <__stack+0xb>
    2218:	62 0f       	add	r22, r18
    221a:	73 1f       	adc	r23, r19
    221c:	84 1f       	adc	r24, r20
    221e:	95 1f       	adc	r25, r21
    2220:	a0 1d       	adc	r26, r0
    2222:	08 95       	ret

00002224 <_exit>:
    2224:	f8 94       	cli

00002226 <__stop_program>:
    2226:	ff cf       	rjmp	.-2      	; 0x2226 <__stop_program>
