{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701770557408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701770557412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 11:02:37 2023 " "Processing started: Tue Dec 05 11:02:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701770557412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770557412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770557412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701770557750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/fpga-user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/fpga-user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "../../../../../Documents/GitHub/SDI/fpga-user.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/fpga-user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563421 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "../../../../../Documents/GitHub/SDI/fpga-user.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/fpga-user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-behavior " "Found design unit 1: SPI-behavior" {  } { { "../../../../../Documents/GitHub/SDI/SPI.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/SPI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563424 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../../../../../Documents/GitHub/SDI/SPI.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/SPI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/shift_register_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/shift_register_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_load-Behavior " "Found design unit 1: reg_load-Behavior" {  } { { "../../../../../Documents/GitHub/SDI/shift_register_load.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/shift_register_load.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563427 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_load " "Found entity 1: reg_load" {  } { { "../../../../../Documents/GitHub/SDI/shift_register_load.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/shift_register_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "../../../../../Documents/GitHub/SDI/shift_register.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/shift_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563430 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../../../../Documents/GitHub/SDI/shift_register.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563433 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "../../../../../Documents/GitHub/SDI/datapath.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563436 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../../../../Documents/GitHub/SDI/datapath.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-Behavioral " "Found design unit 1: cu-Behavioral" {  } { { "../../../../../Documents/GitHub/SDI/cu.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/cu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563439 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../../../../../Documents/GitHub/SDI/cu.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/cu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manue/documents/github/sdi/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manue/documents/github/sdi/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "../../../../../Documents/GitHub/SDI/counter.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563441 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../../Documents/GitHub/SDI/counter.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701770563441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701770563475 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-user.vhd(19) " "VHDL Signal Declaration warning at fpga-user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../../../Documents/GitHub/SDI/fpga-user.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/fpga-user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701770563476 "|user"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[3..1\] fpga-user.vhd(27) " "Using initial value X (don't care) for net \"leds\[3..1\]\" at fpga-user.vhd(27)" {  } { { "../../../../../Documents/GitHub/SDI/fpga-user.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/fpga-user.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563476 "|user"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "../../../../../Documents/GitHub/SDI/fpga-user.vhd" "mem" { Text "C:/Users/manue/Documents/GitHub/SDI/fpga-user.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563478 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memory.vhd(31) " "VHDL Process Statement warning at memory.vhd(31): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701770563481 "|user|memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memory.vhd(31) " "VHDL Process Statement warning at memory.vhd(31): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701770563481 "|user|memory:mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(22) " "VHDL Process Statement warning at memory.vhd(22): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701770563503 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory.vhd(22) " "Inferred latch for \"data_out\[0\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory.vhd(22) " "Inferred latch for \"data_out\[1\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory.vhd(22) " "Inferred latch for \"data_out\[2\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory.vhd(22) " "Inferred latch for \"data_out\[3\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory.vhd(22) " "Inferred latch for \"data_out\[4\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory.vhd(22) " "Inferred latch for \"data_out\[5\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory.vhd(22) " "Inferred latch for \"data_out\[6\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory.vhd(22) " "Inferred latch for \"data_out\[7\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] memory.vhd(22) " "Inferred latch for \"data_out\[8\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] memory.vhd(22) " "Inferred latch for \"data_out\[9\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] memory.vhd(22) " "Inferred latch for \"data_out\[10\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] memory.vhd(22) " "Inferred latch for \"data_out\[11\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] memory.vhd(22) " "Inferred latch for \"data_out\[12\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] memory.vhd(22) " "Inferred latch for \"data_out\[13\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] memory.vhd(22) " "Inferred latch for \"data_out\[14\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] memory.vhd(22) " "Inferred latch for \"data_out\[15\]\" at memory.vhd(22)" {  } { { "../../../../../Documents/GitHub/SDI/memory.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/memory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563532 "|user|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:slv " "Elaborating entity \"SPI\" for hierarchy \"SPI:slv\"" {  } { { "../../../../../Documents/GitHub/SDI/fpga-user.vhd" "slv" { Text "C:/Users/manue/Documents/GitHub/SDI/fpga-user.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath SPI:slv\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"SPI:slv\|datapath:DP\"" {  } { { "../../../../../Documents/GitHub/SDI/SPI.vhd" "DP" { Text "C:/Users/manue/Documents/GitHub/SDI/SPI.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SPI:slv\|datapath:DP\|reg:shift_register_state " "Elaborating entity \"reg\" for hierarchy \"SPI:slv\|datapath:DP\|reg:shift_register_state\"" {  } { { "../../../../../Documents/GitHub/SDI/datapath.vhd" "shift_register_state" { Text "C:/Users/manue/Documents/GitHub/SDI/datapath.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SPI:slv\|datapath:DP\|reg:shift_register_din " "Elaborating entity \"reg\" for hierarchy \"SPI:slv\|datapath:DP\|reg:shift_register_din\"" {  } { { "../../../../../Documents/GitHub/SDI/datapath.vhd" "shift_register_din" { Text "C:/Users/manue/Documents/GitHub/SDI/datapath.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_load SPI:slv\|datapath:DP\|reg_load:shift_register_load_dout " "Elaborating entity \"reg_load\" for hierarchy \"SPI:slv\|datapath:DP\|reg_load:shift_register_load_dout\"" {  } { { "../../../../../Documents/GitHub/SDI/datapath.vhd" "shift_register_load_dout" { Text "C:/Users/manue/Documents/GitHub/SDI/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter SPI:slv\|datapath:DP\|counter:contatore " "Elaborating entity \"counter\" for hierarchy \"SPI:slv\|datapath:DP\|counter:contatore\"" {  } { { "../../../../../Documents/GitHub/SDI/datapath.vhd" "contatore" { Text "C:/Users/manue/Documents/GitHub/SDI/datapath.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu SPI:slv\|cu:control_unit " "Elaborating entity \"cu\" for hierarchy \"SPI:slv\|cu:control_unit\"" {  } { { "../../../../../Documents/GitHub/SDI/SPI.vhd" "control_unit" { Text "C:/Users/manue/Documents/GitHub/SDI/SPI.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_S cu.vhd(48) " "VHDL Process Statement warning at cu.vhd(48): signal \"RST_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../Documents/GitHub/SDI/cu.vhd" "" { Text "C:/Users/manue/Documents/GitHub/SDI/cu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701770563685 "|user|SPI:slv|cu:control_unit"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "RST_M control_unit " "Port \"RST_M\" does not exist in macrofunction \"control_unit\"" {  } { { "../../../../../Documents/GitHub/SDI/SPI.vhd" "control_unit" { Text "C:/Users/manue/Documents/GitHub/SDI/SPI.vhd" 42 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701770563752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701770563755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701770563813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 05 11:02:43 2023 " "Processing ended: Tue Dec 05 11:02:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701770563813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701770563813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701770563813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770563813 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701770564367 ""}
