--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5125630 paths analyzed, 841 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.382ns.
--------------------------------------------------------------------------------
Slack:                  0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.726ns (Levels of Logic = 9)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y37.B4       net (fanout=13)       0.682   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y37.CLK      Tas                   0.349   buzzer/M_right_wrong_q_FSM_FFd2
                                                       buzzer/Mmux_M_timer_d191
                                                       buzzer/M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                     18.726ns (7.796ns logic, 10.930ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.712ns (Levels of Logic = 8)
  Clock Path Skew:      -0.619ns (0.732 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C3       net (fanout=7)        0.911   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[1]
                                                       Mmux_GND_1_o_PWR_1_o_mux_109_OUT21
    SLICE_X2Y23.B1       net (fanout=2)        1.617   GND_1_o_PWR_1_o_mux_109_OUT[1]
    SLICE_X2Y23.B        Tilo                  0.235   M_answer_right_led
                                                       M_diff_lvls_q<3>_71
    SLICE_X2Y20.D2       net (fanout=2)        0.951   M_diff_lvls_q<3>_71
    SLICE_X2Y20.D        Tilo                  0.235   answer/M_timer_q[26]
                                                       M_diff_lvls_q<3>111_1
    SLICE_X2Y18.D2       net (fanout=14)       1.024   M_diff_lvls_q<3>111
    SLICE_X2Y18.CLK      Tas                   0.349   answer/M_timer_q[7]
                                                       answer/Mmux_M_timer_d271
                                                       answer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.712ns (7.503ns logic, 11.209ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.705ns (Levels of Logic = 9)
  Clock Path Skew:      -0.613ns (0.645 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X3Y33.D3       net (fanout=13)       0.637   buzzer/Mmux_M_timer_d1101
    SLICE_X3Y33.CLK      Tas                   0.373   buzzer/M_timer_q[2]
                                                       buzzer/Mmux_M_timer_d201
                                                       buzzer/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.705ns (7.820ns logic, 10.885ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.669ns (Levels of Logic = 9)
  Clock Path Skew:      -0.618ns (0.640 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y36.C3       net (fanout=13)       0.625   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y36.CLK      Tas                   0.349   buzzer/M_timer_q[6]
                                                       buzzer/Mmux_M_timer_d231
                                                       buzzer/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.669ns (7.796ns logic, 10.873ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.647ns (Levels of Logic = 9)
  Clock Path Skew:      -0.623ns (0.635 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X3Y33.A5       net (fanout=3)        0.820   M_buzzer_state[0]
    SLICE_X3Y33.A        Tilo                  0.259   buzzer/M_timer_q[2]
                                                       buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.C3       net (fanout=14)       1.076   buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.CLK      Tas                   0.339   buzzer/M_timer_q[18]
                                                       buzzer/Mmux_M_timer_d91
                                                       buzzer/M_timer_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.647ns (7.810ns logic, 10.837ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.630ns (Levels of Logic = 9)
  Clock Path Skew:      -0.623ns (0.635 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X3Y33.A5       net (fanout=3)        0.820   M_buzzer_state[0]
    SLICE_X3Y33.A        Tilo                  0.259   buzzer/M_timer_q[2]
                                                       buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.D3       net (fanout=14)       1.059   buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.CLK      Tas                   0.339   buzzer/M_timer_q[18]
                                                       buzzer/Mmux_M_timer_d101
                                                       buzzer/M_timer_q_18
    -------------------------------------------------  ---------------------------
    Total                                     18.630ns (7.810ns logic, 10.820ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          M_diff_lvls_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.584ns (Levels of Logic = 8)
  Clock Path Skew:      -0.665ns (0.686 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to M_diff_lvls_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X9Y28.C4       net (fanout=7)        0.586   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X9Y28.C        Tilo                  0.259   N126
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>119
    SLICE_X12Y30.D2      net (fanout=6)        1.512   M_combine_out[15]_GND_1_o_equal_127_o<15>1
    SLICE_X12Y30.D       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_105_o
                                                       M_combine_out[15]_GND_1_o_equal_105_o<15>
    SLICE_X12Y30.C4      net (fanout=3)        0.470   M_combine_out[15]_GND_1_o_equal_105_o
    SLICE_X12Y30.CMUX    Tilo                  0.326   M_combine_out[15]_GND_1_o_equal_105_o
                                                       M_diff_lvls_q_FSM_FFd3-In511_SW0
    SLICE_X12Y30.A1      net (fanout=1)        0.795   N114
    SLICE_X12Y30.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_105_o
                                                       M_diff_lvls_q_FSM_FFd3-In512
    SLICE_X18Y28.AX      net (fanout=4)        0.883   M_diff_lvls_q_FSM_FFd3-In5
    SLICE_X18Y28.CLK     Tdick                 0.114   M_diff_lvls_q_FSM_FFd3_1
                                                       M_diff_lvls_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     18.584ns (7.632ns logic, 10.952ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.623ns (Levels of Logic = 9)
  Clock Path Skew:      -0.618ns (0.640 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y36.D3       net (fanout=13)       0.579   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y36.CLK      Tas                   0.349   buzzer/M_timer_q[6]
                                                       buzzer/Mmux_M_timer_d241
                                                       buzzer/M_timer_q_6
    -------------------------------------------------  ---------------------------
    Total                                     18.623ns (7.796ns logic, 10.827ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.619ns (Levels of Logic = 9)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y37.A5       net (fanout=13)       0.575   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y37.CLK      Tas                   0.349   buzzer/M_right_wrong_q_FSM_FFd2
                                                       buzzer/Mmux_M_timer_d181
                                                       buzzer/M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                     18.619ns (7.796ns logic, 10.823ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.620ns (Levels of Logic = 8)
  Clock Path Skew:      -0.618ns (0.733 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X9Y28.C4       net (fanout=7)        0.586   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X9Y28.C        Tilo                  0.259   N126
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>119
    SLICE_X2Y25.C2       net (fanout=6)        1.443   M_combine_out[15]_GND_1_o_equal_127_o<15>1
    SLICE_X2Y25.C        Tilo                  0.235   Mmux_M_answer_state_8
                                                       Mmux_M_answer_state_8
    SLICE_X2Y22.B1       net (fanout=1)        1.248   Mmux_M_answer_state_8
    SLICE_X2Y22.B        Tilo                  0.235   M_answer_wrong_led
                                                       M_diff_lvls_q<3>51
    SLICE_X2Y17.B3       net (fanout=29)       1.134   M_answer_state[0]
    SLICE_X2Y17.CLK      Tas                   0.349   answer/M_timer_q[3]
                                                       answer/Mmux_M_timer_d121
                                                       answer/M_timer_q_1
    -------------------------------------------------  ---------------------------
    Total                                     18.620ns (7.503ns logic, 11.117ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.611ns (Levels of Logic = 9)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y37.B4       net (fanout=13)       0.682   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y37.CLK      Tas                   0.349   buzzer/M_right_wrong_q_FSM_FFd2
                                                       buzzer/Mmux_M_timer_d191
                                                       buzzer/M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                     18.611ns (7.796ns logic, 10.815ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.615ns (Levels of Logic = 9)
  Clock Path Skew:      -0.616ns (0.642 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y35.C1       net (fanout=13)       0.571   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y35.CLK      Tas                   0.349   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d161
                                                       buzzer/M_timer_q_23
    -------------------------------------------------  ---------------------------
    Total                                     18.615ns (7.796ns logic, 10.819ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.596ns (Levels of Logic = 9)
  Clock Path Skew:      -0.614ns (0.644 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X3Y34.A4       net (fanout=13)       0.528   buzzer/Mmux_M_timer_d1101
    SLICE_X3Y34.CLK      Tas                   0.373   buzzer/M_timer_q[10]
                                                       buzzer/Mmux_M_timer_d251
                                                       buzzer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.596ns (7.820ns logic, 10.776ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.590ns (Levels of Logic = 8)
  Clock Path Skew:      -0.619ns (0.732 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M13       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y27.B6       net (fanout=1)        1.002   n0021[13]
    SLICE_X7Y27.B        Tilo                  0.259   M_combine_out[15]_GND_1_o_equal_127_o<15>118
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>118
    SLICE_X10Y28.CX      net (fanout=6)        0.984   M_combine_out[15]_GND_1_o_equal_127_o<15>118
    SLICE_X10Y28.CMUX    Tcxc                  0.192   M_combine_out[15]_GND_1_o_equal_127_o<15>117
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>119_SW1
    SLICE_X5Y28.C2       net (fanout=1)        1.131   N122
    SLICE_X5Y28.C        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[1]
                                                       Mmux_GND_1_o_PWR_1_o_mux_109_OUT21
    SLICE_X2Y23.B1       net (fanout=2)        1.617   GND_1_o_PWR_1_o_mux_109_OUT[1]
    SLICE_X2Y23.B        Tilo                  0.235   M_answer_right_led
                                                       M_diff_lvls_q<3>_71
    SLICE_X2Y20.D2       net (fanout=2)        0.951   M_diff_lvls_q<3>_71
    SLICE_X2Y20.D        Tilo                  0.235   answer/M_timer_q[26]
                                                       M_diff_lvls_q<3>111_1
    SLICE_X2Y18.D2       net (fanout=14)       1.024   M_diff_lvls_q<3>111
    SLICE_X2Y18.CLK      Tas                   0.349   answer/M_timer_q[7]
                                                       answer/Mmux_M_timer_d271
                                                       answer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.590ns (7.460ns logic, 11.130ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.590ns (Levels of Logic = 9)
  Clock Path Skew:      -0.613ns (0.645 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X3Y33.D3       net (fanout=13)       0.637   buzzer/Mmux_M_timer_d1101
    SLICE_X3Y33.CLK      Tas                   0.373   buzzer/M_timer_q[2]
                                                       buzzer/Mmux_M_timer_d201
                                                       buzzer/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.590ns (7.820ns logic, 10.770ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.566ns (Levels of Logic = 8)
  Clock Path Skew:      -0.619ns (0.732 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X8Y30.A2       net (fanout=1)        1.524   combine/n0021[1]
    SLICE_X8Y30.A        Tilo                  0.254   GND_1_o_PWR_1_o_mux_47_OUT[1]
                                                       combine/Mmux_out8
    SLICE_X9Y26.A6       net (fanout=16)       0.623   M_combine_out[1]
    SLICE_X9Y26.A        Tilo                  0.259   M_diff_lvls_q<3>42
                                                       M_combine_out[15]_GND_1_o_equal_148_o<15>_SW0_SW0
    SLICE_X5Y28.C6       net (fanout=9)        0.884   N94
    SLICE_X5Y28.C        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[1]
                                                       Mmux_GND_1_o_PWR_1_o_mux_109_OUT21
    SLICE_X2Y23.B1       net (fanout=2)        1.617   GND_1_o_PWR_1_o_mux_109_OUT[1]
    SLICE_X2Y23.B        Tilo                  0.235   M_answer_right_led
                                                       M_diff_lvls_q<3>_71
    SLICE_X2Y20.D2       net (fanout=2)        0.951   M_diff_lvls_q<3>_71
    SLICE_X2Y20.D        Tilo                  0.235   answer/M_timer_q[26]
                                                       M_diff_lvls_q<3>111_1
    SLICE_X2Y18.D2       net (fanout=14)       1.024   M_diff_lvls_q<3>111
    SLICE_X2Y18.CLK      Tas                   0.349   answer/M_timer_q[7]
                                                       answer/Mmux_M_timer_d271
                                                       answer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.566ns (7.522ns logic, 11.044ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.554ns (Levels of Logic = 9)
  Clock Path Skew:      -0.618ns (0.640 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y36.C3       net (fanout=13)       0.625   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y36.CLK      Tas                   0.349   buzzer/M_timer_q[6]
                                                       buzzer/Mmux_M_timer_d231
                                                       buzzer/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.554ns (7.796ns logic, 10.758ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.539ns (Levels of Logic = 8)
  Clock Path Skew:      -0.618ns (0.733 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C3       net (fanout=7)        0.911   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[1]
                                                       Mmux_GND_1_o_PWR_1_o_mux_109_OUT21
    SLICE_X2Y23.B1       net (fanout=2)        1.617   GND_1_o_PWR_1_o_mux_109_OUT[1]
    SLICE_X2Y23.B        Tilo                  0.235   M_answer_right_led
                                                       M_diff_lvls_q<3>_71
    SLICE_X2Y20.D2       net (fanout=2)        0.951   M_diff_lvls_q<3>_71
    SLICE_X2Y20.D        Tilo                  0.235   answer/M_timer_q[26]
                                                       M_diff_lvls_q<3>111_1
    SLICE_X2Y17.C3       net (fanout=14)       0.851   M_diff_lvls_q<3>111
    SLICE_X2Y17.CLK      Tas                   0.349   answer/M_timer_q[3]
                                                       answer/Mmux_M_timer_d221
                                                       answer/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.539ns (7.503ns logic, 11.036ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.532ns (Levels of Logic = 9)
  Clock Path Skew:      -0.623ns (0.635 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X3Y33.A5       net (fanout=3)        0.820   M_buzzer_state[0]
    SLICE_X3Y33.A        Tilo                  0.259   buzzer/M_timer_q[2]
                                                       buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.C3       net (fanout=14)       1.076   buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.CLK      Tas                   0.339   buzzer/M_timer_q[18]
                                                       buzzer/Mmux_M_timer_d91
                                                       buzzer/M_timer_q_17
    -------------------------------------------------  ---------------------------
    Total                                     18.532ns (7.810ns logic, 10.722ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.533ns (Levels of Logic = 9)
  Clock Path Skew:      -0.614ns (0.644 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X3Y34.B5       net (fanout=13)       0.465   buzzer/Mmux_M_timer_d1101
    SLICE_X3Y34.CLK      Tas                   0.373   buzzer/M_timer_q[10]
                                                       buzzer/Mmux_M_timer_d261
                                                       buzzer/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                     18.533ns (7.820ns logic, 10.713ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.515ns (Levels of Logic = 9)
  Clock Path Skew:      -0.623ns (0.635 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X3Y33.A5       net (fanout=3)        0.820   M_buzzer_state[0]
    SLICE_X3Y33.A        Tilo                  0.259   buzzer/M_timer_q[2]
                                                       buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.D3       net (fanout=14)       1.059   buzzer/Mmux_M_timer_d110
    SLICE_X4Y34.CLK      Tas                   0.339   buzzer/M_timer_q[18]
                                                       buzzer/Mmux_M_timer_d101
                                                       buzzer/M_timer_q_18
    -------------------------------------------------  ---------------------------
    Total                                     18.515ns (7.810ns logic, 10.705ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.508ns (Levels of Logic = 9)
  Clock Path Skew:      -0.618ns (0.640 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y36.D3       net (fanout=13)       0.579   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y36.CLK      Tas                   0.349   buzzer/M_timer_q[6]
                                                       buzzer/Mmux_M_timer_d241
                                                       buzzer/M_timer_q_6
    -------------------------------------------------  ---------------------------
    Total                                     18.508ns (7.796ns logic, 10.712ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.504ns (Levels of Logic = 9)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y37.A5       net (fanout=13)       0.575   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y37.CLK      Tas                   0.349   buzzer/M_right_wrong_q_FSM_FFd2
                                                       buzzer/Mmux_M_timer_d181
                                                       buzzer/M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                     18.504ns (7.796ns logic, 10.708ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.618ns (0.733 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X9Y28.C4       net (fanout=7)        0.586   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X9Y28.C        Tilo                  0.259   N126
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>119
    SLICE_X2Y25.C2       net (fanout=6)        1.443   M_combine_out[15]_GND_1_o_equal_127_o<15>1
    SLICE_X2Y25.C        Tilo                  0.235   Mmux_M_answer_state_8
                                                       Mmux_M_answer_state_8
    SLICE_X2Y22.B1       net (fanout=1)        1.248   Mmux_M_answer_state_8
    SLICE_X2Y22.B        Tilo                  0.235   M_answer_wrong_led
                                                       M_diff_lvls_q<3>51
    SLICE_X2Y17.A4       net (fanout=29)       1.019   M_answer_state[0]
    SLICE_X2Y17.CLK      Tas                   0.349   answer/M_timer_q[3]
                                                       answer/Mmux_M_timer_d110
                                                       answer/M_timer_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.505ns (7.503ns logic, 11.002ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          answer/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.503ns (Levels of Logic = 8)
  Clock Path Skew:      -0.619ns (0.732 - 1.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to answer/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C3       net (fanout=7)        0.911   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[1]
                                                       Mmux_GND_1_o_PWR_1_o_mux_109_OUT21
    SLICE_X2Y23.B1       net (fanout=2)        1.617   GND_1_o_PWR_1_o_mux_109_OUT[1]
    SLICE_X2Y23.B        Tilo                  0.235   M_answer_right_led
                                                       M_diff_lvls_q<3>_71
    SLICE_X2Y20.D2       net (fanout=2)        0.951   M_diff_lvls_q<3>_71
    SLICE_X2Y20.D        Tilo                  0.235   answer/M_timer_q[26]
                                                       M_diff_lvls_q<3>111_1
    SLICE_X2Y18.B1       net (fanout=14)       0.815   M_diff_lvls_q<3>111
    SLICE_X2Y18.CLK      Tas                   0.349   answer/M_timer_q[7]
                                                       answer/Mmux_M_timer_d251
                                                       answer/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.503ns (7.503ns logic, 11.000ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.500ns (Levels of Logic = 9)
  Clock Path Skew:      -0.616ns (0.642 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y35.C1       net (fanout=13)       0.571   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y35.CLK      Tas                   0.349   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d161
                                                       buzzer/M_timer_q_23
    -------------------------------------------------  ---------------------------
    Total                                     18.500ns (7.796ns logic, 10.704ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          buzzer/M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.633ns (0.637 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to buzzer/M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   user_input_0_IBUF
                                                       M_a_q_0
    SLICE_X17Y37.A4      net (fanout=12)       2.493   M_a_q[0]
    SLICE_X17Y37.A       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a11
    DSP48_X0Y7.B0        net (fanout=11)       1.685   M_combine_a[0]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X2Y37.B4       net (fanout=13)       0.682   buzzer/Mmux_M_timer_d1101
    SLICE_X2Y37.CLK      Tas                   0.349   buzzer/M_right_wrong_q_FSM_FFd2
                                                       buzzer/Mmux_M_timer_d191
                                                       buzzer/M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                     18.483ns (7.796ns logic, 10.687ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack:                  0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.499ns (Levels of Logic = 9)
  Clock Path Skew:      -0.614ns (0.644 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y28.A4      net (fanout=1)        1.395   combine/n0021[6]
    SLICE_X12Y28.A       Tilo                  0.254   N102
                                                       combine/Mmux_out13
    SLICE_X12Y27.C4      net (fanout=9)        0.543   M_combine_out[6]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X3Y34.C5       net (fanout=13)       0.431   buzzer/Mmux_M_timer_d1101
    SLICE_X3Y34.CLK      Tas                   0.373   buzzer/M_timer_q[10]
                                                       buzzer/Mmux_M_timer_d271
                                                       buzzer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                     18.499ns (7.820ns logic, 10.679ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          answer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.469ns (Levels of Logic = 8)
  Clock Path Skew:      -0.631ns (0.732 - 1.363)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to answer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   user_input_0_IBUF
                                                       M_a_q_0
    SLICE_X17Y37.A4      net (fanout=12)       2.493   M_a_q[0]
    SLICE_X17Y37.A       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a11
    DSP48_X0Y7.B0        net (fanout=11)       1.685   M_combine_a[0]
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X7Y29.B3       net (fanout=1)        0.950   n0021[10]
    SLICE_X7Y29.B        Tilo                  0.259   M_b_q[10]
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B3      net (fanout=1)        1.335   M_combine_out[15]_GND_1_o_equal_127_o<15>110
    SLICE_X10Y27.B       Tilo                  0.235   N116
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C3       net (fanout=7)        0.911   M_combine_out[15]_GND_1_o_equal_127_o<15>114
    SLICE_X5Y28.C        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[1]
                                                       Mmux_GND_1_o_PWR_1_o_mux_109_OUT21
    SLICE_X2Y23.B1       net (fanout=2)        1.617   GND_1_o_PWR_1_o_mux_109_OUT[1]
    SLICE_X2Y23.B        Tilo                  0.235   M_answer_right_led
                                                       M_diff_lvls_q<3>_71
    SLICE_X2Y20.D2       net (fanout=2)        0.951   M_diff_lvls_q<3>_71
    SLICE_X2Y20.D        Tilo                  0.235   answer/M_timer_q[26]
                                                       M_diff_lvls_q<3>111_1
    SLICE_X2Y18.D2       net (fanout=14)       1.024   M_diff_lvls_q<3>111
    SLICE_X2Y18.CLK      Tas                   0.349   answer/M_timer_q[7]
                                                       answer/Mmux_M_timer_d271
                                                       answer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.469ns (7.503ns logic, 10.966ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          buzzer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.481ns (Levels of Logic = 9)
  Clock Path Skew:      -0.614ns (0.644 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to buzzer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   user_input_3_IBUF
                                                       M_a_q_3
    SLICE_X17Y37.D2      net (fanout=7)        2.282   M_a_q[3]
    SLICE_X17Y37.D       Tilo                  0.259   M_combine_a[3]
                                                       Mmux_M_combine_a101
    DSP48_X0Y7.B3        net (fanout=8)        2.139   M_combine_a[3]
    DSP48_X0Y7.M7        Tdspdo_B_M            3.894   combine/Mmult_n0021
                                                       combine/Mmult_n0021
    SLICE_X12Y27.A6      net (fanout=1)        1.256   combine/n0021[7]
    SLICE_X12Y27.A       Tilo                  0.254   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       combine/Mmux_out14
    SLICE_X12Y27.C1      net (fanout=9)        0.567   M_combine_out[7]
    SLICE_X12Y27.C       Tilo                  0.255   M_combine_out[15]_GND_1_o_equal_127_o<15>3
                                                       M_combine_out[15]_GND_1_o_equal_127_o<15>31
    SLICE_X8Y28.D1       net (fanout=7)        1.371   M_combine_out[15]_GND_1_o_equal_127_o<15>3
    SLICE_X8Y28.D        Tilo                  0.254   GND_1_o_PWR_1_o_mux_131_OUT[0]
                                                       Mmux_GND_1_o_PWR_1_o_mux_131_OUT11
    SLICE_X5Y29.A1       net (fanout=1)        1.059   GND_1_o_PWR_1_o_mux_131_OUT[0]
    SLICE_X5Y29.A        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       Mmux_M_buzzer_state_71
    SLICE_X5Y29.B6       net (fanout=2)        0.152   Mmux_M_answer_state_71
    SLICE_X5Y29.B        Tilo                  0.259   GND_1_o_PWR_1_o_mux_109_OUT[0]
                                                       M_diff_lvls_q<3>1
    SLICE_X2Y35.A2       net (fanout=3)        1.307   M_buzzer_state[0]
    SLICE_X2Y35.A        Tilo                  0.235   buzzer/M_timer_q[24]
                                                       buzzer/Mmux_M_timer_d110_1
    SLICE_X3Y34.A4       net (fanout=13)       0.528   buzzer/Mmux_M_timer_d1101
    SLICE_X3Y34.CLK      Tas                   0.373   buzzer/M_timer_q[10]
                                                       buzzer/Mmux_M_timer_d251
                                                       buzzer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.481ns (7.820ns logic, 10.661ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_10_IBUF/CLK0
  Logical resource: M_a_q_10/CLK0
  Location pin: ILOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_10_IBUF/SR
  Logical resource: M_a_q_10/SR
  Location pin: ILOGIC_X12Y24.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_11_IBUF/CLK0
  Logical resource: M_a_q_11/CLK0
  Location pin: ILOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_11_IBUF/SR
  Logical resource: M_a_q_11/SR
  Location pin: ILOGIC_X12Y22.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_12_IBUF/CLK0
  Logical resource: M_a_q_12/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_12_IBUF/SR
  Logical resource: M_a_q_12/SR
  Location pin: ILOGIC_X12Y20.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_13_IBUF/CLK0
  Logical resource: M_a_q_13/CLK0
  Location pin: ILOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_13_IBUF/SR
  Logical resource: M_a_q_13/SR
  Location pin: ILOGIC_X12Y4.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_14_IBUF/CLK0
  Logical resource: M_a_q_14/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_14_IBUF/SR
  Logical resource: M_a_q_14/SR
  Location pin: ILOGIC_X11Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_15_IBUF/CLK0
  Logical resource: M_a_q_15/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_15_IBUF/SR
  Logical resource: M_a_q_15/SR
  Location pin: ILOGIC_X9Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_0_IBUF/CLK0
  Logical resource: M_a_q_0/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_0_IBUF/SR
  Logical resource: M_a_q_0/SR
  Location pin: ILOGIC_X11Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_1_IBUF/CLK0
  Logical resource: M_a_q_1/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_1_IBUF/SR
  Logical resource: M_a_q_1/SR
  Location pin: ILOGIC_X11Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_2_IBUF/CLK0
  Logical resource: M_a_q_2/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_2_IBUF/SR
  Logical resource: M_a_q_2/SR
  Location pin: ILOGIC_X12Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_3_IBUF/CLK0
  Logical resource: M_a_q_3/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_3_IBUF/SR
  Logical resource: M_a_q_3/SR
  Location pin: ILOGIC_X12Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_4_IBUF/CLK0
  Logical resource: M_a_q_4/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_4_IBUF/SR
  Logical resource: M_a_q_4/SR
  Location pin: ILOGIC_X12Y48.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_5_IBUF/CLK0
  Logical resource: M_a_q_5/CLK0
  Location pin: ILOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_5_IBUF/SR
  Logical resource: M_a_q_5/SR
  Location pin: ILOGIC_X12Y46.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_6_IBUF/CLK0
  Logical resource: M_a_q_6/CLK0
  Location pin: ILOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_6_IBUF/SR
  Logical resource: M_a_q_6/SR
  Location pin: ILOGIC_X12Y34.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_7_IBUF/CLK0
  Logical resource: M_a_q_7/CLK0
  Location pin: ILOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: user_input_7_IBUF/SR
  Logical resource: M_a_q_7/SR
  Location pin: ILOGIC_X12Y32.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: user_input_8_IBUF/CLK0
  Logical resource: M_a_q_8/CLK0
  Location pin: ILOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.382|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5125630 paths, 0 nets, and 2292 connections

Design statistics:
   Minimum period:  19.382ns{1}   (Maximum frequency:  51.594MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 11:48:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



