

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon Mar 17 19:52:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.235 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                        Instance                                        |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_12_4_0_0_0_ap_fixed_35_17_5_3_0_config2_s_fu_193             |dense_latency_ap_fixed_12_4_0_0_0_ap_fixed_35_17_5_3_0_config2_s       |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |call_ret2_leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config4_s_fu_199   |leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config4_s   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_235             |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s       |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |call_ret_leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_s_fu_271    |leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_s   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config8_s_fu_291             |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config8_s       |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |call_ret5_leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config10_s_fu_311  |leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config10_s  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_fu_319         |flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_fu_347         |flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      7|        -|        -|     -|
|Expression           |        -|      -|        0|      144|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|   1969|     8901|    72513|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|       70|     -|
|Register             |        -|      -|     3867|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        3|   1976|    12768|    72855|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     64|        1|       16|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     16|       ~0|        4|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+------+------+-------+-----+
    |                                        Instance                                        |                                 Module                                | BRAM_18K|  DSP |  FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+------+------+-------+-----+
    |grp_dense_latency_ap_fixed_12_4_0_0_0_ap_fixed_35_17_5_3_0_config2_s_fu_193             |dense_latency_ap_fixed_12_4_0_0_0_ap_fixed_35_17_5_3_0_config2_s       |        0|  1418|  5353|  50140|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config8_s_fu_291             |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_37_17_5_3_0_config8_s       |        0|    41|   299|   2161|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s_fu_235             |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_38_18_5_3_0_config5_s       |        0|   389|  1633|  15035|    0|
    |grp_flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_fu_319         |flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s   |        1|     8|   808|    458|    0|
    |grp_flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_fu_347         |flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s   |        1|     8|   808|    458|    0|
    |call_ret5_leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config10_s_fu_311  |leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config10_s  |        0|     8|     0|    336|    0|
    |call_ret2_leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config4_s_fu_199   |leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config4_s   |        0|    64|     0|   2560|    0|
    |call_ret_leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_s_fu_271    |leaky_relu_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_LeakyReLU_config7_s   |        0|    32|     0|   1360|    0|
    |mul_16s_14ns_26_1_1_U2061                                                               |mul_16s_14ns_26_1_1                                                    |        0|     1|     0|      5|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+------+------+-------+-----+
    |Total                                                                                   |                                                                       |        2|  1969|  8901|  72513|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+------+------+-------+-----+

    * DSP: 
    +----------------------------------------+----------------------------------+--------------+
    |                Instance                |              Module              |  Expression  |
    +----------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_15ns_26ns_26_1_1_U2065  |mac_muladd_10ns_15ns_26ns_26_1_1  |  i0 + i1 * i2|
    |mac_muladd_10ns_15ns_26ns_26_1_1_U2066  |mac_muladd_10ns_15ns_26ns_26_1_1  |  i0 + i1 * i2|
    |mac_muladd_10ns_15ns_26ns_26_1_1_U2067  |mac_muladd_10ns_15ns_26ns_26_1_1  |  i0 + i1 * i2|
    |mac_muladd_10ns_15ns_26ns_26_1_1_U2068  |mac_muladd_10ns_15ns_26ns_26_1_1  |  i0 + i1 * i2|
    |mac_muladd_16s_13ns_26ns_26_1_1_U2062   |mac_muladd_16s_13ns_26ns_26_1_1   |  i0 + i1 * i2|
    |mac_muladd_16s_13ns_26ns_26_1_1_U2063   |mac_muladd_16s_13ns_26ns_26_1_1   |  i0 + i1 * i2|
    |mac_muladd_16s_13ns_26ns_26_1_1_U2064   |mac_muladd_16s_13ns_26ns_26_1_1   |  i0 + i1 * i2|
    +----------------------------------------+----------------------------------+--------------+

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tanh_lut_samples_U  |flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_tanh_lutbkb  |        1|  0|   0|    0|   256|    9|     1|         2304|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                                  |        1|  0|   0|    0|   256|    9|     1|         2304|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln48_1_fu_958_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln48_fu_912_p2         |         +|   0|  0|  24|          17|          13|
    |n_fu_903_p2                |         +|   0|  0|  23|          16|          11|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_952_p2        |      icmp|   0|  0|  21|          14|           1|
    |icmp_ln51_fu_1002_p2       |      icmp|   0|  0|  12|           5|           1|
    |or_ln49_fu_1022_p2         |        or|   0|  0|   2|           1|           1|
    |index_1_fu_1028_p3         |    select|   0|  0|   8|           1|           8|
    |index_fu_972_p3            |    select|   0|  0|  13|           1|          13|
    |select_ln48_fu_964_p3      |    select|   0|  0|  13|           1|          13|
    |select_ln49_fu_1014_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln49_fu_1008_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 144|          73|          69|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |tanh_lut_samples_address0  |  20|          4|    8|         32|
    |tanh_lut_samples_ce0       |  14|          3|    1|          3|
    |x_ap_vld_in_sig            |   9|          2|    1|          2|
    |x_ap_vld_preg              |   9|          2|    1|          2|
    |x_blk_n                    |   9|          2|    1|          2|
    |x_in_sig                   |   9|          2|  684|       1368|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  70|         15|  696|       1409|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                             |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                       |    1|   0|    1|          0|
    |flow0_out_1_reg_1710                                                                          |   16|   0|   16|          0|
    |flow0_out_2_reg_1705                                                                          |   16|   0|   16|          0|
    |flow0_out_3_reg_1700                                                                          |   16|   0|   16|          0|
    |flow0_out_reg_1715                                                                            |   16|   0|   16|          0|
    |flow1_out_1_reg_1737                                                                          |   16|   0|   16|          0|
    |flow1_out_2_reg_1731                                                                          |   16|   0|   16|          0|
    |flow1_out_3_reg_1725                                                                          |   16|   0|   16|          0|
    |flow1_out_reg_1743                                                                            |   16|   0|   16|          0|
    |grp_flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_fu_319_ap_start_reg  |    1|   0|    1|          0|
    |grp_flow_planar_ap_fixed_ap_fixed_ap_fixed_4_lookup_table_lookup_table_s_fu_347_ap_start_reg  |    1|   0|    1|          0|
    |layer10_out_1_reg_1685                                                                        |   16|   0|   16|          0|
    |layer10_out_2_reg_1690                                                                        |   16|   0|   16|          0|
    |layer10_out_3_reg_1695                                                                        |   16|   0|   16|          0|
    |layer10_out_reg_1680                                                                          |   16|   0|   16|          0|
    |layer2_out_10_reg_1230                                                                        |   35|   0|   35|          0|
    |layer2_out_11_reg_1235                                                                        |   35|   0|   35|          0|
    |layer2_out_12_reg_1240                                                                        |   35|   0|   35|          0|
    |layer2_out_13_reg_1245                                                                        |   35|   0|   35|          0|
    |layer2_out_14_reg_1250                                                                        |   35|   0|   35|          0|
    |layer2_out_15_reg_1255                                                                        |   35|   0|   35|          0|
    |layer2_out_16_reg_1260                                                                        |   35|   0|   35|          0|
    |layer2_out_17_reg_1265                                                                        |   35|   0|   35|          0|
    |layer2_out_18_reg_1270                                                                        |   35|   0|   35|          0|
    |layer2_out_19_reg_1275                                                                        |   35|   0|   35|          0|
    |layer2_out_1_reg_1185                                                                         |   35|   0|   35|          0|
    |layer2_out_20_reg_1280                                                                        |   35|   0|   35|          0|
    |layer2_out_21_reg_1285                                                                        |   35|   0|   35|          0|
    |layer2_out_22_reg_1290                                                                        |   35|   0|   35|          0|
    |layer2_out_23_reg_1295                                                                        |   35|   0|   35|          0|
    |layer2_out_24_reg_1300                                                                        |   35|   0|   35|          0|
    |layer2_out_25_reg_1305                                                                        |   35|   0|   35|          0|
    |layer2_out_26_reg_1310                                                                        |   35|   0|   35|          0|
    |layer2_out_27_reg_1315                                                                        |   35|   0|   35|          0|
    |layer2_out_28_reg_1320                                                                        |   35|   0|   35|          0|
    |layer2_out_29_reg_1325                                                                        |   35|   0|   35|          0|
    |layer2_out_2_reg_1190                                                                         |   35|   0|   35|          0|
    |layer2_out_30_reg_1330                                                                        |   35|   0|   35|          0|
    |layer2_out_31_reg_1335                                                                        |   35|   0|   35|          0|
    |layer2_out_3_reg_1195                                                                         |   35|   0|   35|          0|
    |layer2_out_4_reg_1200                                                                         |   35|   0|   35|          0|
    |layer2_out_5_reg_1205                                                                         |   35|   0|   35|          0|
    |layer2_out_6_reg_1210                                                                         |   35|   0|   35|          0|
    |layer2_out_7_reg_1215                                                                         |   35|   0|   35|          0|
    |layer2_out_8_reg_1220                                                                         |   35|   0|   35|          0|
    |layer2_out_9_reg_1225                                                                         |   35|   0|   35|          0|
    |layer2_out_reg_1180                                                                           |   35|   0|   35|          0|
    |layer4_out_10_reg_1390                                                                        |   16|   0|   16|          0|
    |layer4_out_11_reg_1395                                                                        |   16|   0|   16|          0|
    |layer4_out_12_reg_1400                                                                        |   16|   0|   16|          0|
    |layer4_out_13_reg_1405                                                                        |   16|   0|   16|          0|
    |layer4_out_14_reg_1410                                                                        |   16|   0|   16|          0|
    |layer4_out_15_reg_1415                                                                        |   16|   0|   16|          0|
    |layer4_out_16_reg_1420                                                                        |   16|   0|   16|          0|
    |layer4_out_17_reg_1425                                                                        |   16|   0|   16|          0|
    |layer4_out_18_reg_1430                                                                        |   16|   0|   16|          0|
    |layer4_out_19_reg_1435                                                                        |   16|   0|   16|          0|
    |layer4_out_1_reg_1345                                                                         |   16|   0|   16|          0|
    |layer4_out_20_reg_1440                                                                        |   16|   0|   16|          0|
    |layer4_out_21_reg_1445                                                                        |   16|   0|   16|          0|
    |layer4_out_22_reg_1450                                                                        |   16|   0|   16|          0|
    |layer4_out_23_reg_1455                                                                        |   16|   0|   16|          0|
    |layer4_out_24_reg_1460                                                                        |   16|   0|   16|          0|
    |layer4_out_25_reg_1465                                                                        |   16|   0|   16|          0|
    |layer4_out_26_reg_1470                                                                        |   16|   0|   16|          0|
    |layer4_out_27_reg_1475                                                                        |   16|   0|   16|          0|
    |layer4_out_28_reg_1480                                                                        |   16|   0|   16|          0|
    |layer4_out_29_reg_1485                                                                        |   16|   0|   16|          0|
    |layer4_out_2_reg_1350                                                                         |   16|   0|   16|          0|
    |layer4_out_30_reg_1490                                                                        |   16|   0|   16|          0|
    |layer4_out_31_reg_1495                                                                        |   16|   0|   16|          0|
    |layer4_out_3_reg_1355                                                                         |   16|   0|   16|          0|
    |layer4_out_4_reg_1360                                                                         |   16|   0|   16|          0|
    |layer4_out_5_reg_1365                                                                         |   16|   0|   16|          0|
    |layer4_out_6_reg_1370                                                                         |   16|   0|   16|          0|
    |layer4_out_7_reg_1375                                                                         |   16|   0|   16|          0|
    |layer4_out_8_reg_1380                                                                         |   16|   0|   16|          0|
    |layer4_out_9_reg_1385                                                                         |   16|   0|   16|          0|
    |layer4_out_reg_1340                                                                           |   16|   0|   16|          0|
    |layer5_out_10_reg_1550                                                                        |   38|   0|   38|          0|
    |layer5_out_11_reg_1555                                                                        |   38|   0|   38|          0|
    |layer5_out_12_reg_1560                                                                        |   38|   0|   38|          0|
    |layer5_out_13_reg_1565                                                                        |   38|   0|   38|          0|
    |layer5_out_14_reg_1570                                                                        |   38|   0|   38|          0|
    |layer5_out_15_reg_1575                                                                        |   38|   0|   38|          0|
    |layer5_out_1_reg_1505                                                                         |   38|   0|   38|          0|
    |layer5_out_2_reg_1510                                                                         |   38|   0|   38|          0|
    |layer5_out_3_reg_1515                                                                         |   38|   0|   38|          0|
    |layer5_out_4_reg_1520                                                                         |   38|   0|   38|          0|
    |layer5_out_5_reg_1525                                                                         |   38|   0|   38|          0|
    |layer5_out_6_reg_1530                                                                         |   38|   0|   38|          0|
    |layer5_out_7_reg_1535                                                                         |   38|   0|   38|          0|
    |layer5_out_8_reg_1540                                                                         |   38|   0|   38|          0|
    |layer5_out_9_reg_1545                                                                         |   38|   0|   38|          0|
    |layer5_out_reg_1500                                                                           |   38|   0|   38|          0|
    |layer7_out_10_reg_1630                                                                        |   16|   0|   16|          0|
    |layer7_out_11_reg_1635                                                                        |   16|   0|   16|          0|
    |layer7_out_12_reg_1640                                                                        |   16|   0|   16|          0|
    |layer7_out_13_reg_1645                                                                        |   16|   0|   16|          0|
    |layer7_out_14_reg_1650                                                                        |   16|   0|   16|          0|
    |layer7_out_15_reg_1655                                                                        |   16|   0|   16|          0|
    |layer7_out_1_reg_1585                                                                         |   16|   0|   16|          0|
    |layer7_out_2_reg_1590                                                                         |   16|   0|   16|          0|
    |layer7_out_3_reg_1595                                                                         |   16|   0|   16|          0|
    |layer7_out_4_reg_1600                                                                         |   16|   0|   16|          0|
    |layer7_out_5_reg_1605                                                                         |   16|   0|   16|          0|
    |layer7_out_6_reg_1610                                                                         |   16|   0|   16|          0|
    |layer7_out_7_reg_1615                                                                         |   16|   0|   16|          0|
    |layer7_out_8_reg_1620                                                                         |   16|   0|   16|          0|
    |layer7_out_9_reg_1625                                                                         |   16|   0|   16|          0|
    |layer7_out_reg_1580                                                                           |   16|   0|   16|          0|
    |layer8_out_1_reg_1665                                                                         |   37|   0|   37|          0|
    |layer8_out_2_reg_1670                                                                         |   37|   0|   37|          0|
    |layer8_out_3_reg_1675                                                                         |   37|   0|   37|          0|
    |layer8_out_reg_1660                                                                           |   37|   0|   37|          0|
    |log_det_total_reg_1720                                                                        |   16|   0|   16|          0|
    |n_reg_1759                                                                                    |   16|   0|   16|          0|
    |tmp_1_reg_1749                                                                                |   16|   0|   16|          0|
    |tmp_2_reg_1754                                                                                |   16|   0|   16|          0|
    |x_ap_vld_preg                                                                                 |    1|   0|    1|          0|
    |x_preg                                                                                        |  684|   0|  684|          0|
    |flow1_out_1_reg_1737                                                                          |   64|  32|   16|          0|
    |flow1_out_2_reg_1731                                                                          |   64|  32|   16|          0|
    |flow1_out_3_reg_1725                                                                          |   64|  32|   16|          0|
    |flow1_out_reg_1743                                                                            |   64|  32|   16|          0|
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                         | 3867| 128| 3675|          0|
    +----------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|x_ap_vld    |   in|    1|      ap_vld|             x|       pointer|
|x           |   in|  684|      ap_vld|             x|       pointer|
|y_0         |  out|   16|      ap_vld|           y_0|       pointer|
|y_0_ap_vld  |  out|    1|      ap_vld|           y_0|       pointer|
|y_1         |  out|   16|      ap_vld|           y_1|       pointer|
|y_1_ap_vld  |  out|    1|      ap_vld|           y_1|       pointer|
|y_2         |  out|   16|      ap_vld|           y_2|       pointer|
|y_2_ap_vld  |  out|    1|      ap_vld|           y_2|       pointer|
|y_3         |  out|   16|      ap_vld|           y_3|       pointer|
|y_3_ap_vld  |  out|    1|      ap_vld|           y_3|       pointer|
+------------+-----+-----+------------+--------------+--------------+

