nohup: ignoring input


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_extra_maxsize              1572864 # max size of total extra shared memory
-gpgpu_shmem_infinite                    0 # whether shared memory is infinite(1 yes;0 no)
-gpgpu_shmem_extra_on_L2                    1 # if extra shared memory alloc on L2
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32,1 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch lat5741f25a62e1423286a000f2bff518b5  /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
Extracting PTX file and ptxas options    1: hybridsort.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: hybridsort.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: hybridsort.3.sm_70.ptx -arch=sm_70
ency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
Running md5sum using "md5sum /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort "
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
Extracting specific PTX file named hybridsort.1.sm_70.ptx 
Extracting specific PTX file named hybridsort.2.sm_70.ptx 
Extracting specific PTX file named hybridsort.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z19histogram1024KernelPjPfffi : hostFun 0x0x403be9, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hybridsort.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "texPivot" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ11bucketcountPfPiPjiE8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bucketcountPfPiPji'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18bucketprefixoffsetPjS_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10bucketsortPfPiS_iPjS1_E8s_offset" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10bucketsortPfPiS_iPjS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19histogram1024KernelPjPfffiE6s_Hist" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19histogram1024KernelPjPfffi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.1.sm_70.ptx
GPGPU-Sim PTX: Parsing hybridsort.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "tex" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "txt" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating constant region for "constStartAddr" from 0x180 to 0x1184 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "finalStartAddr" from 0x1200 to 0x2204 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "nullElems" from 0x2280 to 0x3280 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z14mergeSortFirstP6float4i'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z13mergeSortPassP6float4ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9mergepackPfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.2.sm_70.ptx
GPGPU-Sim PTX: Parsing hybridsort.3.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hybridsort.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z19histogram1024KernelPjPfffi' : regs=21, lmem=0, smem=12288, cmem=380
GPGPU-Sim PTX: Kernel '_Z10bucketsortPfPiS_iPjS1_' : regs=14, lmem=0, smem=4096, cmem=400
GPGPU-Sim PTX: Kernel '_Z18bucketprefixoffsetPjS_i' : regs=32, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z11bucketcountPfPiPji' : regs=15, lmem=0, smem=4096, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=12296
GPGPU-Sim PTX: Kernel '_Z9mergepackPfS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z13mergeSortPassP6float4ii' : regs=32, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z14mergeSortFirstP6float4i' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from hybridsort.3.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bucketsortPfPiS_iPjS1_ : hostFun 0x0x403a48, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18bucketprefixoffsetPjS_i : hostFun 0x0x403893, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bucketcountPfPiPji : hostFun 0x0x403736, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z9mergepackPfS_ : hostFun 0x0x40496e, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13mergeSortPassP6float4ii : hostFun 0x0x40482e, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14mergeSortFirstP6float4i : hostFun 0x0x4046e0, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x416520; deviceAddress = constStartAddr; deviceName = constStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant constStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x417540; deviceAddress = finalStartAddr; deviceName = finalStartAddr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4100 bytes
GPGPU-Sim PTX registering constant finalStartAddr (4100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x418560; deviceAddress = nullElems; deviceName = nullElems
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4096 bytes
GPGPU-Sim PTX registering constant nullElems (4096 bytes) to name mapping
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
self exe links to: /mnt/sda/2022-0526/home/gtyinstinct/CUDA_code/L2-sim/bin/hybridsort
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
Sorting list of 4194304 floats
Sorting on GPU...GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed431c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed431c50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeed431c4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeed431c48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeed431c44..

GPGPU-Sim PTX: cudaLaunch for 0x0x403be9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'...
GPGPU-Sim PTX: reconvergence points for _Z19histogram1024KernelPjPfffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7d0 (hybridsort.1.sm_70.ptx:374) @%p1 bra $L__BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (hybridsort.1.sm_70.ptx:389) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x818 (hybridsort.1.sm_70.ptx:386) @%p2 bra $L__BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (hybridsort.1.sm_70.ptx:389) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (hybridsort.1.sm_70.ptx:391) @%p3 bra $L__BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (hybridsort.1.sm_70.ptx:432) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x918 (hybridsort.1.sm_70.ptx:425) @%p4 bra $L__BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (hybridsort.1.sm_70.ptx:427) add.s32 %r51, %r51, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x930 (hybridsort.1.sm_70.ptx:429) @%p5 bra $L__BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (hybridsort.1.sm_70.ptx:432) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x948 (hybridsort.1.sm_70.ptx:434) @%p6 bra $L__BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (hybridsort.1.sm_70.ptx:458) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d8 (hybridsort.1.sm_70.ptx:455) @%p7 bra $L__BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (hybridsort.1.sm_70.ptx:458) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19histogram1024KernelPjPfffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19histogram1024KernelPjPfffi'.
GPGPU-Sim PTX: pushing kernel '_Z19histogram1024KernelPjPfffi' to stream 0, gridDim= (64,1,1) blockDim = (96,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19histogram1024KernelPjPfffi'
Modify: reduce shm restrict on cta/core
GPGPU-Sim uArch: CTA/core = 10, limited by: threads shmem
GPGPU-Sim: Reconfigure L1 cache to 32KB
Modify: max shmem per core 65536
Modify: max shmem (can be allocated) per block 6553
Modify: alloc 5735 for shmem on L2 at each shader
Modify: alloc at L2 size:5735 pointer:c340c000 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c340d700 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c340ee00 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3410500 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3411c00 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3413300 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3414a00 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3416100 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3417800 success alloc 5760 fail alloc 0
Modify: alloc at L2 size:5735 pointer:c3418f00 success alloc 5760 fail alloc 0
Destroy streams for kernel 1: size 0
kernel_name = _Z19histogram1024KernelPjPfffi 
kernel_launch_uid = 1 
gpu_sim_cycle = 4605677
gpu_sim_insn = 95574392
gpu_ipc =      20.7514
gpu_tot_sim_cycle = 4605677
gpu_tot_sim_insn = 95574392
gpu_tot_ipc =      20.7514
gpu_tot_issued_cta = 64
gpu_occupancy = 87.8293% 
gpu_tot_occupancy = 87.8293% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6103
partiton_level_parallism_total  =       0.6103
partiton_level_parallism_util =       1.0010
partiton_level_parallism_util_total  =       1.0010
L2_BW  =      26.6596 GB/Sec
L2_BW_total  =      26.6596 GB/Sec
gpu_total_sim_rate=264017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4775113, Miss = 1391927, Miss_rate = 0.291, Pending_hits = 965, Reservation_fails = 1313614
	L1D_total_cache_accesses = 4775113
	L1D_total_cache_misses = 1391927
	L1D_total_cache_miss_rate = 0.2915
	L1D_total_cache_pending_hits = 965
	L1D_total_cache_reservation_fails = 1313614
	L1D_cache_data_port_util = 0.735
	L1D_cache_fill_port_util = 0.300
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1971380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 499490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 657699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 881703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 905
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1410841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 655915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3353478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1421635

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 657699
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 655915
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 
distro:
127971, 128147, 128011, 110188, 109780, 109628, 109867, 109403, 110148, 109876, 109780, 110236, 109340, 109804, 110076, 128012, 127948, 127860, 110132, 109412, 109860, 127972, 127484, 128084, 128051, 128371, 127459, 109812, 110228, 109972, 
gpgpu_n_tot_thrd_icount = 112413184
gpgpu_n_tot_w_icount = 3512912
gpgpu_n_stall_shd_mem = 2264623
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1389385
gpgpu_n_mem_write_global = 1421635
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7201588
gpgpu_n_store_insn = 1515930
gpgpu_n_shmem_insn = 8708287
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 640341
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1380928
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 243354
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:941670	W0_Idle:13344	W0_Scoreboard:13934778	W1:325288	W2:73720	W3:9760	W4:984	W5:48	W6:8	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3103104
single_issue_nums: WS0:933326	WS1:951630	WS2:822809	WS3:805147	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11049544 {8:1381193,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 56865400 {40:1421635,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55247720 {40:1381193,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11373080 {8:1421635,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 327680 {40:8192,}
maxmflatency = 504 
max_icnt2mem_latency = 168 
maxmrqlatency = 45 
max_icnt2sh_latency = 199 
averagemflatency = 270 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 5 
mrq_lat_table:303263 	61547 	2989 	7578 	145349 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1771486 	1039534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8005 	187 	0 	0 	2599021 	203298 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1648263 	567087 	403757 	150652 	38394 	2848 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1262 	7936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    195821    175114    195925    175102    195900    174902    196055    174546    196176    174852    196022    174884    199900    183116    207755    186629 
dram[1]:     26226    195067     27634    195376     29608    195258     31601    195253     33431    195141     35377    194439     37402    200043     41548    206938 
dram[2]:    175054     25717    174749     27866    175164     29854    175010     32057    175516     34224    174578     36394    178598     38376    187109     41562 
dram[3]:    231563    211324    231563    211189    220119    198975    219085    198021    219063    197931    219917    198333    214295    193153    231338    210558 
dram[4]:     71869    228344     71752    227998     57707    216390     72069    228124     57500    216025     58673    216610     52317    210752     73571    227374 
dram[5]:    210079     70487    209866     70450    198063     55789    210208     70535    198091     55745    198900     56651    193253     50810    210302     70984 
dram[6]:    231302    207481    231223    207414    219924    195243    231217    207346    219977    194547    220698    195325    214910    189937    231510    206294 
dram[7]:     71881    228105     71893    228010     57745    216541     72130    227505     57572    216069     58388    216883     52966    211498     72790    227272 
dram[8]:    212698     71615    212767     71584    201122     56520    213207     71589    200685     55972    201678     56927    196059     52261    212918     71817 
dram[9]:    234198    220104    234209    220171    222257    209210    234209    219854    221868    208407    222496    209178    216651    202686    233683    220325 
dram[10]:     74629    235630     74645    235748     60442    224425     74870    235686     60033    224132     60826    224745     55234    218962     75309    235938 
dram[11]:    220590     77834    220866     78039    209720     63786    220693     78205    209445     63433    209873     64475    203509     58468    220812     78659 
average row accesses per activate:
dram[0]: 10.463879 10.708171 10.544062 10.708171 10.544062 10.708171 10.625483 10.708171 10.463879 10.708171 10.430769 10.593750 10.488372 10.570312 10.541177 10.709164 
dram[1]: 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.593750 10.593750 10.570312 10.611765 10.709164 10.709164 
dram[2]: 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.708171 10.593750 10.593750 10.570312 10.611765 10.709164 10.709164 
dram[3]: 10.750988 10.750988 10.750988 10.750988 10.740157 10.740157 10.724409 10.724409 10.724409 10.724409 10.640316 10.640316 10.515625 10.474709 10.741936 10.741936 
dram[4]: 10.750988 10.750988 10.750988 10.750988 10.740157 10.740157 10.750988 10.750988 10.724409 10.724409 10.666667 10.666667 10.584980 10.543307 10.741936 10.741936 
dram[5]: 10.750988 10.750988 10.750988 10.750988 10.740157 10.740157 10.750988 10.750988 10.640625 10.724409 10.582677 10.666667 10.584980 10.543307 10.741936 10.741936 
dram[6]:  9.189189  9.189189  9.189189  9.189189  9.185185  9.185185  9.189189  9.189189  9.171718  9.171718  9.142858  9.142858  9.122867  9.122867  9.186207  9.186207 
dram[7]:  9.189189  9.189189  9.189189  9.189189  9.185185  9.185185  9.189189  9.189189  9.171718  9.171718  9.142858  9.142858  9.122867  9.122867  9.186207  9.186207 
dram[8]:  9.189189  9.189189  9.189189  9.189189  9.185185  9.185185  9.189189  9.189189  9.171718  9.171718  9.142858  9.142858  9.122867  9.122867  9.186207  9.186207 
dram[9]:  9.189189  9.189189  9.189189  9.189189  9.185185  9.185185  9.189189  9.189189  9.171718  9.171718  9.142858  9.142858  9.122867  9.122867  9.186207  9.186207 
dram[10]:  9.189189  9.189189  9.189189  9.189189  9.185185  9.185185  9.189189  9.189189  9.171718  9.171718  9.142858  9.142858  9.122867  9.122867  9.186207  9.186207 
dram[11]:  9.189189  9.189189  9.189189  9.189189  9.185185  9.185185  9.189189  9.189189  9.171718  9.171718  9.142858  9.142858  9.122867  9.122867  9.186207  9.186207 
average row locality = 520736/52763 = 9.869340
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2704      2704      2688      2688 
dram[1]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2704      2704      2688      2688 
dram[2]:      2752      2752      2752      2752      2752      2752      2752      2752      2752      2752      2712      2712      2704      2704      2688      2688 
dram[3]:      2720      2720      2720      2720      2728      2728      2724      2724      2724      2724      2692      2692      2688      2688      2664      2664 
dram[4]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2676      2676      2664      2664 
dram[5]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2676      2676      2664      2664 
dram[6]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2672      2672      2664      2664 
dram[7]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2672      2672      2664      2664 
dram[8]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2672      2672      2664      2664 
dram[9]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2672      2672      2664      2664 
dram[10]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2672      2672      2664      2664 
dram[11]:      2720      2720      2720      2720      2728      2728      2720      2720      2724      2724      2688      2688      2672      2672      2664      2664 
total dram reads = 520696
bank skew: 2752/2664 = 1.03
chip skew: 43728/43272 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         8         8         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
total dram writes = 160
min_bank_accesses = 0!
chip skew: 32/8 = 4.00
average mf latency per bank:
dram[0]:        365       365       366       364       365       365       365       364       364       364       365       365      5426      4901      3704      3742
dram[1]:        361       365       362       365       362       364       362       366       362       365       362       365      4855      4331      3879      4336
dram[2]:        365       363       364       362       365       363       365       362       365       363       364       363      4208      3639      4493      5022
dram[3]:        367       368       368       367       366       367       368       368       367       367       366       366      3700      3665      5268      5706
dram[4]:        365       367       365       367       364       367       365       367       364       368       365       367      3660      3667      5876      6367
dram[5]:        367       365       368       365       366       364       368       365       367       364       367       364      3869      4372      6329      5750
dram[6]:        367       367       367       368       367       367       367       367       368       367       367       366      4523      4992      5604      5045
dram[7]:        366       367       365       367       365       366       365       368       364       367       364       366      5164      5584      4946      4357
dram[8]:        367       365       367       365       367       364       367       365       367       364       367       364      5753      6225      4285      3758
dram[9]:        367       367       368       367       366       366       368       367       368       367       366       366      6419      6806      3681      3086
dram[10]:        366       367       366       368       365       367       366       367       365       367       364       367      6858      6889      3101      3091
dram[11]:        367       365       367       364       366       364       367       365       366       364       366       364      6823      6234      3116      3063
maximum mf latency per bank:
dram[0]:        471       456       479       464       464       471       465       458       453       442       437       459       488       447       496       454
dram[1]:        441       446       459       468       447       430       449       494       443       451       456       452       432       477       443       445
dram[2]:        465       454       468       435       444       453       480       436       448       466       472       446       451       451       459       486
dram[3]:        451       456       470       446       457       447       450       466       457       458       467       437       496       445       454       444
dram[4]:        432       452       439       443       441       449       434       450       468       464       467       460       443       471       433       451
dram[5]:        435       445       464       435       458       456       476       437       442       427       460       454       468       462       483       495
dram[6]:        440       465       464       489       444       454       462       463       459       473       462       447       457       463       469       442
dram[7]:        433       438       442       440       435       443       444       457       434       474       434       466       465       442       438       468
dram[8]:        454       472       457       461       446       453       466       429       468       452       450       439       453       438       446       442
dram[9]:        456       450       457       447       462       474       459       460       453       445       454       452       460       469       455       462
dram[10]:        438       448       450       481       434       466       446       432       456       462       453       472       458       456       442       480
dram[11]:        462       480       463       437       469       442       478       423       466       434       440       428       468       504       445       503
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11759099 n_act=4144 n_pre=4128 n_ref_event=0 n_req=43732 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.01481
n_activity=693656 dram_eff=0.2523
bk0: 2752a 11789284i bk1: 2752a 11789539i bk2: 2752a 11789509i bk3: 2752a 11789654i bk4: 2752a 11789398i bk5: 2752a 11789685i bk6: 2752a 11789595i bk7: 2752a 11789539i bk8: 2752a 11789151i bk9: 2752a 11789437i bk10: 2712a 11789618i bk11: 2712a 11789665i bk12: 2704a 11789635i bk13: 2704a 11789850i bk14: 2688a 11789696i bk15: 2688a 11790138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905607
Row_Buffer_Locality_read = 0.905690
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.021169
Bank_Level_Parallism_Col = 1.017482
Bank_Level_Parallism_Ready = 1.002217
write_to_read_ratio_blp_rw_average = 0.000479
GrpLevelPara = 1.016851 

BW Util details:
bwutil = 0.014815 
total_CMD = 11811113 
util_bw = 174976 
Wasted_Col = 155138 
Wasted_Row = 95607 
Idle = 11385392 

BW Util Bottlenecks: 
RCDc_limit = 97596 
RCDWRc_limit = 60 
WTRc_limit = 0 
RTWc_limit = 48 
CCDLc_limit = 58739 
rwq = 0 
CCDLc_limit_alone = 58739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 11811113 
n_nop = 11759099 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 4144 
n_pre = 4128 
n_ref = 0 
n_req = 43732 
total_req = 43744 

Dual Bus Interface Util: 
issued_total_row = 8272 
issued_total_col = 43744 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.003704 
Either_Row_CoL_Bus_Util = 0.004404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000038 
queue_avg = 0.052804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0528043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11759164 n_act=4111 n_pre=4095 n_ref_event=0 n_req=43732 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.01481
n_activity=694360 dram_eff=0.252
bk0: 2752a 11789335i bk1: 2752a 11789620i bk2: 2752a 11789461i bk3: 2752a 11789654i bk4: 2752a 11789598i bk5: 2752a 11789696i bk6: 2752a 11789546i bk7: 2752a 11789498i bk8: 2752a 11789525i bk9: 2752a 11789552i bk10: 2712a 11789596i bk11: 2712a 11789818i bk12: 2704a 11789715i bk13: 2704a 11789781i bk14: 2688a 11789929i bk15: 2688a 11790209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906361
Row_Buffer_Locality_read = 0.906444
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.015990
Bank_Level_Parallism_Col = 1.013155
Bank_Level_Parallism_Ready = 1.002309
write_to_read_ratio_blp_rw_average = 0.000578
GrpLevelPara = 1.011897 

BW Util details:
bwutil = 0.014815 
total_CMD = 11811113 
util_bw = 174976 
Wasted_Col = 155891 
Wasted_Row = 95606 
Idle = 11384640 

BW Util Bottlenecks: 
RCDc_limit = 97122 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 77 
CCDLc_limit = 59642 
rwq = 0 
CCDLc_limit_alone = 59637 
WTRc_limit_alone = 0 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 11811113 
n_nop = 11759164 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 4111 
n_pre = 4095 
n_ref = 0 
n_req = 43732 
total_req = 43744 

Dual Bus Interface Util: 
issued_total_row = 8206 
issued_total_col = 43744 
Row_Bus_Util =  0.000695 
CoL_Bus_Util = 0.003704 
Either_Row_CoL_Bus_Util = 0.004398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000019 
queue_avg = 0.052346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0523464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11759165 n_act=4111 n_pre=4095 n_ref_event=0 n_req=43732 n_rd=43728 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.01481
n_activity=693224 dram_eff=0.2524
bk0: 2752a 11789551i bk1: 2752a 11789569i bk2: 2752a 11789393i bk3: 2752a 11789580i bk4: 2752a 11789652i bk5: 2752a 11789439i bk6: 2752a 11789655i bk7: 2752a 11789603i bk8: 2752a 11789604i bk9: 2752a 11789678i bk10: 2712a 11789702i bk11: 2712a 11789824i bk12: 2704a 11789733i bk13: 2704a 11789916i bk14: 2688a 11790005i bk15: 2688a 11790003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906361
Row_Buffer_Locality_read = 0.906444
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.019708
Bank_Level_Parallism_Col = 1.015585
Bank_Level_Parallism_Ready = 1.002308
write_to_read_ratio_blp_rw_average = 0.000479
GrpLevelPara = 1.014765 

BW Util details:
bwutil = 0.014815 
total_CMD = 11811113 
util_bw = 174976 
Wasted_Col = 155133 
Wasted_Row = 94883 
Idle = 11386121 

BW Util Bottlenecks: 
RCDc_limit = 96927 
RCDWRc_limit = 60 
WTRc_limit = 0 
RTWc_limit = 48 
CCDLc_limit = 59282 
rwq = 0 
CCDLc_limit_alone = 59282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 11811113 
n_nop = 11759165 
Read = 43728 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 4111 
n_pre = 4095 
n_ref = 0 
n_req = 43732 
total_req = 43744 

Dual Bus Interface Util: 
issued_total_row = 8206 
issued_total_col = 43744 
Row_Bus_Util =  0.000695 
CoL_Bus_Util = 0.003704 
Either_Row_CoL_Bus_Util = 0.004398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000039 
queue_avg = 0.052305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0523055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11759646 n_act=4067 n_pre=4051 n_ref_event=0 n_req=43328 n_rd=43320 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.01468
n_activity=682790 dram_eff=0.254
bk0: 2720a 11789898i bk1: 2720a 11789942i bk2: 2720a 11789921i bk3: 2720a 11789866i bk4: 2728a 11789802i bk5: 2728a 11789644i bk6: 2724a 11789885i bk7: 2724a 11789742i bk8: 2724a 11789730i bk9: 2724a 11789764i bk10: 2692a 11789922i bk11: 2692a 11789933i bk12: 2688a 11789631i bk13: 2688a 11789589i bk14: 2664a 11790045i bk15: 2664a 11790138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906504
Row_Buffer_Locality_read = 0.906671
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.024119
Bank_Level_Parallism_Col = 1.019963
Bank_Level_Parallism_Ready = 1.003275
write_to_read_ratio_blp_rw_average = 0.001152
GrpLevelPara = 1.017773 

BW Util details:
bwutil = 0.014682 
total_CMD = 11811113 
util_bw = 173408 
Wasted_Col = 152705 
Wasted_Row = 93366 
Idle = 11391634 

BW Util Bottlenecks: 
RCDc_limit = 95542 
RCDWRc_limit = 111 
WTRc_limit = 0 
RTWc_limit = 126 
CCDLc_limit = 58432 
rwq = 0 
CCDLc_limit_alone = 58416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 11811113 
n_nop = 11759646 
Read = 43320 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 4067 
n_pre = 4051 
n_ref = 0 
n_req = 43328 
total_req = 43352 

Dual Bus Interface Util: 
issued_total_row = 8118 
issued_total_col = 43352 
Row_Bus_Util =  0.000687 
CoL_Bus_Util = 0.003670 
Either_Row_CoL_Bus_Util = 0.004358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000058 
queue_avg = 0.051335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0513349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11759721 n_act=4057 n_pre=4041 n_ref_event=0 n_req=43284 n_rd=43280 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.01466
n_activity=688283 dram_eff=0.2516
bk0: 2720a 11789886i bk1: 2720a 11789931i bk2: 2720a 11789765i bk3: 2720a 11789952i bk4: 2728a 11789574i bk5: 2728a 11789653i bk6: 2720a 11789773i bk7: 2720a 11789926i bk8: 2724a 11789790i bk9: 2724a 11790120i bk10: 2688a 11790125i bk11: 2688a 11790187i bk12: 2676a 11789929i bk13: 2676a 11790017i bk14: 2664a 11790213i bk15: 2664a 11790282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906640
Row_Buffer_Locality_read = 0.906724
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.017179
Bank_Level_Parallism_Col = 1.014128
Bank_Level_Parallism_Ready = 1.001917
write_to_read_ratio_blp_rw_average = 0.000621
GrpLevelPara = 1.012423 

BW Util details:
bwutil = 0.014663 
total_CMD = 11811113 
util_bw = 173184 
Wasted_Col = 153551 
Wasted_Row = 94202 
Idle = 11390176 

BW Util Bottlenecks: 
RCDc_limit = 95759 
RCDWRc_limit = 53 
WTRc_limit = 24 
RTWc_limit = 78 
CCDLc_limit = 58717 
rwq = 0 
CCDLc_limit_alone = 58699 
WTRc_limit_alone = 24 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 11811113 
n_nop = 11759721 
Read = 43280 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 4057 
n_pre = 4041 
n_ref = 0 
n_req = 43284 
total_req = 43296 

Dual Bus Interface Util: 
issued_total_row = 8098 
issued_total_col = 43296 
Row_Bus_Util =  0.000686 
CoL_Bus_Util = 0.003666 
Either_Row_CoL_Bus_Util = 0.004351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000039 
queue_avg = 0.051270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0512697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11759713 n_act=4061 n_pre=4045 n_ref_event=0 n_req=43284 n_rd=43280 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.01466
n_activity=686689 dram_eff=0.2522
bk0: 2720a 11789650i bk1: 2720a 11789830i bk2: 2720a 11789900i bk3: 2720a 11789875i bk4: 2728a 11789828i bk5: 2728a 11789747i bk6: 2720a 11790076i bk7: 2720a 11789922i bk8: 2724a 11789776i bk9: 2724a 11789709i bk10: 2688a 11789963i bk11: 2688a 11789853i bk12: 2676a 11789939i bk13: 2676a 11789792i bk14: 2664a 11790212i bk15: 2664a 11790143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906547
Row_Buffer_Locality_read = 0.906631
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.019099
Bank_Level_Parallism_Col = 1.015739
Bank_Level_Parallism_Ready = 1.002263
write_to_read_ratio_blp_rw_average = 0.000643
GrpLevelPara = 1.014149 

BW Util details:
bwutil = 0.014663 
total_CMD = 11811113 
util_bw = 173184 
Wasted_Col = 153488 
Wasted_Row = 94038 
Idle = 11390403 

BW Util Bottlenecks: 
RCDc_limit = 95761 
RCDWRc_limit = 50 
WTRc_limit = 45 
RTWc_limit = 76 
CCDLc_limit = 58699 
rwq = 0 
CCDLc_limit_alone = 58670 
WTRc_limit_alone = 32 
RTWc_limit_alone = 60 

Commands details: 
total_CMD = 11811113 
n_nop = 11759713 
Read = 43280 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 4061 
n_pre = 4045 
n_ref = 0 
n_req = 43284 
total_req = 43296 

Dual Bus Interface Util: 
issued_total_row = 8106 
issued_total_col = 43296 
Row_Bus_Util =  0.000686 
CoL_Bus_Util = 0.003666 
Either_Row_CoL_Bus_Util = 0.004352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000039 
queue_avg = 0.051591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0515914
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11758382 n_act=4734 n_pre=4718 n_ref_event=0 n_req=43274 n_rd=43272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01466
n_activity=724695 dram_eff=0.2389
bk0: 2720a 11787628i bk1: 2720a 11787536i bk2: 2720a 11787679i bk3: 2720a 11787640i bk4: 2728a 11787567i bk5: 2728a 11787446i bk6: 2720a 11787387i bk7: 2720a 11787559i bk8: 2724a 11787690i bk9: 2724a 11787513i bk10: 2688a 11787918i bk11: 2688a 11787840i bk12: 2672a 11788014i bk13: 2672a 11787718i bk14: 2664a 11788080i bk15: 2664a 11788025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890974
Row_Buffer_Locality_read = 0.891015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.019966
Bank_Level_Parallism_Col = 1.015928
Bank_Level_Parallism_Ready = 1.002287
write_to_read_ratio_blp_rw_average = 0.000241
GrpLevelPara = 1.015525 

BW Util details:
bwutil = 0.014657 
total_CMD = 11811113 
util_bw = 173120 
Wasted_Col = 169423 
Wasted_Row = 109597 
Idle = 11358973 

BW Util Bottlenecks: 
RCDc_limit = 111662 
RCDWRc_limit = 29 
WTRc_limit = 0 
RTWc_limit = 30 
CCDLc_limit = 59100 
rwq = 0 
CCDLc_limit_alone = 59098 
WTRc_limit_alone = 0 
RTWc_limit_alone = 28 

Commands details: 
total_CMD = 11811113 
n_nop = 11758382 
Read = 43272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 43274 
total_req = 43280 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 43280 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003664 
Either_Row_CoL_Bus_Util = 0.004465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000019 
queue_avg = 0.059843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0598435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11758382 n_act=4734 n_pre=4718 n_ref_event=0 n_req=43274 n_rd=43272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01466
n_activity=729150 dram_eff=0.2374
bk0: 2720a 11787589i bk1: 2720a 11787494i bk2: 2720a 11787549i bk3: 2720a 11787627i bk4: 2728a 11787669i bk5: 2728a 11787550i bk6: 2720a 11787538i bk7: 2720a 11787702i bk8: 2724a 11787403i bk9: 2724a 11787647i bk10: 2688a 11787701i bk11: 2688a 11787743i bk12: 2672a 11787675i bk13: 2672a 11787844i bk14: 2664a 11788089i bk15: 2664a 11788138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890974
Row_Buffer_Locality_read = 0.891015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.012805
Bank_Level_Parallism_Col = 1.010303
Bank_Level_Parallism_Ready = 1.001040
write_to_read_ratio_blp_rw_average = 0.000258
GrpLevelPara = 1.010156 

BW Util details:
bwutil = 0.014657 
total_CMD = 11811113 
util_bw = 173120 
Wasted_Col = 171493 
Wasted_Row = 110767 
Idle = 11355733 

BW Util Bottlenecks: 
RCDc_limit = 112439 
RCDWRc_limit = 23 
WTRc_limit = 0 
RTWc_limit = 32 
CCDLc_limit = 59738 
rwq = 0 
CCDLc_limit_alone = 59738 
WTRc_limit_alone = 0 
RTWc_limit_alone = 32 

Commands details: 
total_CMD = 11811113 
n_nop = 11758382 
Read = 43272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 43274 
total_req = 43280 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 43280 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003664 
Either_Row_CoL_Bus_Util = 0.004465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000019 
queue_avg = 0.059678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0596784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11758384 n_act=4734 n_pre=4718 n_ref_event=0 n_req=43274 n_rd=43272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01466
n_activity=727184 dram_eff=0.2381
bk0: 2720a 11787757i bk1: 2720a 11787537i bk2: 2720a 11787639i bk3: 2720a 11787519i bk4: 2728a 11787594i bk5: 2728a 11787426i bk6: 2720a 11787522i bk7: 2720a 11787476i bk8: 2724a 11787523i bk9: 2724a 11787362i bk10: 2688a 11787899i bk11: 2688a 11787687i bk12: 2672a 11788069i bk13: 2672a 11787764i bk14: 2664a 11788116i bk15: 2664a 11787951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890974
Row_Buffer_Locality_read = 0.891015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.015138
Bank_Level_Parallism_Col = 1.011297
Bank_Level_Parallism_Ready = 1.000924
write_to_read_ratio_blp_rw_average = 0.000226
GrpLevelPara = 1.011174 

BW Util details:
bwutil = 0.014657 
total_CMD = 11811113 
util_bw = 173120 
Wasted_Col = 171073 
Wasted_Row = 110149 
Idle = 11356771 

BW Util Bottlenecks: 
RCDc_limit = 112065 
RCDWRc_limit = 30 
WTRc_limit = 0 
RTWc_limit = 24 
CCDLc_limit = 59951 
rwq = 0 
CCDLc_limit_alone = 59951 
WTRc_limit_alone = 0 
RTWc_limit_alone = 24 

Commands details: 
total_CMD = 11811113 
n_nop = 11758384 
Read = 43272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 43274 
total_req = 43280 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 43280 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003664 
Either_Row_CoL_Bus_Util = 0.004464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000057 
queue_avg = 0.059991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0599906
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11758384 n_act=4734 n_pre=4718 n_ref_event=0 n_req=43274 n_rd=43272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01466
n_activity=726147 dram_eff=0.2384
bk0: 2720a 11787465i bk1: 2720a 11787636i bk2: 2720a 11787742i bk3: 2720a 11787734i bk4: 2728a 11787509i bk5: 2728a 11787657i bk6: 2720a 11787714i bk7: 2720a 11787554i bk8: 2724a 11787553i bk9: 2724a 11787354i bk10: 2688a 11787811i bk11: 2688a 11787849i bk12: 2672a 11787867i bk13: 2672a 11788035i bk14: 2664a 11788116i bk15: 2664a 11788250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890974
Row_Buffer_Locality_read = 0.891015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.018699
Bank_Level_Parallism_Col = 1.014501
Bank_Level_Parallism_Ready = 1.001710
write_to_read_ratio_blp_rw_average = 0.000279
GrpLevelPara = 1.014063 

BW Util details:
bwutil = 0.014657 
total_CMD = 11811113 
util_bw = 173120 
Wasted_Col = 169606 
Wasted_Row = 109633 
Idle = 11358754 

BW Util Bottlenecks: 
RCDc_limit = 111820 
RCDWRc_limit = 20 
WTRc_limit = 0 
RTWc_limit = 40 
CCDLc_limit = 58982 
rwq = 0 
CCDLc_limit_alone = 58980 
WTRc_limit_alone = 0 
RTWc_limit_alone = 38 

Commands details: 
total_CMD = 11811113 
n_nop = 11758384 
Read = 43272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 43274 
total_req = 43280 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 43280 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003664 
Either_Row_CoL_Bus_Util = 0.004464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000057 
queue_avg = 0.059629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0596289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11758383 n_act=4734 n_pre=4718 n_ref_event=0 n_req=43274 n_rd=43272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01466
n_activity=726991 dram_eff=0.2381
bk0: 2720a 11787572i bk1: 2720a 11787714i bk2: 2720a 11787481i bk3: 2720a 11787612i bk4: 2728a 11787643i bk5: 2728a 11787523i bk6: 2720a 11787643i bk7: 2720a 11787643i bk8: 2724a 11787470i bk9: 2724a 11787486i bk10: 2688a 11787586i bk11: 2688a 11787641i bk12: 2672a 11787832i bk13: 2672a 11787871i bk14: 2664a 11788094i bk15: 2664a 11788100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890974
Row_Buffer_Locality_read = 0.891015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.015744
Bank_Level_Parallism_Col = 1.012073
Bank_Level_Parallism_Ready = 1.001617
write_to_read_ratio_blp_rw_average = 0.000226
GrpLevelPara = 1.011384 

BW Util details:
bwutil = 0.014657 
total_CMD = 11811113 
util_bw = 173120 
Wasted_Col = 170873 
Wasted_Row = 110085 
Idle = 11357035 

BW Util Bottlenecks: 
RCDc_limit = 112097 
RCDWRc_limit = 30 
WTRc_limit = 0 
RTWc_limit = 24 
CCDLc_limit = 59825 
rwq = 0 
CCDLc_limit_alone = 59825 
WTRc_limit_alone = 0 
RTWc_limit_alone = 24 

Commands details: 
total_CMD = 11811113 
n_nop = 11758383 
Read = 43272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 43274 
total_req = 43280 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 43280 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003664 
Either_Row_CoL_Bus_Util = 0.004464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000038 
queue_avg = 0.060036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0600364
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11811113 n_nop=11758382 n_act=4734 n_pre=4718 n_ref_event=0 n_req=43274 n_rd=43272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01466
n_activity=726868 dram_eff=0.2382
bk0: 2720a 11787679i bk1: 2720a 11787544i bk2: 2720a 11787677i bk3: 2720a 11787485i bk4: 2728a 11787377i bk5: 2728a 11787386i bk6: 2720a 11787606i bk7: 2720a 11787536i bk8: 2724a 11787461i bk9: 2724a 11787458i bk10: 2688a 11787767i bk11: 2688a 11787896i bk12: 2672a 11788032i bk13: 2672a 11787907i bk14: 2664a 11788166i bk15: 2664a 11788102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890974
Row_Buffer_Locality_read = 0.891015
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.015555
Bank_Level_Parallism_Col = 1.011778
Bank_Level_Parallism_Ready = 1.001063
write_to_read_ratio_blp_rw_average = 0.000221
GrpLevelPara = 1.011669 

BW Util details:
bwutil = 0.014657 
total_CMD = 11811113 
util_bw = 173120 
Wasted_Col = 170904 
Wasted_Row = 110097 
Idle = 11356992 

BW Util Bottlenecks: 
RCDc_limit = 112152 
RCDWRc_limit = 30 
WTRc_limit = 20 
RTWc_limit = 15 
CCDLc_limit = 59680 
rwq = 0 
CCDLc_limit_alone = 59676 
WTRc_limit_alone = 16 
RTWc_limit_alone = 15 

Commands details: 
total_CMD = 11811113 
n_nop = 11758382 
Read = 43272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 4734 
n_pre = 4718 
n_ref = 0 
n_req = 43274 
total_req = 43280 

Dual Bus Interface Util: 
issued_total_row = 9452 
issued_total_col = 43280 
Row_Bus_Util =  0.000800 
CoL_Bus_Util = 0.003664 
Either_Row_CoL_Bus_Util = 0.004465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000019 
queue_avg = 0.059746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0597463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 113036, Miss = 21864, Miss_rate = 0.193, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 107745, Miss = 21864, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 108883, Miss = 21864, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 107882, Miss = 21864, Miss_rate = 0.203, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 108319, Miss = 21864, Miss_rate = 0.202, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 107786, Miss = 21864, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 110421, Miss = 21660, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 114826, Miss = 21660, Miss_rate = 0.189, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 116443, Miss = 21640, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 121625, Miss = 21640, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 123517, Miss = 21640, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 122746, Miss = 21640, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 122611, Miss = 21636, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 121538, Miss = 21636, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 122547, Miss = 21636, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 120495, Miss = 21636, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 121585, Miss = 21636, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 121044, Miss = 21636, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 122255, Miss = 21636, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 119952, Miss = 21636, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 120838, Miss = 21636, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 120749, Miss = 21636, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 120486, Miss = 21636, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 113691, Miss = 21636, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2811020
L2_total_cache_misses = 520696
L2_total_cache_miss_rate = 0.1852
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 390522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1421635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1389385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1421635
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=2811020
icnt_total_pkts_simt_to_mem=2811020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2811020
Req_Network_cycles = 4605677
Req_Network_injected_packets_per_cycle =       0.6103 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0010
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0254

Reply_Network_injected_packets_num = 2811020
Reply_Network_cycles = 4605677
Reply_Network_injected_packets_per_cycle =        0.6103
Reply_Network_conflicts_per_cycle =        1.3799
Reply_Network_conflicts_per_cycle_util =       2.2609
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0912
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.6103
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 2 sec (362 sec)
gpgpu_simulation_rate = 264017 (inst/sec)
gpgpu_simulation_rate = 12722 (cycle/sec)
gpgpu_silicon_slowdown = 107294x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
