// Seed: 2510610954
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_6;
  assign id_2 = -1;
  wire id_7;
  assign id_6 = (-1);
  supply0 id_8;
  always_comb begin : LABEL_0
    id_3 = 1;
  end
  initial begin : LABEL_0
    #id_9 id_3 = -1;
  end
  wire id_10;
  assign id_8 = -1;
  always id_2 <= 1;
  module_0 modCall_1 ();
endprogram
