module
public import AvailableChainPCSA.Model.Store

@[expose] public section

namespace AvailableChain.PCSA

open AvailableChain.Generic AvailableChain.SimplexFG

/-- [PC-SA M1; pcsa-decisions R-a; GridCO admissionLevels] The lease levels
of a prefix at gate `s`: the one SA level when the prefix is slow admissible
(`J = {k}`: `k` consecutive saved results cover it). There is no τ fast lease. -/
def slowLevels (p : Params) {n : Nat} (v : GridCO.State n .root) (s : Slot) (b : Block) :
    List Nat :=
  if SA.Root.slowEligible p.toParams v s b then [SA.releaseThreshold p.toParams] else []

/-- [PC-SA M1; pcsa-decisions R-a; GridCO gateFrom] The SA gate with the walk
from `a` and the slow lease loop only. A genuine gate advances G. It advances
S and writes obligations only when the result is compatible with every live
target. -/
def gateFrom (p : Params) {n : Nat} (a : Block) (v : GridCO.State n .root) (s : Slot) :
    GridCO.State n .root :=
  let q := p.toParams.engine
  match SA.Root.confirmationFrom p.toParams a v s with
  | none => { v with genuine := @GridCO.recordGenuine GridCO.slowLeasePolicy n .root v s none }
  | some h =>
      let v := { v with
        goldfishRecord := GridCO.advance v.goldfishRecord h
        genuine := @GridCO.recordGenuine GridCO.slowLeasePolicy n .root v s (some h) }
      if v.obligations.any (fun row => !Block.compatible row.1 h) then v else
        let v := { v with stableRecord := GridCO.advance v.stableRecord h }
        let prefixes := v.blocks.filter (fun b => b != .genesis && Block.preceq b h)
        prefixes.foldl (fun acc b =>
          (slowLevels p acc s b).foldl
            (fun acc g => GridCO.writeObligation acc b g
              (GridCO.gateTime q s + GridCO.lifetime q)) acc) v

/-- [PC-SA M1; FG-SA Clock.lean gateStep; pcsa-decisions 3n/4]
[spec 885–913, 502–505; M7, DQ5] `update_confirmation`: if label `s` is not
saved, run the gate on the active view with the walk from `Σ.F`
(`genuine_result`); then `S := F` if `F ⋠ S`, also after an empty or vetoed
gate. There is no fast-write set. -/
def gateStep (p : Params) (st : State p.n) (s : Slot) : State p.n :=
  let a := eraseFG st.fg.F
  let st := if (GridCO.savedGenuine st.base s).isSome then st else
    onView (fun v => gateFrom p a v s) st
  normalizeS st

/-- [PC-SA M1; FG-SA Clock.lean clockPre; pcsa-decisions R-f]
[spec 683–694, 709–752; M8] The tick before the gate: set the time and
expire leases; the freeze (on the active view) and the PC snapshot at `z_s`
(the latest held PC); the early cache at `e_s` (on the active view; the ack
duty reads it); the release at `q_{s−1}` (on the active view). The step order
and the time tests are those of `GridCO.clockFrom`. -/
def clockPre (p : Params) (st : State p.n) (t : Time) : State p.n :=
  let q := p.toParams
  let st := { st with base := GridCO.expire { st.base with now := t } t }
  let fSlot := ((t - 3 * p.Δ) / (4 * p.Δ)).toNat
  let st := if 0 ≤ t - 3 * p.Δ && t == SA.freezeTime q fSlot then
    { onView (fun v => GridCO.freeze q.engine v fSlot) st with
      pcSnapshot := st.pcSnapshot ++ [(fSlot, latestPC st)] } else st
  let eSlot := ((t - 2 * p.Δ) / (4 * p.Δ)).toNat
  let st := if 0 ≤ t - 2 * p.Δ && t == SA.earlyTime q eSlot then
    onView (fun v =>
      { v with early := v.early ++ [(eSlot, GridCO.earlyVotes q.engine v eSlot)] }) st
    else st
  let qSlot := ((t - 5 * p.Δ) / (4 * p.Δ)).toNat
  if 0 ≤ t - 5 * p.Δ && t == SA.releaseTime q qSlot then
    onView (fun v => SA.Root.release q v qSlot) st else st

/-- [PC-SA M1] [spec 683–694, 709–752; M8] The tick: `clockPre`, then the composite gate at
`d_{s−1}`. The duties are not here (Q1). -/
def clock (p : Params) (st : State p.n) (t : Time) : State p.n :=
  let st := clockPre p st t
  let dSlot := ((t - 6 * p.Δ) / (4 * p.Δ)).toNat
  if 0 ≤ t - 6 * p.Δ && t == SA.gateTime p.toParams dSlot then gateStep p st dSlot else st

-- ROOT-DIGEST-2 option 3: generate equations in their home module (BUILD B3a).
private theorem clock_eq_1_export :
    type_of% (@clock.eq_1) := @clock.eq_1
private theorem clockPre_eq_1_export :
    type_of% (@clockPre.eq_1) := @clockPre.eq_1
private theorem gateStep_eq_1_export :
    type_of% (@gateStep.eq_1) := @gateStep.eq_1

end AvailableChain.PCSA
end
