
*** Running vivado
    with args -log TETRIS_Main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TETRIS_Main.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TETRIS_Main.tcl -notrace
Command: link_design -top TETRIS_Main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER_board.xdc] for cell 'CLK_GENERATOR/inst'
Finished Parsing XDC File [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER_board.xdc] for cell 'CLK_GENERATOR/inst'
Parsing XDC File [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xdc] for cell 'CLK_GENERATOR/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1054.012 ; gain = 513.121
Finished Parsing XDC File [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER.xdc] for cell 'CLK_GENERATOR/inst'
Parsing XDC File [C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/constrs_1/new/constrains.xdc]
Parsing XDC File [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER_late.xdc] for cell 'CLK_GENERATOR/inst'
Finished Parsing XDC File [c:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.srcs/sources_1/ip/IP_CLK_DIVIDER/IP_CLK_DIVIDER_late.xdc] for cell 'CLK_GENERATOR/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1054.012 ; gain = 793.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1054.012 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 221ac4923

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.638 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22561299e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17819cff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17819cff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17819cff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1059.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17819cff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1059.320 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 152b48000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TETRIS_Main_drc_opted.rpt -pb TETRIS_Main_drc_opted.pb -rpx TETRIS_Main_drc_opted.rpx
Command: report_drc -file TETRIS_Main_drc_opted.rpt -pb TETRIS_Main_drc_opted.pb -rpx TETRIS_Main_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1059.320 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f1e6f6af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1059.320 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c6561858

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27a1ea958

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27a1ea958

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.320 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27a1ea958

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 254da8d06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 254da8d06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1799d2eb9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23db284c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23db284c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 23db284c9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 22bb71d17

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1804f8f19

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 211ede1e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 211ede1e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 189c38f27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1059.320 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 189c38f27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1059.320 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e651b021

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e651b021

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1075.488 ; gain = 16.168
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.794. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13e8acaae

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668
Phase 4.1 Post Commit Optimization | Checksum: 13e8acaae

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e8acaae

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e8acaae

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 119541429

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 119541429

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668
Ending Placer Task | Checksum: 532067a6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1075.988 ; gain = 16.668
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1075.988 ; gain = 16.668
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1075.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TETRIS_Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1076.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TETRIS_Main_utilization_placed.rpt -pb TETRIS_Main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1076.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file TETRIS_Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1076.676 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 34f4d34e ConstDB: 0 ShapeSum: 1e2b9458 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a91a3ea2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1195.027 ; gain = 115.285
Post Restoration Checksum: NetGraph: 5687dbe0 NumContArr: 529262c2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a91a3ea2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1195.027 ; gain = 115.285

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a91a3ea2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1195.027 ; gain = 115.285

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a91a3ea2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1195.027 ; gain = 115.285
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19586e842

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1195.027 ; gain = 115.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.714 | TNS=-80.842| WHS=-0.345 | THS=-12.649|

Phase 2 Router Initialization | Checksum: 185804930

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1195.027 ; gain = 115.285

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 84948386

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.820 ; gain = 159.078

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1306
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.437 | TNS=-113.746| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2579bf77c

Time (s): cpu = 00:03:45 ; elapsed = 00:02:25 . Memory (MB): peak = 1372.191 ; gain = 292.449

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.721 | TNS=-107.752| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22ccd33c8

Time (s): cpu = 00:13:00 ; elapsed = 00:07:55 . Memory (MB): peak = 1384.770 ; gain = 305.027
Phase 4 Rip-up And Reroute | Checksum: 22ccd33c8

Time (s): cpu = 00:13:00 ; elapsed = 00:07:55 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21a1b7cbb

Time (s): cpu = 00:13:00 ; elapsed = 00:07:55 . Memory (MB): peak = 1384.770 ; gain = 305.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.437 | TNS=-113.746| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 173864b36

Time (s): cpu = 00:13:00 ; elapsed = 00:07:55 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 173864b36

Time (s): cpu = 00:13:00 ; elapsed = 00:07:55 . Memory (MB): peak = 1384.770 ; gain = 305.027
Phase 5 Delay and Skew Optimization | Checksum: 173864b36

Time (s): cpu = 00:13:00 ; elapsed = 00:07:55 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10715c20a

Time (s): cpu = 00:13:01 ; elapsed = 00:07:56 . Memory (MB): peak = 1384.770 ; gain = 305.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.427 | TNS=-113.686| WHS=0.090  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 160b51bfc

Time (s): cpu = 00:13:01 ; elapsed = 00:07:56 . Memory (MB): peak = 1384.770 ; gain = 305.027
Phase 6 Post Hold Fix | Checksum: 160b51bfc

Time (s): cpu = 00:13:01 ; elapsed = 00:07:56 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.16631 %
  Global Horizontal Routing Utilization  = 3.72814 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 141522387

Time (s): cpu = 00:13:01 ; elapsed = 00:07:56 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 141522387

Time (s): cpu = 00:13:01 ; elapsed = 00:07:56 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c7115944

Time (s): cpu = 00:13:02 ; elapsed = 00:07:57 . Memory (MB): peak = 1384.770 ; gain = 305.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.427 | TNS=-113.686| WHS=0.090  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: c7115944

Time (s): cpu = 00:13:02 ; elapsed = 00:07:57 . Memory (MB): peak = 1384.770 ; gain = 305.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:02 ; elapsed = 00:07:57 . Memory (MB): peak = 1384.770 ; gain = 305.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:05 ; elapsed = 00:07:59 . Memory (MB): peak = 1384.770 ; gain = 308.094
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1384.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TETRIS_Main_drc_routed.rpt -pb TETRIS_Main_drc_routed.pb -rpx TETRIS_Main_drc_routed.rpx
Command: report_drc -file TETRIS_Main_drc_routed.rpt -pb TETRIS_Main_drc_routed.pb -rpx TETRIS_Main_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TETRIS_Main_methodology_drc_routed.rpt -pb TETRIS_Main_methodology_drc_routed.pb -rpx TETRIS_Main_methodology_drc_routed.rpx
Command: report_methodology -file TETRIS_Main_methodology_drc_routed.rpt -pb TETRIS_Main_methodology_drc_routed.pb -rpx TETRIS_Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Filip/Desktop/uec2_projekt/vivado/UEC2_projekt_tetris/UEC2_projekt_tetris.runs/impl_1/TETRIS_Main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TETRIS_Main_power_routed.rpt -pb TETRIS_Main_power_summary_routed.pb -rpx TETRIS_Main_power_routed.rpx
Command: report_power -file TETRIS_Main_power_routed.rpt -pb TETRIS_Main_power_summary_routed.pb -rpx TETRIS_Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TETRIS_Main_route_status.rpt -pb TETRIS_Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file TETRIS_Main_timing_summary_routed.rpt -warn_on_violation  -rpx TETRIS_Main_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TETRIS_Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file TETRIS_Main_clock_utilization_routed.rpt
Command: write_bitstream -force TETRIS_Main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[113] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[113]_i_2/O, cell tetris_logic/board_nxt_reg[113]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[145] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[145]_i_2/O, cell tetris_logic/board_nxt_reg[145]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[177] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[177]_i_2/O, cell tetris_logic/board_nxt_reg[177]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[17] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[17]_i_2/O, cell tetris_logic/board_nxt_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[209] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[209]_i_2/O, cell tetris_logic/board_nxt_reg[209]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[241] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[241]_i_2/O, cell tetris_logic/board_nxt_reg[241]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[273] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[273]_i_2/O, cell tetris_logic/board_nxt_reg[273]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[305] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[305]_i_2/O, cell tetris_logic/board_nxt_reg[305]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[337] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[337]_i_2/O, cell tetris_logic/board_nxt_reg[337]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[369] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[369]_i_2/O, cell tetris_logic/board_nxt_reg[369]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[401] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[401]_i_2/O, cell tetris_logic/board_nxt_reg[401]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[433] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[433]_i_2/O, cell tetris_logic/board_nxt_reg[433]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[465] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[465]_i_2/O, cell tetris_logic/board_nxt_reg[465]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[497] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[497]_i_2/O, cell tetris_logic/board_nxt_reg[497]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[49] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[49]_i_2/O, cell tetris_logic/board_nxt_reg[49]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[529] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[529]_i_2/O, cell tetris_logic/board_nxt_reg[529]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[561] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[561]_i_2/O, cell tetris_logic/board_nxt_reg[561]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[593] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[593]_i_2/O, cell tetris_logic/board_nxt_reg[593]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[625] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[625]_i_2/O, cell tetris_logic/board_nxt_reg[625]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[657] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[657]_i_2/O, cell tetris_logic/board_nxt_reg[657]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[689] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[689]_i_2/O, cell tetris_logic/board_nxt_reg[689]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[721] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[721]_i_2/O, cell tetris_logic/board_nxt_reg[721]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[753] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[753]_i_2/O, cell tetris_logic/board_nxt_reg[753]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tetris_logic/p_1_out[81] is a gated clock net sourced by a combinational pin tetris_logic/board_nxt_reg[81]_i_2/O, cell tetris_logic/board_nxt_reg[81]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TETRIS_Main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.703 ; gain = 186.934
INFO: [Common 17-206] Exiting Vivado at Tue Sep  8 20:51:26 2020...
