
STM32F051_RFM69_Cpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d5c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08001e1c  08001e1c  00011e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e50  08001e50  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08001e50  08001e50  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e50  08001e50  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08001e50  08001e50  00011e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e58  08001e58  00011e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08001e5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000068  08001ec4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08001ec4  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004737  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000912  00000000  00000000  000247c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000398  00000000  00000000  000250e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000360  00000000  00000000  00025478  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000bfe0  00000000  00000000  000257d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001edc  00000000  00000000  000317b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0003e7ba  00000000  00000000  00033694  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00071e4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000f18  00000000  00000000  00071ecc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001e04 	.word	0x08001e04

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08001e04 	.word	0x08001e04

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_lmul>:
 80003f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f6:	46ce      	mov	lr, r9
 80003f8:	4647      	mov	r7, r8
 80003fa:	0415      	lsls	r5, r2, #16
 80003fc:	0c2d      	lsrs	r5, r5, #16
 80003fe:	002e      	movs	r6, r5
 8000400:	b580      	push	{r7, lr}
 8000402:	0407      	lsls	r7, r0, #16
 8000404:	0c14      	lsrs	r4, r2, #16
 8000406:	0c3f      	lsrs	r7, r7, #16
 8000408:	4699      	mov	r9, r3
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	437e      	muls	r6, r7
 800040e:	435d      	muls	r5, r3
 8000410:	4367      	muls	r7, r4
 8000412:	4363      	muls	r3, r4
 8000414:	197f      	adds	r7, r7, r5
 8000416:	0c34      	lsrs	r4, r6, #16
 8000418:	19e4      	adds	r4, r4, r7
 800041a:	469c      	mov	ip, r3
 800041c:	42a5      	cmp	r5, r4
 800041e:	d903      	bls.n	8000428 <__aeabi_lmul+0x34>
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	025b      	lsls	r3, r3, #9
 8000424:	4698      	mov	r8, r3
 8000426:	44c4      	add	ip, r8
 8000428:	464b      	mov	r3, r9
 800042a:	4343      	muls	r3, r0
 800042c:	4351      	muls	r1, r2
 800042e:	0c25      	lsrs	r5, r4, #16
 8000430:	0436      	lsls	r6, r6, #16
 8000432:	4465      	add	r5, ip
 8000434:	0c36      	lsrs	r6, r6, #16
 8000436:	0424      	lsls	r4, r4, #16
 8000438:	19a4      	adds	r4, r4, r6
 800043a:	195b      	adds	r3, r3, r5
 800043c:	1859      	adds	r1, r3, r1
 800043e:	0020      	movs	r0, r4
 8000440:	bc0c      	pop	{r2, r3}
 8000442:	4690      	mov	r8, r2
 8000444:	4699      	mov	r9, r3
 8000446:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	0002      	movs	r2, r0
 8000450:	6039      	str	r1, [r7, #0]
 8000452:	1dfb      	adds	r3, r7, #7
 8000454:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000456:	1dfb      	adds	r3, r7, #7
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	b25b      	sxtb	r3, r3
 800045c:	2b00      	cmp	r3, #0
 800045e:	db2a      	blt.n	80004b6 <__NVIC_SetPriority+0x6e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000460:	4a32      	ldr	r2, [pc, #200]	; (800052c <__NVIC_SetPriority+0xe4>)
 8000462:	1dfb      	adds	r3, r7, #7
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	b25b      	sxtb	r3, r3
 8000468:	089b      	lsrs	r3, r3, #2
 800046a:	33c0      	adds	r3, #192	; 0xc0
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	589b      	ldr	r3, [r3, r2]
 8000470:	1dfa      	adds	r2, r7, #7
 8000472:	7812      	ldrb	r2, [r2, #0]
 8000474:	b252      	sxtb	r2, r2
 8000476:	0011      	movs	r1, r2
 8000478:	2203      	movs	r2, #3
 800047a:	400a      	ands	r2, r1
 800047c:	00d2      	lsls	r2, r2, #3
 800047e:	21ff      	movs	r1, #255	; 0xff
 8000480:	4091      	lsls	r1, r2
 8000482:	000a      	movs	r2, r1
 8000484:	43d2      	mvns	r2, r2
 8000486:	401a      	ands	r2, r3
 8000488:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	019b      	lsls	r3, r3, #6
 800048e:	22ff      	movs	r2, #255	; 0xff
 8000490:	401a      	ands	r2, r3
 8000492:	1dfb      	adds	r3, r7, #7
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	b25b      	sxtb	r3, r3
 8000498:	0018      	movs	r0, r3
 800049a:	2303      	movs	r3, #3
 800049c:	4003      	ands	r3, r0
 800049e:	00db      	lsls	r3, r3, #3
 80004a0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004a2:	4822      	ldr	r0, [pc, #136]	; (800052c <__NVIC_SetPriority+0xe4>)
 80004a4:	1dfb      	adds	r3, r7, #7
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	b25b      	sxtb	r3, r3
 80004aa:	089b      	lsrs	r3, r3, #2
 80004ac:	430a      	orrs	r2, r1
 80004ae:	33c0      	adds	r3, #192	; 0xc0
 80004b0:	009b      	lsls	r3, r3, #2
 80004b2:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80004b4:	e035      	b.n	8000522 <__NVIC_SetPriority+0xda>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004b6:	4a1e      	ldr	r2, [pc, #120]	; (8000530 <__NVIC_SetPriority+0xe8>)
 80004b8:	1dfb      	adds	r3, r7, #7
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	b25b      	sxtb	r3, r3
 80004be:	0019      	movs	r1, r3
 80004c0:	230f      	movs	r3, #15
 80004c2:	400b      	ands	r3, r1
 80004c4:	3b08      	subs	r3, #8
 80004c6:	089b      	lsrs	r3, r3, #2
 80004c8:	3306      	adds	r3, #6
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	18d3      	adds	r3, r2, r3
 80004ce:	3304      	adds	r3, #4
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	1dfa      	adds	r2, r7, #7
 80004d4:	7812      	ldrb	r2, [r2, #0]
 80004d6:	b252      	sxtb	r2, r2
 80004d8:	0011      	movs	r1, r2
 80004da:	2203      	movs	r2, #3
 80004dc:	400a      	ands	r2, r1
 80004de:	00d2      	lsls	r2, r2, #3
 80004e0:	21ff      	movs	r1, #255	; 0xff
 80004e2:	4091      	lsls	r1, r2
 80004e4:	000a      	movs	r2, r1
 80004e6:	43d2      	mvns	r2, r2
 80004e8:	401a      	ands	r2, r3
 80004ea:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004ec:	683b      	ldr	r3, [r7, #0]
 80004ee:	019b      	lsls	r3, r3, #6
 80004f0:	22ff      	movs	r2, #255	; 0xff
 80004f2:	401a      	ands	r2, r3
 80004f4:	1dfb      	adds	r3, r7, #7
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b25b      	sxtb	r3, r3
 80004fa:	0018      	movs	r0, r3
 80004fc:	2303      	movs	r3, #3
 80004fe:	4003      	ands	r3, r0
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000504:	480a      	ldr	r0, [pc, #40]	; (8000530 <__NVIC_SetPriority+0xe8>)
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	b25b      	sxtb	r3, r3
 800050c:	001c      	movs	r4, r3
 800050e:	230f      	movs	r3, #15
 8000510:	4023      	ands	r3, r4
 8000512:	3b08      	subs	r3, #8
 8000514:	089b      	lsrs	r3, r3, #2
 8000516:	430a      	orrs	r2, r1
 8000518:	3306      	adds	r3, #6
 800051a:	009b      	lsls	r3, r3, #2
 800051c:	18c3      	adds	r3, r0, r3
 800051e:	3304      	adds	r3, #4
 8000520:	601a      	str	r2, [r3, #0]
}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	b003      	add	sp, #12
 8000528:	bd90      	pop	{r4, r7, pc}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	e000e100 	.word	0xe000e100
 8000530:	e000ed00 	.word	0xe000ed00

08000534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	3b01      	subs	r3, #1
 8000540:	4a0c      	ldr	r2, [pc, #48]	; (8000574 <SysTick_Config+0x40>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d901      	bls.n	800054a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000546:	2301      	movs	r3, #1
 8000548:	e010      	b.n	800056c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800054a:	4b0b      	ldr	r3, [pc, #44]	; (8000578 <SysTick_Config+0x44>)
 800054c:	687a      	ldr	r2, [r7, #4]
 800054e:	3a01      	subs	r2, #1
 8000550:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000552:	2301      	movs	r3, #1
 8000554:	425b      	negs	r3, r3
 8000556:	2103      	movs	r1, #3
 8000558:	0018      	movs	r0, r3
 800055a:	f7ff ff75 	bl	8000448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800055e:	4b06      	ldr	r3, [pc, #24]	; (8000578 <SysTick_Config+0x44>)
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <SysTick_Config+0x44>)
 8000566:	2207      	movs	r2, #7
 8000568:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800056a:	2300      	movs	r3, #0
}
 800056c:	0018      	movs	r0, r3
 800056e:	46bd      	mov	sp, r7
 8000570:	b002      	add	sp, #8
 8000572:	bd80      	pop	{r7, pc}
 8000574:	00ffffff 	.word	0x00ffffff
 8000578:	e000e010 	.word	0xe000e010

0800057c <_ZN4GpioC1EP12GPIO_TypeDeft>:
 */

#include "stm32f0xx.h"
#include "Gpio.h"

Gpio::Gpio(GPIO_TypeDef *PORT, uint16_t gpio_pin) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	60f8      	str	r0, [r7, #12]
 8000584:	60b9      	str	r1, [r7, #8]
 8000586:	1dbb      	adds	r3, r7, #6
 8000588:	801a      	strh	r2, [r3, #0]
	// Ініціалізація піна
	item_port = PORT;
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	68ba      	ldr	r2, [r7, #8]
 800058e:	601a      	str	r2, [r3, #0]
	item_pin = gpio_pin;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	1dba      	adds	r2, r7, #6
 8000594:	8812      	ldrh	r2, [r2, #0]
 8000596:	809a      	strh	r2, [r3, #4]
	this->GpioEnableClk(); // Ввімкнути тактування вибраного порта
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	0018      	movs	r0, r3
 800059c:	f000 f806 	bl	80005ac <_ZN4Gpio13GpioEnableClkEv>

}
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	0018      	movs	r0, r3
 80005a4:	46bd      	mov	sp, r7
 80005a6:	b004      	add	sp, #16
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <_ZN4Gpio13GpioEnableClkEv>:
void Gpio::GpioEnableClk() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

	GPIO_TypeDef *PORT = this->item_port;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	60fb      	str	r3, [r7, #12]
// Перед спробою ввімкнення тактування проходить перевірка, чи не було воно ввімкнене раніше.
	if (PORT == GPIOA) {
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	2390      	movs	r3, #144	; 0x90
 80005be:	05db      	lsls	r3, r3, #23
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d111      	bne.n	80005e8 <_ZN4Gpio13GpioEnableClkEv+0x3c>
		if (!(RCC->AHBENR & RCC_AHBENR_GPIOAEN)) {
 80005c4:	4b2b      	ldr	r3, [pc, #172]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 80005c6:	695a      	ldr	r2, [r3, #20]
 80005c8:	2380      	movs	r3, #128	; 0x80
 80005ca:	029b      	lsls	r3, r3, #10
 80005cc:	4013      	ands	r3, r2
 80005ce:	425a      	negs	r2, r3
 80005d0:	4153      	adcs	r3, r2
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d048      	beq.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
			RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80005d8:	4b26      	ldr	r3, [pc, #152]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 80005da:	695a      	ldr	r2, [r3, #20]
 80005dc:	4b25      	ldr	r3, [pc, #148]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 80005de:	2180      	movs	r1, #128	; 0x80
 80005e0:	0289      	lsls	r1, r1, #10
 80005e2:	430a      	orrs	r2, r1
 80005e4:	615a      	str	r2, [r3, #20]
	} else if (PORT == GPIOD) {
		if (!(RCC->AHBENR & RCC_AHBENR_GPIODEN)) {
			RCC->AHBENR |= RCC_AHBENR_GPIODEN;
		}
	}
}
 80005e6:	e040      	b.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
	} else if (PORT == GPIOB) {
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a23      	ldr	r2, [pc, #140]	; (8000678 <_ZN4Gpio13GpioEnableClkEv+0xcc>)
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d111      	bne.n	8000614 <_ZN4Gpio13GpioEnableClkEv+0x68>
		if (!(RCC->AHBENR & RCC_AHBENR_GPIOBEN)) {
 80005f0:	4b20      	ldr	r3, [pc, #128]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 80005f2:	695a      	ldr	r2, [r3, #20]
 80005f4:	2380      	movs	r3, #128	; 0x80
 80005f6:	02db      	lsls	r3, r3, #11
 80005f8:	4013      	ands	r3, r2
 80005fa:	425a      	negs	r2, r3
 80005fc:	4153      	adcs	r3, r2
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	2b00      	cmp	r3, #0
 8000602:	d032      	beq.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
			RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8000604:	4b1b      	ldr	r3, [pc, #108]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 8000606:	695a      	ldr	r2, [r3, #20]
 8000608:	4b1a      	ldr	r3, [pc, #104]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 800060a:	2180      	movs	r1, #128	; 0x80
 800060c:	02c9      	lsls	r1, r1, #11
 800060e:	430a      	orrs	r2, r1
 8000610:	615a      	str	r2, [r3, #20]
}
 8000612:	e02a      	b.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
	} else if (PORT == GPIOC) {
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	4a19      	ldr	r2, [pc, #100]	; (800067c <_ZN4Gpio13GpioEnableClkEv+0xd0>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d111      	bne.n	8000640 <_ZN4Gpio13GpioEnableClkEv+0x94>
		if (!(RCC->AHBENR & RCC_AHBENR_GPIOCEN)) {
 800061c:	4b15      	ldr	r3, [pc, #84]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 800061e:	695a      	ldr	r2, [r3, #20]
 8000620:	2380      	movs	r3, #128	; 0x80
 8000622:	031b      	lsls	r3, r3, #12
 8000624:	4013      	ands	r3, r2
 8000626:	425a      	negs	r2, r3
 8000628:	4153      	adcs	r3, r2
 800062a:	b2db      	uxtb	r3, r3
 800062c:	2b00      	cmp	r3, #0
 800062e:	d01c      	beq.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
			RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8000630:	4b10      	ldr	r3, [pc, #64]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 8000632:	695a      	ldr	r2, [r3, #20]
 8000634:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 8000636:	2180      	movs	r1, #128	; 0x80
 8000638:	0309      	lsls	r1, r1, #12
 800063a:	430a      	orrs	r2, r1
 800063c:	615a      	str	r2, [r3, #20]
}
 800063e:	e014      	b.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
	} else if (PORT == GPIOD) {
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	4a0f      	ldr	r2, [pc, #60]	; (8000680 <_ZN4Gpio13GpioEnableClkEv+0xd4>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d110      	bne.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
		if (!(RCC->AHBENR & RCC_AHBENR_GPIODEN)) {
 8000648:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	035b      	lsls	r3, r3, #13
 8000650:	4013      	ands	r3, r2
 8000652:	425a      	negs	r2, r3
 8000654:	4153      	adcs	r3, r2
 8000656:	b2db      	uxtb	r3, r3
 8000658:	2b00      	cmp	r3, #0
 800065a:	d006      	beq.n	800066a <_ZN4Gpio13GpioEnableClkEv+0xbe>
			RCC->AHBENR |= RCC_AHBENR_GPIODEN;
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 800065e:	695a      	ldr	r2, [r3, #20]
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <_ZN4Gpio13GpioEnableClkEv+0xc8>)
 8000662:	2180      	movs	r1, #128	; 0x80
 8000664:	0349      	lsls	r1, r1, #13
 8000666:	430a      	orrs	r2, r1
 8000668:	615a      	str	r2, [r3, #20]
}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b004      	add	sp, #16
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	40021000 	.word	0x40021000
 8000678:	48000400 	.word	0x48000400
 800067c:	48000800 	.word	0x48000800
 8000680:	48000c00 	.word	0x48000c00

08000684 <_ZN4Gpio17GpioSetOutputTypeE2OT>:

void Gpio::GpioSetOutputType(OUTPUT_TYPE_t GpioOutputType) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	000a      	movs	r2, r1
 800068e:	1cfb      	adds	r3, r7, #3
 8000690:	701a      	strb	r2, [r3, #0]
	this->item_port->OTYPER |= GpioOutputType << GpioOutputType;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	685a      	ldr	r2, [r3, #4]
 8000698:	1cfb      	adds	r3, r7, #3
 800069a:	7819      	ldrb	r1, [r3, #0]
 800069c:	1cfb      	adds	r3, r7, #3
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4099      	lsls	r1, r3
 80006a2:	000b      	movs	r3, r1
 80006a4:	0019      	movs	r1, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	430a      	orrs	r2, r1
 80006ac:	605a      	str	r2, [r3, #4]
}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b002      	add	sp, #8
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <_ZN4Gpio18GpioSetOutputSpeedE9OUT_SPEED>:
void Gpio::GpioSetOutputSpeed(OUT_SPEED_t GpioOutputSpeed) {
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b082      	sub	sp, #8
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	6078      	str	r0, [r7, #4]
 80006be:	000a      	movs	r2, r1
 80006c0:	1cfb      	adds	r3, r7, #3
 80006c2:	701a      	strb	r2, [r3, #0]

	this->item_port->OSPEEDR |= (GpioOutputSpeed << (this->item_pin * 2));
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	689a      	ldr	r2, [r3, #8]
 80006ca:	1cfb      	adds	r3, r7, #3
 80006cc:	7819      	ldrb	r1, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	889b      	ldrh	r3, [r3, #4]
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4099      	lsls	r1, r3
 80006d6:	000b      	movs	r3, r1
 80006d8:	0019      	movs	r1, r3
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	430a      	orrs	r2, r1
 80006e0:	609a      	str	r2, [r3, #8]
}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	b002      	add	sp, #8
 80006e8:	bd80      	pop	{r7, pc}

080006ea <_ZN4Gpio7SetAsAFE7GPIO_AF>:
	this->item_port->BSRR |= ((1 << this->item_pin) << 16U);
}
void Gpio::Toggle(void) {
	this->item_port->ODR ^= (1 << this->item_pin);
}
void Gpio::SetAsAF(GPIO_AF_t AlernateFunction) {
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b082      	sub	sp, #8
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
 80006f2:	000a      	movs	r2, r1
 80006f4:	1cfb      	adds	r3, r7, #3
 80006f6:	701a      	strb	r2, [r3, #0]

	if (this->item_pin <= 7) // For gpio0..gpio7
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	889b      	ldrh	r3, [r3, #4]
 80006fc:	2b07      	cmp	r3, #7
 80006fe:	d81d      	bhi.n	800073c <_ZN4Gpio7SetAsAFE7GPIO_AF+0x52>
			{
		this->item_port->MODER |= 0x02 << (this->item_pin * 2);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	889b      	ldrh	r3, [r3, #4]
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	2102      	movs	r1, #2
 800070e:	4099      	lsls	r1, r3
 8000710:	000b      	movs	r3, r1
 8000712:	0019      	movs	r1, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	430a      	orrs	r2, r1
 800071a:	601a      	str	r2, [r3, #0]
		this->item_port->AFR[0] |= AlernateFunction << (this->item_pin * 4);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	6a1a      	ldr	r2, [r3, #32]
 8000722:	1cfb      	adds	r3, r7, #3
 8000724:	7819      	ldrb	r1, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	889b      	ldrh	r3, [r3, #4]
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4099      	lsls	r1, r3
 800072e:	000b      	movs	r3, r1
 8000730:	0019      	movs	r1, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	430a      	orrs	r2, r1
 8000738:	621a      	str	r2, [r3, #32]
	{
		while (1) {
			// Infinite error loop :-(
		}
	}
}
 800073a:	e027      	b.n	800078c <_ZN4Gpio7SetAsAFE7GPIO_AF+0xa2>
	} else if (this->item_pin > 7 && this->item_pin <= 15) // For gpio8..gpio15
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	889b      	ldrh	r3, [r3, #4]
 8000740:	2b07      	cmp	r3, #7
 8000742:	d922      	bls.n	800078a <_ZN4Gpio7SetAsAFE7GPIO_AF+0xa0>
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	889b      	ldrh	r3, [r3, #4]
 8000748:	2b0f      	cmp	r3, #15
 800074a:	d81e      	bhi.n	800078a <_ZN4Gpio7SetAsAFE7GPIO_AF+0xa0>
		this->item_port->MODER |= 0x02 << (this->item_pin * 2);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	889b      	ldrh	r3, [r3, #4]
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	2102      	movs	r1, #2
 800075a:	4099      	lsls	r1, r3
 800075c:	000b      	movs	r3, r1
 800075e:	0019      	movs	r1, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	430a      	orrs	r2, r1
 8000766:	601a      	str	r2, [r3, #0]
		this->item_port->AFR[1] |= AlernateFunction
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
				<< ((this->item_pin - 8) * 4);
 800076e:	1cfb      	adds	r3, r7, #3
 8000770:	7819      	ldrb	r1, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	889b      	ldrh	r3, [r3, #4]
 8000776:	3b08      	subs	r3, #8
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	4099      	lsls	r1, r3
 800077c:	000b      	movs	r3, r1
 800077e:	0019      	movs	r1, r3
		this->item_port->AFR[1] |= AlernateFunction
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	430a      	orrs	r2, r1
 8000786:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000788:	e000      	b.n	800078c <_ZN4Gpio7SetAsAFE7GPIO_AF+0xa2>
		while (1) {
 800078a:	e7fe      	b.n	800078a <_ZN4Gpio7SetAsAFE7GPIO_AF+0xa0>
}
 800078c:	46bd      	mov	sp, r7
 800078e:	b002      	add	sp, #8
 8000790:	bd80      	pop	{r7, pc}

08000792 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT>:
void Gpio::SetAsAF(GPIO_AF_t AlernateFunction, OUTPUT_TYPE_t GpioOutputType) {
 8000792:	b580      	push	{r7, lr}
 8000794:	b082      	sub	sp, #8
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
 800079a:	0008      	movs	r0, r1
 800079c:	0011      	movs	r1, r2
 800079e:	1cfb      	adds	r3, r7, #3
 80007a0:	1c02      	adds	r2, r0, #0
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	1cbb      	adds	r3, r7, #2
 80007a6:	1c0a      	adds	r2, r1, #0
 80007a8:	701a      	strb	r2, [r3, #0]
	this->GpioSetOutputType(GpioOutputType); //Set Output Type PP | OD
 80007aa:	1cbb      	adds	r3, r7, #2
 80007ac:	781a      	ldrb	r2, [r3, #0]
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	0011      	movs	r1, r2
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff ff66 	bl	8000684 <_ZN4Gpio17GpioSetOutputTypeE2OT>
	this->GpioSetOutputSpeed(HIGH_SPEED);    //Default hi speed
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2103      	movs	r1, #3
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff ff7a 	bl	80006b6 <_ZN4Gpio18GpioSetOutputSpeedE9OUT_SPEED>
	if (this->item_pin <= 7) // For gpio0..gpio7
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	889b      	ldrh	r3, [r3, #4]
 80007c6:	2b07      	cmp	r3, #7
 80007c8:	d81d      	bhi.n	8000806 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT+0x74>
			{
		this->item_port->MODER |= 0x02 << (this->item_pin * 2);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	889b      	ldrh	r3, [r3, #4]
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	2102      	movs	r1, #2
 80007d8:	4099      	lsls	r1, r3
 80007da:	000b      	movs	r3, r1
 80007dc:	0019      	movs	r1, r3
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	430a      	orrs	r2, r1
 80007e4:	601a      	str	r2, [r3, #0]
		this->item_port->AFR[0] |= AlernateFunction << (this->item_pin * 4);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	6a1a      	ldr	r2, [r3, #32]
 80007ec:	1cfb      	adds	r3, r7, #3
 80007ee:	7819      	ldrb	r1, [r3, #0]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	889b      	ldrh	r3, [r3, #4]
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	4099      	lsls	r1, r3
 80007f8:	000b      	movs	r3, r1
 80007fa:	0019      	movs	r1, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	430a      	orrs	r2, r1
 8000802:	621a      	str	r2, [r3, #32]
	{
		while (1) {
			// Infinite error loop :-(
		}
	}
}
 8000804:	e027      	b.n	8000856 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT+0xc4>
	} else if (this->item_pin > 7 && this->item_pin <= 15) // For gpio8..gpio15
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	889b      	ldrh	r3, [r3, #4]
 800080a:	2b07      	cmp	r3, #7
 800080c:	d922      	bls.n	8000854 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT+0xc2>
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	889b      	ldrh	r3, [r3, #4]
 8000812:	2b0f      	cmp	r3, #15
 8000814:	d81e      	bhi.n	8000854 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT+0xc2>
		this->item_port->MODER |= 0x02 << (this->item_pin * 2);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	889b      	ldrh	r3, [r3, #4]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	2102      	movs	r1, #2
 8000824:	4099      	lsls	r1, r3
 8000826:	000b      	movs	r3, r1
 8000828:	0019      	movs	r1, r3
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	430a      	orrs	r2, r1
 8000830:	601a      	str	r2, [r3, #0]
		this->item_port->AFR[1] |= AlernateFunction
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	6a5a      	ldr	r2, [r3, #36]	; 0x24
				<< ((this->item_pin - 8) * 4);
 8000838:	1cfb      	adds	r3, r7, #3
 800083a:	7819      	ldrb	r1, [r3, #0]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	889b      	ldrh	r3, [r3, #4]
 8000840:	3b08      	subs	r3, #8
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	4099      	lsls	r1, r3
 8000846:	000b      	movs	r3, r1
 8000848:	0019      	movs	r1, r3
		this->item_port->AFR[1] |= AlernateFunction
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	430a      	orrs	r2, r1
 8000850:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000852:	e000      	b.n	8000856 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT+0xc4>
		while (1) {
 8000854:	e7fe      	b.n	8000854 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT+0xc2>
}
 8000856:	46bd      	mov	sp, r7
 8000858:	b002      	add	sp, #8
 800085a:	bd80      	pop	{r7, pc}

0800085c <_ZN4Gpio26SetAsGenerapPurporseOutputE2OT>:
void Gpio::SetAsGenerapPurporseOutput(OUTPUT_TYPE_t GpioOutputType) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	000a      	movs	r2, r1
 8000866:	1cfb      	adds	r3, r7, #3
 8000868:	701a      	strb	r2, [r3, #0]
	this->item_port->MODER |= 0x01 << (this->item_pin * 2);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	889b      	ldrh	r3, [r3, #4]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	2101      	movs	r1, #1
 8000878:	4099      	lsls	r1, r3
 800087a:	000b      	movs	r3, r1
 800087c:	0019      	movs	r1, r3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	430a      	orrs	r2, r1
 8000884:	601a      	str	r2, [r3, #0]
	this->item_port->OTYPER |= GpioOutputType << this->item_pin;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	685a      	ldr	r2, [r3, #4]
 800088c:	1cfb      	adds	r3, r7, #3
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	6879      	ldr	r1, [r7, #4]
 8000892:	8889      	ldrh	r1, [r1, #4]
 8000894:	408b      	lsls	r3, r1
 8000896:	0019      	movs	r1, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	430a      	orrs	r2, r1
 800089e:	605a      	str	r2, [r3, #4]
}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	b002      	add	sp, #8
 80008a6:	bd80      	pop	{r7, pc}

080008a8 <_ZN5RFM69C1EP11SPI_TypeDefP12GPIO_TypeDeftb12SPI_DataSize>:

// Clock constants. DO NOT CHANGE THESE!
#define RFM69_XO               32000000    ///< Internal clock frequency [Hz]
#define RFM69_FSTEP            61.03515625 ///< Step width of synthesizer [Hz]

RFM69::RFM69(SPI_TypeDef *spi, GPIO_TypeDef *csGPIO, uint16_t csPin,
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60f8      	str	r0, [r7, #12]
 80008b0:	60b9      	str	r1, [r7, #8]
 80008b2:	607a      	str	r2, [r7, #4]
 80008b4:	001a      	movs	r2, r3
 80008b6:	1cbb      	adds	r3, r7, #2
 80008b8:	801a      	strh	r2, [r3, #0]
		bool highPowerDevice, SPI_DataSize_t size) :
		SPI(spi, size) {
 80008ba:	68f8      	ldr	r0, [r7, #12]
 80008bc:	231c      	movs	r3, #28
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	781a      	ldrb	r2, [r3, #0]
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	0019      	movs	r1, r3
 80008c6:	f000 fe7f 	bl	80015c8 <_ZN3SPIC1EP11SPI_TypeDef12SPI_DataSize>
	_spi = spi;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	625a      	str	r2, [r3, #36]	; 0x24
	_csGPIO = csGPIO;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	629a      	str	r2, [r3, #40]	; 0x28
	_csPin = csPin;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	1cba      	adds	r2, r7, #2
 80008da:	8812      	ldrh	r2, [r2, #0]
 80008dc:	859a      	strh	r2, [r3, #44]	; 0x2c
	_resetGPIO = 0;
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	2200      	movs	r2, #0
 80008e2:	631a      	str	r2, [r3, #48]	; 0x30
	_resetPin = 0;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	2200      	movs	r2, #0
 80008e8:	869a      	strh	r2, [r3, #52]	; 0x34
	_init = false;
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	223e      	movs	r2, #62	; 0x3e
 80008ee:	2100      	movs	r1, #0
 80008f0:	5499      	strb	r1, [r3, r2]
	_mode = RFM69_MODE_STANDBY;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	223f      	movs	r2, #63	; 0x3f
 80008f6:	2101      	movs	r1, #1
 80008f8:	5499      	strb	r1, [r3, r2]
	_highPowerDevice = highPowerDevice;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	2218      	movs	r2, #24
 80008fe:	18ba      	adds	r2, r7, r2
 8000900:	2140      	movs	r1, #64	; 0x40
 8000902:	7812      	ldrb	r2, [r2, #0]
 8000904:	545a      	strb	r2, [r3, r1]
	_powerLevel = 0;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2241      	movs	r2, #65	; 0x41
 800090a:	2100      	movs	r1, #0
 800090c:	5499      	strb	r1, [r3, r2]
	_rssi = -127;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	227f      	movs	r2, #127	; 0x7f
 8000912:	4252      	negs	r2, r2
 8000914:	645a      	str	r2, [r3, #68]	; 0x44
	_ookEnabled = false;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	2249      	movs	r2, #73	; 0x49
 800091a:	2100      	movs	r1, #0
 800091c:	5499      	strb	r1, [r3, r2]
	_autoReadRSSI = false;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	2248      	movs	r2, #72	; 0x48
 8000922:	2100      	movs	r1, #0
 8000924:	5499      	strb	r1, [r3, r2]
	_dataMode = RFM69_DATA_MODE_PACKET;
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	224a      	movs	r2, #74	; 0x4a
 800092a:	2100      	movs	r1, #0
 800092c:	5499      	strb	r1, [r3, r2]
	_dataGPIO = 0;
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	2200      	movs	r2, #0
 8000932:	639a      	str	r2, [r3, #56]	; 0x38
	_dataPin = 0;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	2200      	movs	r2, #0
 8000938:	879a      	strh	r2, [r3, #60]	; 0x3c
	_highPowerSettings = false;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	224b      	movs	r2, #75	; 0x4b
 800093e:	2100      	movs	r1, #0
 8000940:	5499      	strb	r1, [r3, r2]
	_csmaEnabled = false;
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	224c      	movs	r2, #76	; 0x4c
 8000946:	2100      	movs	r1, #0
 8000948:	5499      	strb	r1, [r3, r2]
	_rxBufferLength = 0;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2290      	movs	r2, #144	; 0x90
 800094e:	2100      	movs	r1, #0
 8000950:	5099      	str	r1, [r3, r2]

}
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	0018      	movs	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	b004      	add	sp, #16
 800095a:	bd80      	pop	{r7, pc}

0800095c <_ZN5RFM697setCSMAEb>:
	return _rssi;
}
void RFM69::setAutoreadRSSI(bool enable) {
	_autoReadRSSI = enable;
}
void RFM69::setCSMA(bool enable) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	000a      	movs	r2, r1
 8000966:	1cfb      	adds	r3, r7, #3
 8000968:	701a      	strb	r2, [r3, #0]
	_csmaEnabled = enable;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	1cfa      	adds	r2, r7, #3
 800096e:	214c      	movs	r1, #76	; 0x4c
 8000970:	7812      	ldrb	r2, [r2, #0]
 8000972:	545a      	strb	r2, [r3, r1]
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	b002      	add	sp, #8
 800097a:	bd80      	pop	{r7, pc}

0800097c <_ZN5RFM695resetEv>:

void RFM69::reset() {
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	if (_resetGPIO == 0)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000988:	2b00      	cmp	r3, #0
 800098a:	d029      	beq.n	80009e0 <_ZN5RFM695resetEv+0x64>
		return;

	_init = false;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	223e      	movs	r2, #62	; 0x3e
 8000990:	2100      	movs	r1, #0
 8000992:	5499      	strb	r1, [r3, r2]

	// generate reset impulse
	this->_resetGPIO->BSRR |= (1<< this->_resetPin); // Set
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000998:	699a      	ldr	r2, [r3, #24]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800099e:	0019      	movs	r1, r3
 80009a0:	2301      	movs	r3, #1
 80009a2:	408b      	lsls	r3, r1
 80009a4:	0019      	movs	r1, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	430a      	orrs	r2, r1
 80009ac:	619a      	str	r2, [r3, #24]
	delay_ms(1);
 80009ae:	2001      	movs	r0, #1
 80009b0:	f001 f878 	bl	8001aa4 <_Z8delay_msj>
	this->_resetGPIO->BSRR |= ((1<< this->_resetPin) << 16U); // Reset
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b8:	699a      	ldr	r2, [r3, #24]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80009be:	0019      	movs	r1, r3
 80009c0:	2301      	movs	r3, #1
 80009c2:	408b      	lsls	r3, r1
 80009c4:	041b      	lsls	r3, r3, #16
 80009c6:	0019      	movs	r1, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009cc:	430a      	orrs	r2, r1
 80009ce:	619a      	str	r2, [r3, #24]

	// wait until module is ready
	delay_ms(10);
 80009d0:	200a      	movs	r0, #10
 80009d2:	f001 f867 	bl	8001aa4 <_Z8delay_msj>

	_mode = RFM69_MODE_STANDBY;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	223f      	movs	r2, #63	; 0x3f
 80009da:	2101      	movs	r1, #1
 80009dc:	5499      	strb	r1, [r3, r2]
 80009de:	e000      	b.n	80009e2 <_ZN5RFM695resetEv+0x66>
		return;
 80009e0:	46c0      	nop			; (mov r8, r8)
}
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b002      	add	sp, #8
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <_ZN5RFM694initEv>:

bool RFM69::init() {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	// set base configuration
	setCustomConfig(rfm69_base_config, sizeof(rfm69_base_config) / 2);
 80009f0:	490c      	ldr	r1, [pc, #48]	; (8000a24 <_ZN5RFM694initEv+0x3c>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2215      	movs	r2, #21
 80009f6:	0018      	movs	r0, r3
 80009f8:	f000 f9a1 	bl	8000d3e <_ZN5RFM6915setCustomConfigEPA2_Khj>

	// set PA and OCP settings according to RF module (normal/high power)
	setPASettings();
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2100      	movs	r1, #0
 8000a00:	0018      	movs	r0, r3
 8000a02:	f000 f8d3 	bl	8000bac <_ZN5RFM6913setPASettingsEh>

	// clear FIFO and flags
	clearFIFO();
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f000 f9ba 	bl	8000d82 <_ZN5RFM699clearFIFOEv>

	_init = true;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	223e      	movs	r2, #62	; 0x3e
 8000a12:	2101      	movs	r1, #1
 8000a14:	5499      	strb	r1, [r3, r2]

	return _init;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	223e      	movs	r2, #62	; 0x3e
 8000a1a:	5c9b      	ldrb	r3, [r3, r2]
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	08001e24 	.word	0x08001e24

08000a28 <_ZN5RFM6912readRegisterEh>:
	// set new bitrate
	writeRegister(0x03, bitrate >> 8);
	writeRegister(0x04, bitrate);
}

uint8_t RFM69::readRegister(uint8_t reg) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	000a      	movs	r2, r1
 8000a32:	1cfb      	adds	r3, r7, #3
 8000a34:	701a      	strb	r2, [r3, #0]
	uint16_t RequestReg = reg;
 8000a36:	230e      	movs	r3, #14
 8000a38:	18fb      	adds	r3, r7, r3
 8000a3a:	1cfa      	adds	r2, r7, #3
 8000a3c:	7812      	ldrb	r2, [r2, #0]
 8000a3e:	801a      	strh	r2, [r3, #0]
	// sanity check
	if (reg > 0x7f)
 8000a40:	1cfb      	adds	r3, r7, #3
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b25b      	sxtb	r3, r3
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	da01      	bge.n	8000a4e <_ZN5RFM6912readRegisterEh+0x26>
		return 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	e007      	b.n	8000a5e <_ZN5RFM6912readRegisterEh+0x36>
	else
		return this->TransmitReceive8B(reg);
 8000a4e:	1cfb      	adds	r3, r7, #3
 8000a50:	781a      	ldrb	r2, [r3, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	0011      	movs	r1, r2
 8000a56:	0018      	movs	r0, r3
 8000a58:	f000 fb68 	bl	800112c <_ZN5RFM6917TransmitReceive8BEh>
 8000a5c:	0003      	movs	r3, r0
delay_ms(10);
}
 8000a5e:	0018      	movs	r0, r3
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b004      	add	sp, #16
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <_ZN5RFM6913writeRegisterEhh>:

void RFM69::writeRegister(uint8_t reg, uint8_t value) {
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b084      	sub	sp, #16
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	0008      	movs	r0, r1
 8000a70:	0011      	movs	r1, r2
 8000a72:	1cfb      	adds	r3, r7, #3
 8000a74:	1c02      	adds	r2, r0, #0
 8000a76:	701a      	strb	r2, [r3, #0]
 8000a78:	1cbb      	adds	r3, r7, #2
 8000a7a:	1c0a      	adds	r2, r1, #0
 8000a7c:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	// sanity check
	if (reg > 0x7f)
 8000a7e:	1cfb      	adds	r3, r7, #3
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b25b      	sxtb	r3, r3
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	db3d      	blt.n	8000b04 <_ZN5RFM6913writeRegisterEhh+0x9e>
		return;
	uint16_t RxData = ((reg | 0x80) << 8) | value;
 8000a88:	1cfb      	adds	r3, r7, #3
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2280      	movs	r2, #128	; 0x80
 8000a8e:	4252      	negs	r2, r2
 8000a90:	4313      	orrs	r3, r2
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	021b      	lsls	r3, r3, #8
 8000a96:	b21a      	sxth	r2, r3
 8000a98:	1cbb      	adds	r3, r7, #2
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	b21b      	sxth	r3, r3
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	b21a      	sxth	r2, r3
 8000aa2:	230e      	movs	r3, #14
 8000aa4:	18fb      	adds	r3, r7, r3
 8000aa6:	801a      	strh	r2, [r3, #0]
	this->nCS_Low();
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f000 fef3 	bl	8001896 <_ZN3SPI7nCS_LowEv>
	while (!(this->SPI_ITEM->SR & SPI_SR_TXE))
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	689b      	ldr	r3, [r3, #8]
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	4013      	ands	r3, r2
 8000aba:	425a      	negs	r2, r3
 8000abc:	4153      	adcs	r3, r2
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d000      	beq.n	8000ac6 <_ZN5RFM6913writeRegisterEhh+0x60>
 8000ac4:	e7f4      	b.n	8000ab0 <_ZN5RFM6913writeRegisterEhh+0x4a>
		; // Очікую спустошення передавального буфера.
	this->SPI_ITEM->DR = (uint16_t) RxData;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	220e      	movs	r2, #14
 8000acc:	18ba      	adds	r2, r7, r2
 8000ace:	8812      	ldrh	r2, [r2, #0]
 8000ad0:	60da      	str	r2, [r3, #12]

	while (!(this->SPI_ITEM->SR & SPI_SR_RXNE))
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4013      	ands	r3, r2
 8000adc:	425a      	negs	r2, r3
 8000ade:	4153      	adcs	r3, r2
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d000      	beq.n	8000ae8 <_ZN5RFM6913writeRegisterEhh+0x82>
 8000ae6:	e7f4      	b.n	8000ad2 <_ZN5RFM6913writeRegisterEhh+0x6c>
		; // Очікую заповнення приймального буфера.
	i = (this->SPI_ITEM->DR) & 0xFF;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	68da      	ldr	r2, [r3, #12]
 8000aee:	230d      	movs	r3, #13
 8000af0:	18fb      	adds	r3, r7, r3
 8000af2:	701a      	strb	r2, [r3, #0]
	this->nCS_Low();
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	0018      	movs	r0, r3
 8000af8:	f000 fecd 	bl	8001896 <_ZN3SPI7nCS_LowEv>
	delay_ms(10);
 8000afc:	200a      	movs	r0, #10
 8000afe:	f000 ffd1 	bl	8001aa4 <_Z8delay_msj>
 8000b02:	e000      	b.n	8000b06 <_ZN5RFM6913writeRegisterEhh+0xa0>
		return;
 8000b04:	46c0      	nop			; (mov r8, r8)
}
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b004      	add	sp, #16
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <_ZN5RFM697setModeE9RFM69Mode>:
void RFM69::chipUnselect() {

	this->nCS_High();
}

RFM69Mode RFM69::setMode(RFM69Mode mode) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	000a      	movs	r2, r1
 8000b16:	1cfb      	adds	r3, r7, #3
 8000b18:	701a      	strb	r2, [r3, #0]
	if ((mode == _mode) || (mode > RFM69_MODE_RX))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	223f      	movs	r2, #63	; 0x3f
 8000b1e:	5c9b      	ldrb	r3, [r3, r2]
 8000b20:	1cfa      	adds	r2, r7, #3
 8000b22:	7812      	ldrb	r2, [r2, #0]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d003      	beq.n	8000b30 <_ZN5RFM697setModeE9RFM69Mode+0x24>
 8000b28:	1cfb      	adds	r3, r7, #3
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	2b04      	cmp	r3, #4
 8000b2e:	d903      	bls.n	8000b38 <_ZN5RFM697setModeE9RFM69Mode+0x2c>
		return _mode;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	223f      	movs	r2, #63	; 0x3f
 8000b34:	5c9b      	ldrb	r3, [r3, r2]
 8000b36:	e035      	b.n	8000ba4 <_ZN5RFM697setModeE9RFM69Mode+0x98>

	// set new mode
	writeRegister(0x01, mode << 2);
 8000b38:	1cfb      	adds	r3, r7, #3
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2101      	movs	r1, #1
 8000b44:	0018      	movs	r0, r3
 8000b46:	f7ff ff8e 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>

	// set special registers if this is a high power device (RFM69HW)
	if (true == _highPowerDevice) {
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2240      	movs	r2, #64	; 0x40
 8000b4e:	5c9b      	ldrb	r3, [r3, r2]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d01f      	beq.n	8000b94 <_ZN5RFM697setModeE9RFM69Mode+0x88>
		switch (mode) {
 8000b54:	1cfb      	adds	r3, r7, #3
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	d00d      	beq.n	8000b78 <_ZN5RFM697setModeE9RFM69Mode+0x6c>
 8000b5c:	2b04      	cmp	r3, #4
 8000b5e:	d000      	beq.n	8000b62 <_ZN5RFM697setModeE9RFM69Mode+0x56>
			if (true == _highPowerSettings)
				setHighPowerSettings(true);
			break;

		default:
			break;
 8000b60:	e018      	b.n	8000b94 <_ZN5RFM697setModeE9RFM69Mode+0x88>
			if (true == _highPowerSettings)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	224b      	movs	r2, #75	; 0x4b
 8000b66:	5c9b      	ldrb	r3, [r3, r2]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d010      	beq.n	8000b8e <_ZN5RFM697setModeE9RFM69Mode+0x82>
				setHighPowerSettings(false);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2100      	movs	r1, #0
 8000b70:	0018      	movs	r0, r3
 8000b72:	f000 f8b2 	bl	8000cda <_ZN5RFM6920setHighPowerSettingsEb>
			break;
 8000b76:	e00a      	b.n	8000b8e <_ZN5RFM697setModeE9RFM69Mode+0x82>
			if (true == _highPowerSettings)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	224b      	movs	r2, #75	; 0x4b
 8000b7c:	5c9b      	ldrb	r3, [r3, r2]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d007      	beq.n	8000b92 <_ZN5RFM697setModeE9RFM69Mode+0x86>
				setHighPowerSettings(true);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2101      	movs	r1, #1
 8000b86:	0018      	movs	r0, r3
 8000b88:	f000 f8a7 	bl	8000cda <_ZN5RFM6920setHighPowerSettingsEb>
			break;
 8000b8c:	e001      	b.n	8000b92 <_ZN5RFM697setModeE9RFM69Mode+0x86>
			break;
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	e000      	b.n	8000b94 <_ZN5RFM697setModeE9RFM69Mode+0x88>
			break;
 8000b92:	46c0      	nop			; (mov r8, r8)
		}
	}

	_mode = mode;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	1cfa      	adds	r2, r7, #3
 8000b98:	213f      	movs	r1, #63	; 0x3f
 8000b9a:	7812      	ldrb	r2, [r2, #0]
 8000b9c:	545a      	strb	r2, [r3, r1]

	return _mode;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	223f      	movs	r2, #63	; 0x3f
 8000ba2:	5c9b      	ldrb	r3, [r3, r2]
}
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b002      	add	sp, #8
 8000baa:	bd80      	pop	{r7, pc}

08000bac <_ZN5RFM6913setPASettingsEh>:

void RFM69::setPASettings(uint8_t forcePA) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	000a      	movs	r2, r1
 8000bb6:	1cfb      	adds	r3, r7, #3
 8000bb8:	701a      	strb	r2, [r3, #0]
	// disable OCP for high power devices, enable otherwise
	writeRegister(0x13, 0x0A | (_highPowerDevice ? 0x00 : 0x10));
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2240      	movs	r2, #64	; 0x40
 8000bbe:	5c9b      	ldrb	r3, [r3, r2]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <_ZN5RFM6913setPASettingsEh+0x1c>
 8000bc4:	230a      	movs	r3, #10
 8000bc6:	e000      	b.n	8000bca <_ZN5RFM6913setPASettingsEh+0x1e>
 8000bc8:	231a      	movs	r3, #26
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	001a      	movs	r2, r3
 8000bce:	2113      	movs	r1, #19
 8000bd0:	f7ff ff49 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>

	if (0 == forcePA) {
 8000bd4:	1cfb      	adds	r3, r7, #3
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d12b      	bne.n	8000c34 <_ZN5RFM6913setPASettingsEh+0x88>
		if (true == _highPowerDevice) {
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2240      	movs	r2, #64	; 0x40
 8000be0:	5c9b      	ldrb	r3, [r3, r2]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d012      	beq.n	8000c0c <_ZN5RFM6913setPASettingsEh+0x60>
			// enable PA1 only
			writeRegister(0x11, (readRegister(0x11) & 0x1F) | 0x40);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2111      	movs	r1, #17
 8000bea:	0018      	movs	r0, r3
 8000bec:	f7ff ff1c 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000bf0:	0003      	movs	r3, r0
 8000bf2:	001a      	movs	r2, r3
 8000bf4:	231f      	movs	r3, #31
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2240      	movs	r2, #64	; 0x40
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	b2da      	uxtb	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2111      	movs	r1, #17
 8000c04:	0018      	movs	r0, r3
 8000c06:	f7ff ff2e 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
		_highPowerSettings = (forcePA & 0x08) ? true : false;
		setHighPowerSettings(_highPowerSettings);

		writeRegister(0x11, (readRegister(0x11) & 0x1F) | pa);
	}
}
 8000c0a:	e062      	b.n	8000cd2 <_ZN5RFM6913setPASettingsEh+0x126>
			writeRegister(0x11, (readRegister(0x11) & 0x1F) | 0x80);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2111      	movs	r1, #17
 8000c10:	0018      	movs	r0, r3
 8000c12:	f7ff ff09 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000c16:	0003      	movs	r3, r0
 8000c18:	001a      	movs	r2, r3
 8000c1a:	231f      	movs	r3, #31
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2280      	movs	r2, #128	; 0x80
 8000c22:	4252      	negs	r2, r2
 8000c24:	4313      	orrs	r3, r2
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2111      	movs	r1, #17
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f7ff ff1a 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
}
 8000c32:	e04e      	b.n	8000cd2 <_ZN5RFM6913setPASettingsEh+0x126>
		uint8_t pa = 0;
 8000c34:	230f      	movs	r3, #15
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	2200      	movs	r2, #0
 8000c3a:	701a      	strb	r2, [r3, #0]
		if (forcePA & 0x01)
 8000c3c:	1cfb      	adds	r3, r7, #3
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2201      	movs	r2, #1
 8000c42:	4013      	ands	r3, r2
 8000c44:	d007      	beq.n	8000c56 <_ZN5RFM6913setPASettingsEh+0xaa>
			pa |= 0x80;
 8000c46:	220f      	movs	r2, #15
 8000c48:	18bb      	adds	r3, r7, r2
 8000c4a:	18ba      	adds	r2, r7, r2
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	2180      	movs	r1, #128	; 0x80
 8000c50:	4249      	negs	r1, r1
 8000c52:	430a      	orrs	r2, r1
 8000c54:	701a      	strb	r2, [r3, #0]
		if (forcePA & 0x02)
 8000c56:	1cfb      	adds	r3, r7, #3
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2202      	movs	r2, #2
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	d006      	beq.n	8000c6e <_ZN5RFM6913setPASettingsEh+0xc2>
			pa |= 0x40;
 8000c60:	220f      	movs	r2, #15
 8000c62:	18bb      	adds	r3, r7, r2
 8000c64:	18ba      	adds	r2, r7, r2
 8000c66:	7812      	ldrb	r2, [r2, #0]
 8000c68:	2140      	movs	r1, #64	; 0x40
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	701a      	strb	r2, [r3, #0]
		if (forcePA & 0x04)
 8000c6e:	1cfb      	adds	r3, r7, #3
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2204      	movs	r2, #4
 8000c74:	4013      	ands	r3, r2
 8000c76:	d006      	beq.n	8000c86 <_ZN5RFM6913setPASettingsEh+0xda>
			pa |= 0x20;
 8000c78:	220f      	movs	r2, #15
 8000c7a:	18bb      	adds	r3, r7, r2
 8000c7c:	18ba      	adds	r2, r7, r2
 8000c7e:	7812      	ldrb	r2, [r2, #0]
 8000c80:	2120      	movs	r1, #32
 8000c82:	430a      	orrs	r2, r1
 8000c84:	701a      	strb	r2, [r3, #0]
		_highPowerSettings = (forcePA & 0x08) ? true : false;
 8000c86:	1cfb      	adds	r3, r7, #3
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	10db      	asrs	r3, r3, #3
 8000c8c:	1c1a      	adds	r2, r3, #0
 8000c8e:	2301      	movs	r3, #1
 8000c90:	4013      	ands	r3, r2
 8000c92:	b2d9      	uxtb	r1, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	224b      	movs	r2, #75	; 0x4b
 8000c98:	5499      	strb	r1, [r3, r2]
		setHighPowerSettings(_highPowerSettings);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	224b      	movs	r2, #75	; 0x4b
 8000c9e:	5c9a      	ldrb	r2, [r3, r2]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f000 f818 	bl	8000cda <_ZN5RFM6920setHighPowerSettingsEb>
		writeRegister(0x11, (readRegister(0x11) & 0x1F) | pa);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2111      	movs	r1, #17
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f7ff feba 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	001a      	movs	r2, r3
 8000cb8:	231f      	movs	r3, #31
 8000cba:	4013      	ands	r3, r2
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	18fb      	adds	r3, r7, r3
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2111      	movs	r1, #17
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f7ff feca 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b004      	add	sp, #16
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <_ZN5RFM6920setHighPowerSettingsEb>:
	writeRegister(0x11, (readRegister(0x11) & 0xE0) | power);

	_powerLevel = power;
}

void RFM69::setHighPowerSettings(bool enable) {
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
 8000ce2:	000a      	movs	r2, r1
 8000ce4:	1cfb      	adds	r3, r7, #3
 8000ce6:	701a      	strb	r2, [r3, #0]
	// enabling only works if this is a high power device
	if (true == enable && false == _highPowerDevice)
 8000ce8:	1cfb      	adds	r3, r7, #3
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d00a      	beq.n	8000d06 <_ZN5RFM6920setHighPowerSettingsEb+0x2c>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2240      	movs	r2, #64	; 0x40
 8000cf4:	5c9b      	ldrb	r3, [r3, r2]
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4053      	eors	r3, r2
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d002      	beq.n	8000d06 <_ZN5RFM6920setHighPowerSettingsEb+0x2c>
		enable = false;
 8000d00:	1cfb      	adds	r3, r7, #3
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]

	writeRegister(0x5A, enable ? 0x5D : 0x55);
 8000d06:	1cfb      	adds	r3, r7, #3
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <_ZN5RFM6920setHighPowerSettingsEb+0x38>
 8000d0e:	235d      	movs	r3, #93	; 0x5d
 8000d10:	e000      	b.n	8000d14 <_ZN5RFM6920setHighPowerSettingsEb+0x3a>
 8000d12:	2355      	movs	r3, #85	; 0x55
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	001a      	movs	r2, r3
 8000d18:	215a      	movs	r1, #90	; 0x5a
 8000d1a:	f7ff fea4 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
	writeRegister(0x5C, enable ? 0x7C : 0x70);
 8000d1e:	1cfb      	adds	r3, r7, #3
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <_ZN5RFM6920setHighPowerSettingsEb+0x50>
 8000d26:	237c      	movs	r3, #124	; 0x7c
 8000d28:	e000      	b.n	8000d2c <_ZN5RFM6920setHighPowerSettingsEb+0x52>
 8000d2a:	2370      	movs	r3, #112	; 0x70
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	001a      	movs	r2, r3
 8000d30:	215c      	movs	r1, #92	; 0x5c
 8000d32:	f7ff fe98 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b002      	add	sp, #8
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <_ZN5RFM6915setCustomConfigEPA2_Khj>:

void RFM69::setCustomConfig(const uint8_t config[][2], unsigned int length) {
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b086      	sub	sp, #24
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
	for (unsigned int i = 0; i < length; i++) {
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	617b      	str	r3, [r7, #20]
 8000d4e:	697a      	ldr	r2, [r7, #20]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d211      	bcs.n	8000d7a <_ZN5RFM6915setCustomConfigEPA2_Khj+0x3c>
		writeRegister(config[i][0], config[i][1]);
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	005b      	lsls	r3, r3, #1
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	18d3      	adds	r3, r2, r3
 8000d5e:	7819      	ldrb	r1, [r3, #0]
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	18d3      	adds	r3, r2, r3
 8000d68:	785a      	ldrb	r2, [r3, #1]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f7ff fe7a 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
	for (unsigned int i = 0; i < length; i++) {
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	3301      	adds	r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	e7e9      	b.n	8000d4e <_ZN5RFM6915setCustomConfigEPA2_Khj+0x10>
	}
}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b006      	add	sp, #24
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <_ZN5RFM699clearFIFOEv>:

void RFM69::clearFIFO() {
 8000d82:	b580      	push	{r7, lr}
 8000d84:	b082      	sub	sp, #8
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
	// clear flags and FIFO
	writeRegister(0x28, 0x10);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2210      	movs	r2, #16
 8000d8e:	2128      	movs	r1, #40	; 0x28
 8000d90:	0018      	movs	r0, r3
 8000d92:	f7ff fe68 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	b002      	add	sp, #8
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <_ZN5RFM6916waitForModeReadyEv>:

void RFM69::waitForModeReady() {
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b084      	sub	sp, #16
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
	uint32_t timeEntry = mstimer_get();
 8000da6:	f000 fea9 	bl	8001afc <_Z11mstimer_getv>
 8000daa:	0003      	movs	r3, r0
 8000dac:	60fb      	str	r3, [r7, #12]
	while (((readRegister(0x27) & 0x80) == 0)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2127      	movs	r1, #39	; 0x27
 8000db2:	0018      	movs	r0, r3
 8000db4:	f7ff fe38 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000db8:	0003      	movs	r3, r0
 8000dba:	b25b      	sxtb	r3, r3
			&& ((mstimer_get() - timeEntry) < TIMEOUT_MODE_READY))
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	db08      	blt.n	8000dd2 <_ZN5RFM6916waitForModeReadyEv+0x34>
 8000dc0:	f000 fe9c 	bl	8001afc <_Z11mstimer_getv>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b63      	cmp	r3, #99	; 0x63
 8000dcc:	d801      	bhi.n	8000dd2 <_ZN5RFM6916waitForModeReadyEv+0x34>
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e000      	b.n	8000dd4 <_ZN5RFM6916waitForModeReadyEv+0x36>
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d000      	beq.n	8000dda <_ZN5RFM6916waitForModeReadyEv+0x3c>
	while (((readRegister(0x27) & 0x80) == 0)
 8000dd8:	e7e9      	b.n	8000dae <_ZN5RFM6916waitForModeReadyEv+0x10>
		;
}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b004      	add	sp, #16
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <_ZN5RFM695sleepEv>:

void RFM69::sleep() {
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
	setMode(RFM69_MODE_SLEEP);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2100      	movs	r1, #0
 8000dee:	0018      	movs	r0, r3
 8000df0:	f7ff fe8c 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>
}
 8000df4:	46c0      	nop			; (mov r8, r8)
 8000df6:	46bd      	mov	sp, r7
 8000df8:	b002      	add	sp, #8
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <_ZN5RFM697receiveEPcj>:

int RFM69::receive(char *data, unsigned int dataLength) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
	// check if there is a packet in the internal buffer and copy it
	if (_rxBufferLength > 0) {
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2290      	movs	r2, #144	; 0x90
 8000e0c:	589b      	ldr	r3, [r3, r2]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d011      	beq.n	8000e36 <_ZN5RFM697receiveEPcj+0x3a>
		// copy only until dataLength, even if packet in local buffer is actually larger
		memcpy(data, _rxBuffer, dataLength);
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	334d      	adds	r3, #77	; 0x4d
 8000e16:	0019      	movs	r1, r3
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f000 ff31 	bl	8001c84 <memcpy>

		unsigned int bytesRead = _rxBufferLength;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	2290      	movs	r2, #144	; 0x90
 8000e26:	589b      	ldr	r3, [r3, r2]
 8000e28:	617b      	str	r3, [r7, #20]

		// empty local buffer
		_rxBufferLength = 0;
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	2290      	movs	r2, #144	; 0x90
 8000e2e:	2100      	movs	r1, #0
 8000e30:	5099      	str	r1, [r3, r2]

		return bytesRead;
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	e006      	b.n	8000e44 <_ZN5RFM697receiveEPcj+0x48>
	} else {
		// regular receive
		return _receive(data, dataLength);
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	68b9      	ldr	r1, [r7, #8]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f000 f805 	bl	8000e4c <_ZN5RFM698_receiveEPcj>
 8000e42:	0003      	movs	r3, r0
	}
}
 8000e44:	0018      	movs	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b006      	add	sp, #24
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <_ZN5RFM698_receiveEPcj>:

int RFM69::_receive(char *data, unsigned int dataLength) {
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b087      	sub	sp, #28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
	// go to RX mode if not already in this mode
	if (RFM69_MODE_RX != _mode) {
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	223f      	movs	r2, #63	; 0x3f
 8000e5c:	5c9b      	ldrb	r3, [r3, r2]
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d008      	beq.n	8000e74 <_ZN5RFM698_receiveEPcj+0x28>
		setMode(RFM69_MODE_RX);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2104      	movs	r1, #4
 8000e66:	0018      	movs	r0, r3
 8000e68:	f7ff fe50 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>
		waitForModeReady();
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f7ff ff95 	bl	8000d9e <_ZN5RFM6916waitForModeReadyEv>
	}

	// check for flag PayloadReady
	if (readRegister(0x28) & 0x04) {
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2128      	movs	r1, #40	; 0x28
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f7ff fdd5 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000e7e:	0003      	movs	r3, r0
 8000e80:	001a      	movs	r2, r3
 8000e82:	2304      	movs	r3, #4
 8000e84:	4013      	ands	r3, r2
 8000e86:	1e5a      	subs	r2, r3, #1
 8000e88:	4193      	sbcs	r3, r2
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d037      	beq.n	8000f00 <_ZN5RFM698_receiveEPcj+0xb4>
		// go to standby before reading data
		setMode(RFM69_MODE_STANDBY);
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2101      	movs	r1, #1
 8000e94:	0018      	movs	r0, r3
 8000e96:	f7ff fe39 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>

		// get FIFO content
		unsigned int bytesRead = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]

		// read until FIFO is empty or buffer length exceeded
		while ((readRegister(0x28) & 0x40) && (bytesRead < dataLength)) {
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2128      	movs	r1, #40	; 0x28
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f7ff fdc0 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000ea8:	0003      	movs	r3, r0
 8000eaa:	001a      	movs	r2, r3
 8000eac:	2340      	movs	r3, #64	; 0x40
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d005      	beq.n	8000ebe <_ZN5RFM698_receiveEPcj+0x72>
 8000eb2:	697a      	ldr	r2, [r7, #20]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d201      	bcs.n	8000ebe <_ZN5RFM698_receiveEPcj+0x72>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e000      	b.n	8000ec0 <_ZN5RFM698_receiveEPcj+0x74>
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00d      	beq.n	8000ee0 <_ZN5RFM698_receiveEPcj+0x94>
			// read next byte
			data[bytesRead] = readRegister(0x00);
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	18d4      	adds	r4, r2, r3
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f7ff fdaa 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	7023      	strb	r3, [r4, #0]
			bytesRead++;
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	3301      	adds	r3, #1
 8000edc:	617b      	str	r3, [r7, #20]
		while ((readRegister(0x28) & 0x40) && (bytesRead < dataLength)) {
 8000ede:	e7de      	b.n	8000e9e <_ZN5RFM698_receiveEPcj+0x52>
		}

		// automatically read RSSI if requested
		if (true == _autoReadRSSI) {
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	2248      	movs	r2, #72	; 0x48
 8000ee4:	5c9b      	ldrb	r3, [r3, r2]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d003      	beq.n	8000ef2 <_ZN5RFM698_receiveEPcj+0xa6>
			readRSSI();
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	0018      	movs	r0, r3
 8000eee:	f000 f82f 	bl	8000f50 <_ZN5RFM698readRSSIEv>
		}

		// go back to RX mode
		setMode(RFM69_MODE_RX);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f7ff fe08 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>
		// todo: wait needed?
		//		waitForModeReady();

		return bytesRead;
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	e000      	b.n	8000f02 <_ZN5RFM698_receiveEPcj+0xb6>
	} else
		return 0;
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b007      	add	sp, #28
 8000f08:	bd90      	pop	{r4, r7, pc}

08000f0a <_ZN5RFM6917waitForPacketSentEv>:
	writeRegister(0x3D, (readRegister(0x3D) & 0xFE) | (enable ? 1 : 0));

	return enable;
}

void RFM69::waitForPacketSent() {
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b084      	sub	sp, #16
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
	uint32_t timeEntry = mstimer_get();
 8000f12:	f000 fdf3 	bl	8001afc <_Z11mstimer_getv>
 8000f16:	0003      	movs	r3, r0
 8000f18:	60fb      	str	r3, [r7, #12]
	while (((readRegister(0x28) & 0x08) == 0)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2128      	movs	r1, #40	; 0x28
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f7ff fd82 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000f24:	0003      	movs	r3, r0
 8000f26:	001a      	movs	r2, r3
 8000f28:	2308      	movs	r3, #8
 8000f2a:	4013      	ands	r3, r2
			&& ((mstimer_get() - timeEntry) < TIMEOUT_PACKET_SENT))
 8000f2c:	d108      	bne.n	8000f40 <_ZN5RFM6917waitForPacketSentEv+0x36>
 8000f2e:	f000 fde5 	bl	8001afc <_Z11mstimer_getv>
 8000f32:	0002      	movs	r2, r0
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b63      	cmp	r3, #99	; 0x63
 8000f3a:	d801      	bhi.n	8000f40 <_ZN5RFM6917waitForPacketSentEv+0x36>
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e000      	b.n	8000f42 <_ZN5RFM6917waitForPacketSentEv+0x38>
 8000f40:	2300      	movs	r3, #0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d000      	beq.n	8000f48 <_ZN5RFM6917waitForPacketSentEv+0x3e>
	while (((readRegister(0x28) & 0x08) == 0)
 8000f46:	e7e8      	b.n	8000f1a <_ZN5RFM6917waitForPacketSentEv+0x10>
		;
}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b004      	add	sp, #16
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <_ZN5RFM698readRSSIEv>:
	else {
	}
	// TODO GPIO_SetBits(_dataGPIO, _dataPin);
}

int RFM69::readRSSI() {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	_rssi = -readRegister(0x24) / 2;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2124      	movs	r1, #36	; 0x24
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f7ff fd63 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 8000f62:	0003      	movs	r3, r0
 8000f64:	425b      	negs	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	da00      	bge.n	8000f6c <_ZN5RFM698readRSSIEv+0x1c>
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	105b      	asrs	r3, r3, #1
 8000f6e:	001a      	movs	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	645a      	str	r2, [r3, #68]	; 0x44

	return _rssi;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8000f78:	0018      	movs	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <_ZN5RFM6911setPowerDBmEa>:
	}

	_dataMode = dataMode;
}

int RFM69::setPowerDBm(int8_t dBm) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	000a      	movs	r2, r1
 8000f8a:	1cfb      	adds	r3, r7, #3
 8000f8c:	701a      	strb	r2, [r3, #0]
	/* Output power of module is from -18 dBm to +13 dBm
	 * in "low" power devices, -2 dBm to +20 dBm in high power devices */
	if (dBm < -18 || dBm > 20)
 8000f8e:	1cfb      	adds	r3, r7, #3
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	b25b      	sxtb	r3, r3
 8000f94:	3312      	adds	r3, #18
 8000f96:	db04      	blt.n	8000fa2 <_ZN5RFM6911setPowerDBmEa+0x22>
 8000f98:	1cfb      	adds	r3, r7, #3
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	2b14      	cmp	r3, #20
 8000fa0:	dd02      	ble.n	8000fa8 <_ZN5RFM6911setPowerDBmEa+0x28>
		return -1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	425b      	negs	r3, r3
 8000fa6:	e0a5      	b.n	80010f4 <_ZN5RFM6911setPowerDBmEa+0x174>

	if (false == _highPowerDevice && dBm > 13)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2240      	movs	r2, #64	; 0x40
 8000fac:	5c9b      	ldrb	r3, [r3, r2]
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4053      	eors	r3, r2
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d007      	beq.n	8000fc8 <_ZN5RFM6911setPowerDBmEa+0x48>
 8000fb8:	1cfb      	adds	r3, r7, #3
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	2b0d      	cmp	r3, #13
 8000fc0:	dd02      	ble.n	8000fc8 <_ZN5RFM6911setPowerDBmEa+0x48>
		return -1;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	425b      	negs	r3, r3
 8000fc6:	e095      	b.n	80010f4 <_ZN5RFM6911setPowerDBmEa+0x174>

	if (true == _highPowerDevice && dBm < -2)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2240      	movs	r2, #64	; 0x40
 8000fcc:	5c9b      	ldrb	r3, [r3, r2]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d007      	beq.n	8000fe2 <_ZN5RFM6911setPowerDBmEa+0x62>
 8000fd2:	1cfb      	adds	r3, r7, #3
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b25b      	sxtb	r3, r3
 8000fd8:	3302      	adds	r3, #2
 8000fda:	da02      	bge.n	8000fe2 <_ZN5RFM6911setPowerDBmEa+0x62>
		return -1;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	425b      	negs	r3, r3
 8000fe0:	e088      	b.n	80010f4 <_ZN5RFM6911setPowerDBmEa+0x174>

	uint8_t powerLevel = 0;
 8000fe2:	230f      	movs	r3, #15
 8000fe4:	18fb      	adds	r3, r7, r3
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	701a      	strb	r2, [r3, #0]

	if (false == _highPowerDevice) {
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2240      	movs	r2, #64	; 0x40
 8000fee:	5c9b      	ldrb	r3, [r3, r2]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4053      	eors	r3, r2
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d011      	beq.n	800101e <_ZN5RFM6911setPowerDBmEa+0x9e>
		// only PA0 can be used
		powerLevel = dBm + 18;
 8000ffa:	1cfb      	adds	r3, r7, #3
 8000ffc:	781a      	ldrb	r2, [r3, #0]
 8000ffe:	210f      	movs	r1, #15
 8001000:	187b      	adds	r3, r7, r1
 8001002:	3212      	adds	r2, #18
 8001004:	701a      	strb	r2, [r3, #0]

		// enable PA0 only
		writeRegister(0x11, 0x80 | powerLevel);
 8001006:	187b      	adds	r3, r7, r1
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2280      	movs	r2, #128	; 0x80
 800100c:	4252      	negs	r2, r2
 800100e:	4313      	orrs	r3, r2
 8001010:	b2da      	uxtb	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2111      	movs	r1, #17
 8001016:	0018      	movs	r0, r3
 8001018:	f7ff fd25 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
 800101c:	e069      	b.n	80010f2 <_ZN5RFM6911setPowerDBmEa+0x172>
	} else {
		if (dBm >= -2 && dBm <= 13) {
 800101e:	1cfb      	adds	r3, r7, #3
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	b25b      	sxtb	r3, r3
 8001024:	3302      	adds	r3, #2
 8001026:	db21      	blt.n	800106c <_ZN5RFM6911setPowerDBmEa+0xec>
 8001028:	1cfb      	adds	r3, r7, #3
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	b25b      	sxtb	r3, r3
 800102e:	2b0d      	cmp	r3, #13
 8001030:	dc1c      	bgt.n	800106c <_ZN5RFM6911setPowerDBmEa+0xec>
			// use PA1 on pin PA_BOOST
			powerLevel = dBm + 18;
 8001032:	1cfb      	adds	r3, r7, #3
 8001034:	781a      	ldrb	r2, [r3, #0]
 8001036:	210f      	movs	r1, #15
 8001038:	187b      	adds	r3, r7, r1
 800103a:	3212      	adds	r2, #18
 800103c:	701a      	strb	r2, [r3, #0]

			// enable PA1 only
			writeRegister(0x11, 0x40 | powerLevel);
 800103e:	187b      	adds	r3, r7, r1
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2240      	movs	r2, #64	; 0x40
 8001044:	4313      	orrs	r3, r2
 8001046:	b2da      	uxtb	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2111      	movs	r1, #17
 800104c:	0018      	movs	r0, r3
 800104e:	f7ff fd0a 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>

			// disable high power settings
			_highPowerSettings = false;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	224b      	movs	r2, #75	; 0x4b
 8001056:	2100      	movs	r1, #0
 8001058:	5499      	strb	r1, [r3, r2]
			setHighPowerSettings(_highPowerSettings);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	224b      	movs	r2, #75	; 0x4b
 800105e:	5c9a      	ldrb	r2, [r3, r2]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	0011      	movs	r1, r2
 8001064:	0018      	movs	r0, r3
 8001066:	f7ff fe38 	bl	8000cda <_ZN5RFM6920setHighPowerSettingsEb>
 800106a:	e042      	b.n	80010f2 <_ZN5RFM6911setPowerDBmEa+0x172>
		} else if (dBm > 13 && dBm <= 17) {
 800106c:	1cfb      	adds	r3, r7, #3
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b25b      	sxtb	r3, r3
 8001072:	2b0d      	cmp	r3, #13
 8001074:	dd21      	ble.n	80010ba <_ZN5RFM6911setPowerDBmEa+0x13a>
 8001076:	1cfb      	adds	r3, r7, #3
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b25b      	sxtb	r3, r3
 800107c:	2b11      	cmp	r3, #17
 800107e:	dc1c      	bgt.n	80010ba <_ZN5RFM6911setPowerDBmEa+0x13a>
			// use PA1 and PA2 combined on pin PA_BOOST
			powerLevel = dBm + 14;
 8001080:	1cfb      	adds	r3, r7, #3
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	210f      	movs	r1, #15
 8001086:	187b      	adds	r3, r7, r1
 8001088:	320e      	adds	r2, #14
 800108a:	701a      	strb	r2, [r3, #0]

			// enable PA1+PA2
			writeRegister(0x11, 0x60 | powerLevel);
 800108c:	187b      	adds	r3, r7, r1
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2260      	movs	r2, #96	; 0x60
 8001092:	4313      	orrs	r3, r2
 8001094:	b2da      	uxtb	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2111      	movs	r1, #17
 800109a:	0018      	movs	r0, r3
 800109c:	f7ff fce3 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>

			// disable high power settings
			_highPowerSettings = false;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	224b      	movs	r2, #75	; 0x4b
 80010a4:	2100      	movs	r1, #0
 80010a6:	5499      	strb	r1, [r3, r2]
			setHighPowerSettings(_highPowerSettings);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	224b      	movs	r2, #75	; 0x4b
 80010ac:	5c9a      	ldrb	r2, [r3, r2]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	0011      	movs	r1, r2
 80010b2:	0018      	movs	r0, r3
 80010b4:	f7ff fe11 	bl	8000cda <_ZN5RFM6920setHighPowerSettingsEb>
 80010b8:	e01b      	b.n	80010f2 <_ZN5RFM6911setPowerDBmEa+0x172>
		} else {
			// output power from 18 dBm to 20 dBm, use PA1+PA2 with high power settings
			powerLevel = dBm + 11;
 80010ba:	1cfb      	adds	r3, r7, #3
 80010bc:	781a      	ldrb	r2, [r3, #0]
 80010be:	210f      	movs	r1, #15
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	320b      	adds	r2, #11
 80010c4:	701a      	strb	r2, [r3, #0]

			// enable PA1+PA2
			writeRegister(0x11, 0x60 | powerLevel);
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2260      	movs	r2, #96	; 0x60
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2111      	movs	r1, #17
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff fcc6 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>

			// enable high power settings
			_highPowerSettings = true;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	224b      	movs	r2, #75	; 0x4b
 80010de:	2101      	movs	r1, #1
 80010e0:	5499      	strb	r1, [r3, r2]
			setHighPowerSettings(_highPowerSettings);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	224b      	movs	r2, #75	; 0x4b
 80010e6:	5c9a      	ldrb	r2, [r3, r2]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	0011      	movs	r1, r2
 80010ec:	0018      	movs	r0, r3
 80010ee:	f7ff fdf4 	bl	8000cda <_ZN5RFM6920setHighPowerSettingsEb>
		}
	}

	return 0;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b004      	add	sp, #16
 80010fa:	bd80      	pop	{r7, pc}

080010fc <_ZN5RFM6911channelFreeEv>:

bool RFM69::channelFree() {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	if (readRSSI() < CSMA_RSSI_THRESHOLD) {
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	0018      	movs	r0, r3
 8001108:	f7ff ff22 	bl	8000f50 <_ZN5RFM698readRSSIEv>
 800110c:	0003      	movs	r3, r0
 800110e:	2201      	movs	r2, #1
 8001110:	3355      	adds	r3, #85	; 0x55
 8001112:	db01      	blt.n	8001118 <_ZN5RFM6911channelFreeEv+0x1c>
 8001114:	2300      	movs	r3, #0
 8001116:	1c1a      	adds	r2, r3, #0
 8001118:	b2d3      	uxtb	r3, r2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <_ZN5RFM6911channelFreeEv+0x26>
		return true;
 800111e:	2301      	movs	r3, #1
 8001120:	e000      	b.n	8001124 <_ZN5RFM6911channelFreeEv+0x28>
	} else {
		return false;
 8001122:	2300      	movs	r3, #0
	}
}
 8001124:	0018      	movs	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	b002      	add	sp, #8
 800112a:	bd80      	pop	{r7, pc}

0800112c <_ZN5RFM6917TransmitReceive8BEh>:

uint8_t RFM69::TransmitReceive8B(uint8_t reg) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	000a      	movs	r2, r1
 8001136:	1cfb      	adds	r3, r7, #3
 8001138:	701a      	strb	r2, [r3, #0]

	uint16_t RxData = (reg << 8);
 800113a:	1cfb      	adds	r3, r7, #3
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b29a      	uxth	r2, r3
 8001140:	230e      	movs	r3, #14
 8001142:	18fb      	adds	r3, r7, r3
 8001144:	0212      	lsls	r2, r2, #8
 8001146:	801a      	strh	r2, [r3, #0]
	this->nCS_Low();
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	0018      	movs	r0, r3
 800114c:	f000 fba3 	bl	8001896 <_ZN3SPI7nCS_LowEv>
	while (!(this->SPI_ITEM->SR & SPI_SR_TXE))
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	2202      	movs	r2, #2
 8001158:	4013      	ands	r3, r2
 800115a:	425a      	negs	r2, r3
 800115c:	4153      	adcs	r3, r2
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	d000      	beq.n	8001166 <_ZN5RFM6917TransmitReceive8BEh+0x3a>
 8001164:	e7f4      	b.n	8001150 <_ZN5RFM6917TransmitReceive8BEh+0x24>
		; // Очікую спустошення передавального буфера.
	this->SPI_ITEM->DR = (uint16_t) RxData;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	220e      	movs	r2, #14
 800116c:	18ba      	adds	r2, r7, r2
 800116e:	8812      	ldrh	r2, [r2, #0]
 8001170:	60da      	str	r2, [r3, #12]

	while (!(this->SPI_ITEM->SR & SPI_SR_RXNE))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	2201      	movs	r2, #1
 800117a:	4013      	ands	r3, r2
 800117c:	425a      	negs	r2, r3
 800117e:	4153      	adcs	r3, r2
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d000      	beq.n	8001188 <_ZN5RFM6917TransmitReceive8BEh+0x5c>
 8001186:	e7f4      	b.n	8001172 <_ZN5RFM6917TransmitReceive8BEh+0x46>
		; // Очікую заповнення приймального буфера.
	return (this->SPI_ITEM->DR) & 0xFF;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	b2db      	uxtb	r3, r3
	this->nCS_Low();

}
 8001190:	0018      	movs	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	b004      	add	sp, #16
 8001196:	bd80      	pop	{r7, pc}

08001198 <_ZN5RFM694sendEPKvj>:
int RFM69::send(const void* data, unsigned int dataLength)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
// switch to standby and wait for mode ready, if not in sleep mode
  if (RFM69_MODE_SLEEP != _mode)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	223f      	movs	r2, #63	; 0x3f
 80011a8:	5c9b      	ldrb	r3, [r3, r2]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d008      	beq.n	80011c0 <_ZN5RFM694sendEPKvj+0x28>
  {
    setMode(RFM69_MODE_STANDBY);
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2101      	movs	r1, #1
 80011b2:	0018      	movs	r0, r3
 80011b4:	f7ff fcaa 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>
    waitForModeReady();
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	0018      	movs	r0, r3
 80011bc:	f7ff fdef 	bl	8000d9e <_ZN5RFM6916waitForModeReadyEv>
  }

  // clear FIFO to remove old data and clear flags
  clearFIFO();
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	0018      	movs	r0, r3
 80011c4:	f7ff fddd 	bl	8000d82 <_ZN5RFM699clearFIFOEv>

  // limit max payload
  if (dataLength > RFM69_MAX_PAYLOAD)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b40      	cmp	r3, #64	; 0x40
 80011cc:	d901      	bls.n	80011d2 <_ZN5RFM694sendEPKvj+0x3a>
    dataLength = RFM69_MAX_PAYLOAD;
 80011ce:	2340      	movs	r3, #64	; 0x40
 80011d0:	607b      	str	r3, [r7, #4]

  // payload must be available
  if (0 == dataLength)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <_ZN5RFM694sendEPKvj+0x44>
    return 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	e0cd      	b.n	8001378 <_ZN5RFM694sendEPKvj+0x1e0>

  /* Wait for a free channel, if CSMA/CA algorithm is enabled.
   * This takes around 1,4 ms to finish if channel is free */
  if (true == _csmaEnabled)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	224c      	movs	r2, #76	; 0x4c
 80011e0:	5c9b      	ldrb	r3, [r3, r2]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d100      	bne.n	80011e8 <_ZN5RFM694sendEPKvj+0x50>
 80011e6:	e099      	b.n	800131c <_ZN5RFM694sendEPKvj+0x184>
  {
    // Restart RX
    writeRegister(0x3D, (readRegister(0x3D) & 0xFB) | 0x20);
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	213d      	movs	r1, #61	; 0x3d
 80011ec:	0018      	movs	r0, r3
 80011ee:	f7ff fc1b 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 80011f2:	0003      	movs	r3, r0
 80011f4:	001a      	movs	r2, r3
 80011f6:	2324      	movs	r3, #36	; 0x24
 80011f8:	439a      	bics	r2, r3
 80011fa:	0013      	movs	r3, r2
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2220      	movs	r2, #32
 8001200:	4313      	orrs	r3, r2
 8001202:	b2da      	uxtb	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	213d      	movs	r1, #61	; 0x3d
 8001208:	0018      	movs	r0, r3
 800120a:	f7ff fc2c 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>

    // switch to RX mode
    setMode(RFM69_MODE_RX);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2104      	movs	r1, #4
 8001212:	0018      	movs	r0, r3
 8001214:	f7ff fc7a 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>

    // wait until RSSI sampling is done; otherwise, 0xFF (-127 dBm) is read

    // RSSI sampling phase takes ~960 µs after switch from standby to RX
    uint32_t timeEntry = mstimer_get();
 8001218:	f000 fc70 	bl	8001afc <_Z11mstimer_getv>
 800121c:	0003      	movs	r3, r0
 800121e:	61bb      	str	r3, [r7, #24]
    while (((readRegister(0x23) & 0x02) == 0) && ((mstimer_get() - timeEntry) < 10));
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2123      	movs	r1, #35	; 0x23
 8001224:	0018      	movs	r0, r3
 8001226:	f7ff fbff 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 800122a:	0003      	movs	r3, r0
 800122c:	001a      	movs	r2, r3
 800122e:	2302      	movs	r3, #2
 8001230:	4013      	ands	r3, r2
 8001232:	d108      	bne.n	8001246 <_ZN5RFM694sendEPKvj+0xae>
 8001234:	f000 fc62 	bl	8001afc <_Z11mstimer_getv>
 8001238:	0002      	movs	r2, r0
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b09      	cmp	r3, #9
 8001240:	d801      	bhi.n	8001246 <_ZN5RFM694sendEPKvj+0xae>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <_ZN5RFM694sendEPKvj+0xb0>
 8001246:	2300      	movs	r3, #0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d000      	beq.n	800124e <_ZN5RFM694sendEPKvj+0xb6>
 800124c:	e7e8      	b.n	8001220 <_ZN5RFM694sendEPKvj+0x88>

    while ((false == channelFree()) && ((mstimer_get() - timeEntry) < TIMEOUT_CSMA_READY))
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	0018      	movs	r0, r3
 8001252:	f7ff ff53 	bl	80010fc <_ZN5RFM6911channelFreeEv>
 8001256:	1e03      	subs	r3, r0, #0
 8001258:	d10a      	bne.n	8001270 <_ZN5RFM694sendEPKvj+0xd8>
 800125a:	f000 fc4f 	bl	8001afc <_Z11mstimer_getv>
 800125e:	0002      	movs	r2, r0
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	1ad2      	subs	r2, r2, r3
 8001264:	23f4      	movs	r3, #244	; 0xf4
 8001266:	33ff      	adds	r3, #255	; 0xff
 8001268:	429a      	cmp	r2, r3
 800126a:	d801      	bhi.n	8001270 <_ZN5RFM694sendEPKvj+0xd8>
 800126c:	2301      	movs	r3, #1
 800126e:	e000      	b.n	8001272 <_ZN5RFM694sendEPKvj+0xda>
 8001270:	2300      	movs	r3, #0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d04d      	beq.n	8001312 <_ZN5RFM694sendEPKvj+0x17a>
    {
      // wait for a random time before checking again
      delay_ms(rand() % 10);
 8001276:	f000 fd17 	bl	8001ca8 <rand>
 800127a:	0003      	movs	r3, r0
 800127c:	210a      	movs	r1, #10
 800127e:	0018      	movs	r0, r3
 8001280:	f7ff f8b2 	bl	80003e8 <__aeabi_idivmod>
 8001284:	000b      	movs	r3, r1
 8001286:	0018      	movs	r0, r3
 8001288:	f000 fc0c 	bl	8001aa4 <_Z8delay_msj>

      /* try to receive packets while waiting for a free channel
       * and put them into a temporary buffer */
      int bytesRead;
      if ((bytesRead = _receive(_rxBuffer, RFM69_MAX_PAYLOAD)) > 0)
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	334d      	adds	r3, #77	; 0x4d
 8001290:	0019      	movs	r1, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2240      	movs	r2, #64	; 0x40
 8001296:	0018      	movs	r0, r3
 8001298:	f7ff fdd8 	bl	8000e4c <_ZN5RFM698_receiveEPcj>
 800129c:	0003      	movs	r3, r0
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	0fdb      	lsrs	r3, r3, #31
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0cf      	beq.n	800124e <_ZN5RFM694sendEPKvj+0xb6>
      {
        _rxBufferLength = bytesRead;
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2190      	movs	r1, #144	; 0x90
 80012b4:	505a      	str	r2, [r3, r1]

        // module is in RX mode again

        // Restart RX and wait until RSSI sampling is done
        writeRegister(0x3D, (readRegister(0x3D) & 0xFB) | 0x20);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	213d      	movs	r1, #61	; 0x3d
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff fbb4 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 80012c0:	0003      	movs	r3, r0
 80012c2:	001a      	movs	r2, r3
 80012c4:	2324      	movs	r3, #36	; 0x24
 80012c6:	439a      	bics	r2, r3
 80012c8:	0013      	movs	r3, r2
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2220      	movs	r2, #32
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	213d      	movs	r1, #61	; 0x3d
 80012d6:	0018      	movs	r0, r3
 80012d8:	f7ff fbc5 	bl	8000a66 <_ZN5RFM6913writeRegisterEhh>
        uint32_t timeEntry = mstimer_get();
 80012dc:	f000 fc0e 	bl	8001afc <_Z11mstimer_getv>
 80012e0:	0003      	movs	r3, r0
 80012e2:	613b      	str	r3, [r7, #16]
        while (((readRegister(0x23) & 0x02) == 0) && ((mstimer_get() - timeEntry) < 10));
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2123      	movs	r1, #35	; 0x23
 80012e8:	0018      	movs	r0, r3
 80012ea:	f7ff fb9d 	bl	8000a28 <_ZN5RFM6912readRegisterEh>
 80012ee:	0003      	movs	r3, r0
 80012f0:	001a      	movs	r2, r3
 80012f2:	2302      	movs	r3, #2
 80012f4:	4013      	ands	r3, r2
 80012f6:	d108      	bne.n	800130a <_ZN5RFM694sendEPKvj+0x172>
 80012f8:	f000 fc00 	bl	8001afc <_Z11mstimer_getv>
 80012fc:	0002      	movs	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b09      	cmp	r3, #9
 8001304:	d801      	bhi.n	800130a <_ZN5RFM694sendEPKvj+0x172>
 8001306:	2301      	movs	r3, #1
 8001308:	e000      	b.n	800130c <_ZN5RFM694sendEPKvj+0x174>
 800130a:	2300      	movs	r3, #0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d09e      	beq.n	800124e <_ZN5RFM694sendEPKvj+0xb6>
 8001310:	e7e8      	b.n	80012e4 <_ZN5RFM694sendEPKvj+0x14c>
      }
    }

    setMode(RFM69_MODE_STANDBY);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2101      	movs	r1, #1
 8001316:	0018      	movs	r0, r3
 8001318:	f7ff fbf8 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>

  // transfer packet to FIFO
  //chipSelect();

  // address FIFO
  this->TransmitReceive8B(0x00 | 0x80);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2180      	movs	r1, #128	; 0x80
 8001320:	0018      	movs	r0, r3
 8001322:	f7ff ff03 	bl	800112c <_ZN5RFM6917TransmitReceive8BEh>

  // send length byte
  this->TransmitReceive8B(dataLength);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	0011      	movs	r1, r2
 800132e:	0018      	movs	r0, r3
 8001330:	f7ff fefc 	bl	800112c <_ZN5RFM6917TransmitReceive8BEh>

  // send payload
  for (unsigned int i = 0; i < dataLength; i++)
 8001334:	2300      	movs	r3, #0
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	69fa      	ldr	r2, [r7, #28]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	429a      	cmp	r2, r3
 800133e:	d20c      	bcs.n	800135a <_ZN5RFM694sendEPKvj+0x1c2>
	  this->TransmitReceive8B(((uint8_t*)data)[i]);
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	18d3      	adds	r3, r2, r3
 8001346:	781a      	ldrb	r2, [r3, #0]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	0011      	movs	r1, r2
 800134c:	0018      	movs	r0, r3
 800134e:	f7ff feed 	bl	800112c <_ZN5RFM6917TransmitReceive8BEh>
  for (unsigned int i = 0; i < dataLength; i++)
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3301      	adds	r3, #1
 8001356:	61fb      	str	r3, [r7, #28]
 8001358:	e7ee      	b.n	8001338 <_ZN5RFM694sendEPKvj+0x1a0>

  //chipUnselect();

  // start radio transmission
  setMode(RFM69_MODE_TX);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	2103      	movs	r1, #3
 800135e:	0018      	movs	r0, r3
 8001360:	f7ff fbd4 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>

  // wait for packet sent
  waitForPacketSent();
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	0018      	movs	r0, r3
 8001368:	f7ff fdcf 	bl	8000f0a <_ZN5RFM6917waitForPacketSentEv>

  // go to standby
  setMode(RFM69_MODE_STANDBY);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2101      	movs	r1, #1
 8001370:	0018      	movs	r0, r3
 8001372:	f7ff fbcb 	bl	8000b0c <_ZN5RFM697setModeE9RFM69Mode>

  return dataLength;
 8001376:	687b      	ldr	r3, [r7, #4]
}
 8001378:	0018      	movs	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	b008      	add	sp, #32
 800137e:	bd80      	pop	{r7, pc}

08001380 <_ZN5RFM6911SetResetPinEP12GPIO_TypeDeft>:

void RFM69::SetResetPin(GPIO_TypeDef *RESET_PORT, uint16_t RESET_PIN){
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b087      	sub	sp, #28
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	1dbb      	adds	r3, r7, #6
 800138c:	801a      	strh	r2, [r3, #0]
 this->_resetGPIO = RESET_PORT;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68ba      	ldr	r2, [r7, #8]
 8001392:	631a      	str	r2, [r3, #48]	; 0x30
 this->_resetPin = RESET_PIN;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	1dba      	adds	r2, r7, #6
 8001398:	8812      	ldrh	r2, [r2, #0]
 800139a:	869a      	strh	r2, [r3, #52]	; 0x34
 Gpio ResetPin = Gpio(this->_resetGPIO,this->_resetPin );
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80013a4:	2410      	movs	r4, #16
 80013a6:	193b      	adds	r3, r7, r4
 80013a8:	0018      	movs	r0, r3
 80013aa:	f7ff f8e7 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
 ResetPin.SetAsGenerapPurporseOutput(OUTPUT_PP);
 80013ae:	193b      	adds	r3, r7, r4
 80013b0:	2100      	movs	r1, #0
 80013b2:	0018      	movs	r0, r3
 80013b4:	f7ff fa52 	bl	800085c <_ZN4Gpio26SetAsGenerapPurporseOutputE2OT>

}
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b007      	add	sp, #28
 80013be:	bd90      	pop	{r4, r7, pc}

080013c0 <_ZN4UartC1EP13USART_TypeDefm>:

/* Підтримка кільцевого буфера */
//#define UART_RX_BUFFER_SIZE 128 // Вказати максимальний розмір прийомного буфера


Uart::Uart(USART_TypeDef *UartPort, uint32_t UsartBrrValue) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2200      	movs	r2, #0
 80013d0:	801a      	strh	r2, [r3, #0]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2200      	movs	r2, #0
 80013d6:	805a      	strh	r2, [r3, #2]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3304      	adds	r3, #4
 80013dc:	2280      	movs	r2, #128	; 0x80
 80013de:	2100      	movs	r1, #0
 80013e0:	0018      	movs	r0, r3
 80013e2:	f000 fc58 	bl	8001c96 <memset>
	this->ItemUsart = UartPort;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2184      	movs	r1, #132	; 0x84
 80013ea:	68ba      	ldr	r2, [r7, #8]
 80013ec:	505a      	str	r2, [r3, r1]
	this->ItemUsartBrrValue = UsartBrrValue;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2188      	movs	r1, #136	; 0x88
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	505a      	str	r2, [r3, r1]
	this->InitGpio();
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0018      	movs	r0, r3
 80013fa:	f000 f811 	bl	8001420 <_ZN4Uart8InitGpioEv>
	this->EnableClock(this->ItemUsart);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	2284      	movs	r2, #132	; 0x84
 8001402:	589a      	ldr	r2, [r3, r2]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	0011      	movs	r1, r2
 8001408:	0018      	movs	r0, r3
 800140a:	f000 f859 	bl	80014c0 <_ZN4Uart11EnableClockEP13USART_TypeDef>
	this->Init();
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	0018      	movs	r0, r3
 8001412:	f000 f88f 	bl	8001534 <_ZN4Uart4InitEv>
}
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	0018      	movs	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	b004      	add	sp, #16
 800141e:	bd80      	pop	{r7, pc}

08001420 <_ZN4Uart8InitGpioEv>:
uint16_t Uart::GetRingBufferSize(void) {
	return ((uint16_t) (UART_RING_BUFFER_SIZE + this->rx_buffer_head - this->rx_buffer_tail))
			% UART_RING_BUFFER_SIZE;
}
#endif
void Uart::InitGpio(void) {
 8001420:	b5b0      	push	{r4, r5, r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
// Взалежності від того, який USART обрано його й ініціалізуємо
	if (this->ItemUsart == USART1) {
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2284      	movs	r2, #132	; 0x84
 800142c:	589b      	ldr	r3, [r3, r2]
 800142e:	4a21      	ldr	r2, [pc, #132]	; (80014b4 <_ZN4Uart8InitGpioEv+0x94>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d119      	bne.n	8001468 <_ZN4Uart8InitGpioEv+0x48>

#ifdef USART1_PB6Tx_PB7Rx
		// PB6 USART1->Tx(AF0)
		// PB7 USART1->Rx(AF0)
		Gpio USART1_tx = Gpio(GPIOB, 6);
 8001434:	4920      	ldr	r1, [pc, #128]	; (80014b8 <_ZN4Uart8InitGpioEv+0x98>)
 8001436:	2420      	movs	r4, #32
 8001438:	193b      	adds	r3, r7, r4
 800143a:	2206      	movs	r2, #6
 800143c:	0018      	movs	r0, r3
 800143e:	f7ff f89d 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
		Gpio USART1_rx = Gpio(GPIOB, 7);
 8001442:	491d      	ldr	r1, [pc, #116]	; (80014b8 <_ZN4Uart8InitGpioEv+0x98>)
 8001444:	2518      	movs	r5, #24
 8001446:	197b      	adds	r3, r7, r5
 8001448:	2207      	movs	r2, #7
 800144a:	0018      	movs	r0, r3
 800144c:	f7ff f896 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>

		USART1_tx.SetAsAF(AF0, OUTPUT_PP);
 8001450:	193b      	adds	r3, r7, r4
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	0018      	movs	r0, r3
 8001458:	f7ff f99b 	bl	8000792 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT>
		USART1_rx.SetAsAF(AF0);
 800145c:	197b      	adds	r3, r7, r5
 800145e:	2100      	movs	r1, #0
 8001460:	0018      	movs	r0, r3
 8001462:	f7ff f942 	bl	80006ea <_ZN4Gpio7SetAsAFE7GPIO_AF>

	} else {
		// Обробка спроби ініціалізації неіснуючого USART порта
		// "ERROR: Unkown port"
	}
}
 8001466:	e020      	b.n	80014aa <_ZN4Uart8InitGpioEv+0x8a>
	} else if (this->ItemUsart == USART2) {
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2284      	movs	r2, #132	; 0x84
 800146c:	589b      	ldr	r3, [r3, r2]
 800146e:	4a13      	ldr	r2, [pc, #76]	; (80014bc <_ZN4Uart8InitGpioEv+0x9c>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d11a      	bne.n	80014aa <_ZN4Uart8InitGpioEv+0x8a>
		Gpio USART2_tx = Gpio(GPIOA, 2);
 8001474:	2390      	movs	r3, #144	; 0x90
 8001476:	05d9      	lsls	r1, r3, #23
 8001478:	2410      	movs	r4, #16
 800147a:	193b      	adds	r3, r7, r4
 800147c:	2202      	movs	r2, #2
 800147e:	0018      	movs	r0, r3
 8001480:	f7ff f87c 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
		Gpio USART2_rx = Gpio(GPIOA, 3);
 8001484:	2390      	movs	r3, #144	; 0x90
 8001486:	05d9      	lsls	r1, r3, #23
 8001488:	2508      	movs	r5, #8
 800148a:	197b      	adds	r3, r7, r5
 800148c:	2203      	movs	r2, #3
 800148e:	0018      	movs	r0, r3
 8001490:	f7ff f874 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
		USART2_tx.SetAsAF(AF1, OUTPUT_PP);
 8001494:	193b      	adds	r3, r7, r4
 8001496:	2200      	movs	r2, #0
 8001498:	2101      	movs	r1, #1
 800149a:	0018      	movs	r0, r3
 800149c:	f7ff f979 	bl	8000792 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT>
		USART2_rx.SetAsAF(AF0);
 80014a0:	197b      	adds	r3, r7, r5
 80014a2:	2100      	movs	r1, #0
 80014a4:	0018      	movs	r0, r3
 80014a6:	f7ff f920 	bl	80006ea <_ZN4Gpio7SetAsAFE7GPIO_AF>
}
 80014aa:	46c0      	nop			; (mov r8, r8)
 80014ac:	46bd      	mov	sp, r7
 80014ae:	b00a      	add	sp, #40	; 0x28
 80014b0:	bdb0      	pop	{r4, r5, r7, pc}
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	40013800 	.word	0x40013800
 80014b8:	48000400 	.word	0x48000400
 80014bc:	40004400 	.word	0x40004400

080014c0 <_ZN4Uart11EnableClockEP13USART_TypeDef>:

void Uart::EnableClock(USART_TypeDef *UartPort) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]

	if (UartPort == USART1) {
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	4a16      	ldr	r2, [pc, #88]	; (8001528 <_ZN4Uart11EnableClockEP13USART_TypeDef+0x68>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d110      	bne.n	80014f4 <_ZN4Uart11EnableClockEP13USART_TypeDef+0x34>
		// Перед тим як ввімкнути тактування USART1 перевіримо, чи не було воно ввімкнене до цього?
		if (!(RCC->APB2ENR & RCC_APB2ENR_USART1EN)) {
 80014d2:	4b16      	ldr	r3, [pc, #88]	; (800152c <_ZN4Uart11EnableClockEP13USART_TypeDef+0x6c>)
 80014d4:	699a      	ldr	r2, [r3, #24]
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	01db      	lsls	r3, r3, #7
 80014da:	4013      	ands	r3, r2
 80014dc:	425a      	negs	r2, r3
 80014de:	4153      	adcs	r3, r2
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d006      	beq.n	80014f4 <_ZN4Uart11EnableClockEP13USART_TypeDef+0x34>
			RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <_ZN4Uart11EnableClockEP13USART_TypeDef+0x6c>)
 80014e8:	699a      	ldr	r2, [r3, #24]
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <_ZN4Uart11EnableClockEP13USART_TypeDef+0x6c>)
 80014ec:	2180      	movs	r1, #128	; 0x80
 80014ee:	01c9      	lsls	r1, r1, #7
 80014f0:	430a      	orrs	r2, r1
 80014f2:	619a      	str	r2, [r3, #24]
		}
	}
// Перед тим як ввімкнути тактування USART2 перевіримо, чи не було воно ввімкнене до цього?
	if (UartPort == USART2) {
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	4a0e      	ldr	r2, [pc, #56]	; (8001530 <_ZN4Uart11EnableClockEP13USART_TypeDef+0x70>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d110      	bne.n	800151e <_ZN4Uart11EnableClockEP13USART_TypeDef+0x5e>
		if (!(RCC->APB1ENR & RCC_APB1ENR_USART2EN)) {
 80014fc:	4b0b      	ldr	r3, [pc, #44]	; (800152c <_ZN4Uart11EnableClockEP13USART_TypeDef+0x6c>)
 80014fe:	69da      	ldr	r2, [r3, #28]
 8001500:	2380      	movs	r3, #128	; 0x80
 8001502:	029b      	lsls	r3, r3, #10
 8001504:	4013      	ands	r3, r2
 8001506:	425a      	negs	r2, r3
 8001508:	4153      	adcs	r3, r2
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	d006      	beq.n	800151e <_ZN4Uart11EnableClockEP13USART_TypeDef+0x5e>
			RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <_ZN4Uart11EnableClockEP13USART_TypeDef+0x6c>)
 8001512:	69da      	ldr	r2, [r3, #28]
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <_ZN4Uart11EnableClockEP13USART_TypeDef+0x6c>)
 8001516:	2180      	movs	r1, #128	; 0x80
 8001518:	0289      	lsls	r1, r1, #10
 800151a:	430a      	orrs	r2, r1
 800151c:	61da      	str	r2, [r3, #28]
		}
	}

}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	46bd      	mov	sp, r7
 8001522:	b002      	add	sp, #8
 8001524:	bd80      	pop	{r7, pc}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	40013800 	.word	0x40013800
 800152c:	40021000 	.word	0x40021000
 8001530:	40004400 	.word	0x40004400

08001534 <_ZN4Uart4InitEv>:

void Uart::Init(void) {
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	this->ItemUsart->CR1 = 0;             // Скидаю налаштування
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2284      	movs	r2, #132	; 0x84
 8001540:	589b      	ldr	r3, [r3, r2]
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
	this->ItemUsart->CR1 |= USART_CR1_UE; // Вмикаю модуль USART;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2284      	movs	r2, #132	; 0x84
 800154a:	589b      	ldr	r3, [r3, r2]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2184      	movs	r1, #132	; 0x84
 8001552:	585b      	ldr	r3, [r3, r1]
 8001554:	2101      	movs	r1, #1
 8001556:	430a      	orrs	r2, r1
 8001558:	601a      	str	r2, [r3, #0]

	//this->ItemUsart->BRR = 5000;          // Для 9600 Бод, при 48 МГц.

	if (this->ItemUsart->CR1 & USART_CR1_OVER8) {
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2284      	movs	r2, #132	; 0x84
 800155e:	589b      	ldr	r3, [r3, r2]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	2380      	movs	r3, #128	; 0x80
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	4013      	ands	r3, r2
 8001568:	1e5a      	subs	r2, r3, #1
 800156a:	4193      	sbcs	r3, r2
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d10f      	bne.n	8001592 <_ZN4Uart4InitEv+0x5e>
		// Oversampling by 8

	} else {
		// Oversampling by 16
		int UsartBrrValue = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]

		UsartBrrValue = HCLK / this->ItemUsartBrrValue;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2288      	movs	r2, #136	; 0x88
 800157a:	589b      	ldr	r3, [r3, r2]
 800157c:	0019      	movs	r1, r3
 800157e:	4811      	ldr	r0, [pc, #68]	; (80015c4 <_ZN4Uart4InitEv+0x90>)
 8001580:	f7fe fdc2 	bl	8000108 <__udivsi3>
 8001584:	0003      	movs	r3, r0
 8001586:	60fb      	str	r3, [r7, #12]

		this->ItemUsart->BRR = UsartBrrValue;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2284      	movs	r2, #132	; 0x84
 800158c:	589b      	ldr	r3, [r3, r2]
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	60da      	str	r2, [r3, #12]
	}

	this->ItemUsart->CR1 |= USART_CR1_TE; // Transmit enable
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2284      	movs	r2, #132	; 0x84
 8001596:	589b      	ldr	r3, [r3, r2]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2184      	movs	r1, #132	; 0x84
 800159e:	585b      	ldr	r3, [r3, r1]
 80015a0:	2108      	movs	r1, #8
 80015a2:	430a      	orrs	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
	this->ItemUsart->CR1 |= USART_CR1_RE; // Receive enable
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2284      	movs	r2, #132	; 0x84
 80015aa:	589b      	ldr	r3, [r3, r2]
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2184      	movs	r1, #132	; 0x84
 80015b2:	585b      	ldr	r3, [r3, r1]
 80015b4:	2104      	movs	r1, #4
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]

	//this->ItemUsart->CR2 = 0;
	//this->ItemUsart->CR3 = 0;
}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	46bd      	mov	sp, r7
 80015be:	b004      	add	sp, #16
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	007a1200 	.word	0x007a1200

080015c8 <_ZN3SPIC1EP11SPI_TypeDef12SPI_DataSize>:
#define SPI1_DR_8bit          (*(__IO uint8_t *)((uint32_t)&(SPI1->DR)))
#define SPI2_DR_8bit          (*(__IO uint8_t *)((uint32_t)&(SPI2->DR)))

extern "C" void SPI1_IRQHandler();

SPI::SPI(SPI_TypeDef *Port, SPI_DataSize_t size) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	1dfb      	adds	r3, r7, #7
 80015d4:	701a      	strb	r2, [r3, #0]

	this->_dataSize = size;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	1dfa      	adds	r2, r7, #7
 80015da:	2122      	movs	r1, #34	; 0x22
 80015dc:	7812      	ldrb	r2, [r2, #0]
 80015de:	545a      	strb	r2, [r3, r1]
	this->SPI_ITEM = Port;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	601a      	str	r2, [r3, #0]

	this->InitGpio();
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	0018      	movs	r0, r3
 80015ea:	f000 f865 	bl	80016b8 <_ZN3SPI8InitGpioEv>
	this->EnableClk();
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	0018      	movs	r0, r3
 80015f2:	f000 f8c5 	bl	8001780 <_ZN3SPI9EnableClkEv>
	this->SetClockPrsc(fPCLK_DIV_By_2);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2100      	movs	r1, #0
 80015fa:	0018      	movs	r0, r3
 80015fc:	f000 f90b 	bl	8001816 <_ZN3SPI12SetClockPrscE12SetClockPrsc>
	this->EnableSoftwareSlaveManagment();
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	0018      	movs	r0, r3
 8001604:	f000 f91d 	bl	8001842 <_ZN3SPI28EnableSoftwareSlaveManagmentEv>
	this->EnableMotorollaMode();
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	0018      	movs	r0, r3
 800160c:	f000 f933 	bl	8001876 <_ZN3SPI19EnableMotorollaModeEv>
	this->Config();
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	0018      	movs	r0, r3
 8001614:	f000 f836 	bl	8001684 <_ZN3SPI6ConfigEv>

	if (this->_dataSize == DataSize_16B) {
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2222      	movs	r2, #34	; 0x22
 800161c:	5c9b      	ldrb	r3, [r3, r2]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d104      	bne.n	800162c <_ZN3SPIC1EP11SPI_TypeDef12SPI_DataSize+0x64>
		this->SetFrameSize(DataSize_16B);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2101      	movs	r1, #1
 8001626:	0018      	movs	r0, r3
 8001628:	f000 f8d0 	bl	80017cc <_ZN3SPI12SetFrameSizeE12SPI_DataSize>
	}
	if (this->_dataSize == DataSize_8B) {
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2222      	movs	r2, #34	; 0x22
 8001630:	5c9b      	ldrb	r3, [r3, r2]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d10d      	bne.n	8001652 <_ZN3SPIC1EP11SPI_TypeDef12SPI_DataSize+0x8a>
		this->SetFrameSize(DataSize_8B);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2100      	movs	r1, #0
 800163a:	0018      	movs	r0, r3
 800163c:	f000 f8c6 	bl	80017cc <_ZN3SPI12SetFrameSizeE12SPI_DataSize>
		this->SPI_ITEM->CR2 |= SPI_CR2_FRXTH; //Подія RXNE генерується, якщо рівень FIFO більше або дорівнює 1/4 (8-біт)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2180      	movs	r1, #128	; 0x80
 800164c:	0149      	lsls	r1, r1, #5
 800164e:	430a      	orrs	r2, r1
 8001650:	605a      	str	r2, [r3, #4]
	}

	this->SetClockPhase(CPHA0);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2101      	movs	r1, #1
 8001656:	0018      	movs	r0, r3
 8001658:	f000 f97f 	bl	800195a <_ZN3SPI13SetClockPhaseE10ClockPhase>
	this->SetClockPolarity(CPOL0);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2101      	movs	r1, #1
 8001660:	0018      	movs	r0, r3
 8001662:	f000 f953 	bl	800190c <_ZN3SPI16SetClockPolarityE8ClockPol>
	this->SetMsbLsbFirst(MSB_First);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2101      	movs	r1, #1
 800166a:	0018      	movs	r0, r3
 800166c:	f000 f99c 	bl	80019a8 <_ZN3SPI14SetMsbLsbFirstE13MSB_LSB_First>
	this->Enable();
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	0018      	movs	r0, r3
 8001674:	f000 f93a 	bl	80018ec <_ZN3SPI6EnableEv>
}
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	0018      	movs	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	b004      	add	sp, #16
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <_ZN3SPI6ConfigEv>:
void SPI::Config() {
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	// 1: 1-проводной режим роботи з двунаправленою передачею по лініях даних

	//this->SPI_ITEM->CR1 |= SPI_CR1_BIDIOE;   // 1: Лише прийом (працює лише при BIDIMODE = 1)
	// 0: Лише передача (працює лише при BIDIMODE = 1)

	this->SPI_ITEM->CR1 |= SPI_CR1_MSTR;       // 1: Master configuration
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2104      	movs	r1, #4
 8001698:	430a      	orrs	r2, r1
 800169a:	601a      	str	r2, [r3, #0]
											   // 0: Slave configuration

	this->SPI_ITEM->CR2 &= ~SPI_CR2_DS;       // Clear bitfield
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4903      	ldr	r1, [pc, #12]	; (80016b4 <_ZN3SPI6ConfigEv+0x30>)
 80016a8:	400a      	ands	r2, r1
 80016aa:	605a      	str	r2, [r3, #4]

}
 80016ac:	46c0      	nop			; (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	fffff0ff 	.word	0xfffff0ff

080016b8 <_ZN3SPI8InitGpioEv>:

void SPI::InitGpio(void) {
 80016b8:	b590      	push	{r4, r7, lr}
 80016ba:	b08b      	sub	sp, #44	; 0x2c
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	// Визначення GPIO
	this->MISO_PORT = GPIOA;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2290      	movs	r2, #144	; 0x90
 80016c4:	05d2      	lsls	r2, r2, #23
 80016c6:	60da      	str	r2, [r3, #12]
	this->MISO_PIN = 6;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2206      	movs	r2, #6
 80016cc:	821a      	strh	r2, [r3, #16]

	this->MOSI_PORT = GPIOB;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a29      	ldr	r2, [pc, #164]	; (8001778 <_ZN3SPI8InitGpioEv+0xc0>)
 80016d2:	605a      	str	r2, [r3, #4]
	this->MOSI_PIN = 5;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2205      	movs	r2, #5
 80016d8:	811a      	strh	r2, [r3, #8]

	this->SCK_PORT = GPIOB;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a26      	ldr	r2, [pc, #152]	; (8001778 <_ZN3SPI8InitGpioEv+0xc0>)
 80016de:	615a      	str	r2, [r3, #20]
	this->SCK_PIN = 3;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2203      	movs	r2, #3
 80016e4:	831a      	strh	r2, [r3, #24]

	this->nSC_PORT = GPIOC;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a24      	ldr	r2, [pc, #144]	; (800177c <_ZN3SPI8InitGpioEv+0xc4>)
 80016ea:	61da      	str	r2, [r3, #28]
	this->nSC_PIN = 4;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2204      	movs	r2, #4
 80016f0:	841a      	strh	r2, [r3, #32]

	// Ініціалізація GPIO
	Gpio MISO = Gpio(this->MISO_PORT, this->MISO_PIN);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68d9      	ldr	r1, [r3, #12]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	8a1a      	ldrh	r2, [r3, #16]
 80016fa:	2420      	movs	r4, #32
 80016fc:	193b      	adds	r3, r7, r4
 80016fe:	0018      	movs	r0, r3
 8001700:	f7fe ff3c 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
	MISO.SetAsAF(AF0, OUTPUT_PP);
 8001704:	193b      	adds	r3, r7, r4
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	0018      	movs	r0, r3
 800170c:	f7ff f841 	bl	8000792 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT>

	Gpio MOSI = Gpio(this->MOSI_PORT, this->MOSI_PIN);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6859      	ldr	r1, [r3, #4]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	891a      	ldrh	r2, [r3, #8]
 8001718:	2418      	movs	r4, #24
 800171a:	193b      	adds	r3, r7, r4
 800171c:	0018      	movs	r0, r3
 800171e:	f7fe ff2d 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
	MOSI.SetAsAF(AF0, OUTPUT_PP);
 8001722:	193b      	adds	r3, r7, r4
 8001724:	2200      	movs	r2, #0
 8001726:	2100      	movs	r1, #0
 8001728:	0018      	movs	r0, r3
 800172a:	f7ff f832 	bl	8000792 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT>

	Gpio SCK = Gpio(this->SCK_PORT, this->SCK_PIN);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6959      	ldr	r1, [r3, #20]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	8b1a      	ldrh	r2, [r3, #24]
 8001736:	2410      	movs	r4, #16
 8001738:	193b      	adds	r3, r7, r4
 800173a:	0018      	movs	r0, r3
 800173c:	f7fe ff1e 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
	SCK.SetAsAF(AF0, OUTPUT_PP);
 8001740:	193b      	adds	r3, r7, r4
 8001742:	2200      	movs	r2, #0
 8001744:	2100      	movs	r1, #0
 8001746:	0018      	movs	r0, r3
 8001748:	f7ff f823 	bl	8000792 <_ZN4Gpio7SetAsAFE7GPIO_AF2OT>

	Gpio nCS = Gpio(this->nSC_PORT, this->nSC_PIN);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	69d9      	ldr	r1, [r3, #28]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	8c1a      	ldrh	r2, [r3, #32]
 8001754:	2408      	movs	r4, #8
 8001756:	193b      	adds	r3, r7, r4
 8001758:	0018      	movs	r0, r3
 800175a:	f7fe ff0f 	bl	800057c <_ZN4GpioC1EP12GPIO_TypeDeft>
	nCS.SetAsGenerapPurporseOutput(OUTPUT_PP);
 800175e:	193b      	adds	r3, r7, r4
 8001760:	2100      	movs	r1, #0
 8001762:	0018      	movs	r0, r3
 8001764:	f7ff f87a 	bl	800085c <_ZN4Gpio26SetAsGenerapPurporseOutputE2OT>
	this->nCS_High();
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	0018      	movs	r0, r3
 800176c:	f000 f8a9 	bl	80018c2 <_ZN3SPI8nCS_HighEv>
}
 8001770:	46c0      	nop			; (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	b00b      	add	sp, #44	; 0x2c
 8001776:	bd90      	pop	{r4, r7, pc}
 8001778:	48000400 	.word	0x48000400
 800177c:	48000800 	.word	0x48000800

08001780 <_ZN3SPI9EnableClkEv>:

void SPI::EnableClk(void) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	if (this->SPI_ITEM == SPI1) {
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a0c      	ldr	r2, [pc, #48]	; (80017c0 <_ZN3SPI9EnableClkEv+0x40>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d106      	bne.n	80017a0 <_ZN3SPI9EnableClkEv+0x20>
		RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8001792:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <_ZN3SPI9EnableClkEv+0x44>)
 8001794:	699a      	ldr	r2, [r3, #24]
 8001796:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <_ZN3SPI9EnableClkEv+0x44>)
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	0149      	lsls	r1, r1, #5
 800179c:	430a      	orrs	r2, r1
 800179e:	619a      	str	r2, [r3, #24]
	}
	if (this->SPI_ITEM == SPI2) {
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a08      	ldr	r2, [pc, #32]	; (80017c8 <_ZN3SPI9EnableClkEv+0x48>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d106      	bne.n	80017b8 <_ZN3SPI9EnableClkEv+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <_ZN3SPI9EnableClkEv+0x44>)
 80017ac:	69da      	ldr	r2, [r3, #28]
 80017ae:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <_ZN3SPI9EnableClkEv+0x44>)
 80017b0:	2180      	movs	r1, #128	; 0x80
 80017b2:	01c9      	lsls	r1, r1, #7
 80017b4:	430a      	orrs	r2, r1
 80017b6:	61da      	str	r2, [r3, #28]
	}
}
 80017b8:	46c0      	nop			; (mov r8, r8)
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b002      	add	sp, #8
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40013000 	.word	0x40013000
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40003800 	.word	0x40003800

080017cc <_ZN3SPI12SetFrameSizeE12SPI_DataSize>:

void SPI::SetFrameSize(SPI_DataSize_t Size) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	000a      	movs	r2, r1
 80017d6:	1cfb      	adds	r3, r7, #3
 80017d8:	701a      	strb	r2, [r3, #0]
	if (Size == DataSize_8B) {
 80017da:	1cfb      	adds	r3, r7, #3
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d108      	bne.n	80017f4 <_ZN3SPI12SetFrameSizeE12SPI_DataSize+0x28>
		this->SPI_ITEM->CR2 |= 0x07 << SPI_CR2_DS_Pos; // 8 Bit frame
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	21e0      	movs	r1, #224	; 0xe0
 80017ee:	00c9      	lsls	r1, r1, #3
 80017f0:	430a      	orrs	r2, r1
 80017f2:	605a      	str	r2, [r3, #4]
	}
	if (Size == DataSize_16B) {
 80017f4:	1cfb      	adds	r3, r7, #3
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d108      	bne.n	800180e <_ZN3SPI12SetFrameSizeE12SPI_DataSize+0x42>
		this->SPI_ITEM->CR2 |= (0x0F << SPI_CR2_DS_Pos); // 16 Bit frame
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	21f0      	movs	r1, #240	; 0xf0
 8001808:	0109      	lsls	r1, r1, #4
 800180a:	430a      	orrs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]
	}
}
 800180e:	46c0      	nop			; (mov r8, r8)
 8001810:	46bd      	mov	sp, r7
 8001812:	b002      	add	sp, #8
 8001814:	bd80      	pop	{r7, pc}

08001816 <_ZN3SPI12SetClockPrscE12SetClockPrsc>:

void SPI::SetClockPrsc(SetClockPrsc_t Prescaler) {
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
 800181e:	000a      	movs	r2, r1
 8001820:	1cfb      	adds	r3, r7, #3
 8001822:	701a      	strb	r2, [r3, #0]
	this->SPI_ITEM->CR1 |= (Prescaler << SPI_CR1_BR_Pos);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	1cfb      	adds	r3, r7, #3
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	0019      	movs	r1, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	430a      	orrs	r2, r1
 8001838:	601a      	str	r2, [r3, #0]
}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	46bd      	mov	sp, r7
 800183e:	b002      	add	sp, #8
 8001840:	bd80      	pop	{r7, pc}

08001842 <_ZN3SPI28EnableSoftwareSlaveManagmentEv>:

void SPI::EnableSoftwareSlaveManagment(void) {
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
	this->SPI_ITEM->CR1 |= SPI_CR1_SSM;  // 1: Software slave management enabled
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2180      	movs	r1, #128	; 0x80
 8001856:	0089      	lsls	r1, r1, #2
 8001858:	430a      	orrs	r2, r1
 800185a:	601a      	str	r2, [r3, #0]
	this->SPI_ITEM->CR1 |= SPI_CR1_SSI;  // 1: Internal slave select
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2180      	movs	r1, #128	; 0x80
 8001868:	0049      	lsls	r1, r1, #1
 800186a:	430a      	orrs	r2, r1
 800186c:	601a      	str	r2, [r3, #0]
}
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	46bd      	mov	sp, r7
 8001872:	b002      	add	sp, #8
 8001874:	bd80      	pop	{r7, pc}

08001876 <_ZN3SPI19EnableMotorollaModeEv>:

void SPI::DisableSoftwareSlaveManagment(void) {
	this->SPI_ITEM->CR1 &= ~SPI_CR1_SSM; // 1: Software slave management disabled
}

void SPI::EnableMotorollaMode(void) {
 8001876:	b580      	push	{r7, lr}
 8001878:	b082      	sub	sp, #8
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
	this->SPI_ITEM->CR2 &= ~SPI_CR2_FRF;      // Motorolla mode
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2110      	movs	r1, #16
 800188a:	438a      	bics	r2, r1
 800188c:	605a      	str	r2, [r3, #4]
}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	46bd      	mov	sp, r7
 8001892:	b002      	add	sp, #8
 8001894:	bd80      	pop	{r7, pc}

08001896 <_ZN3SPI7nCS_LowEv>:

void SPI::nCS_Low(void) {
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
	this->nSC_PORT->BSRR |= ((1 << this->nSC_PIN) << 16U); // BIT RESET
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	699a      	ldr	r2, [r3, #24]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	8c1b      	ldrh	r3, [r3, #32]
 80018a8:	0019      	movs	r1, r3
 80018aa:	2301      	movs	r3, #1
 80018ac:	408b      	lsls	r3, r1
 80018ae:	041b      	lsls	r3, r3, #16
 80018b0:	0019      	movs	r1, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	430a      	orrs	r2, r1
 80018b8:	619a      	str	r2, [r3, #24]
}
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	46bd      	mov	sp, r7
 80018be:	b002      	add	sp, #8
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <_ZN3SPI8nCS_HighEv>:

void SPI::nCS_High(void) {
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
	this->nSC_PORT->BSRR |= (1 << this->nSC_PIN); // BIT SET
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	699a      	ldr	r2, [r3, #24]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	8c1b      	ldrh	r3, [r3, #32]
 80018d4:	0019      	movs	r1, r3
 80018d6:	2301      	movs	r3, #1
 80018d8:	408b      	lsls	r3, r1
 80018da:	0019      	movs	r1, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69db      	ldr	r3, [r3, #28]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	619a      	str	r2, [r3, #24]
}
 80018e4:	46c0      	nop			; (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	b002      	add	sp, #8
 80018ea:	bd80      	pop	{r7, pc}

080018ec <_ZN3SPI6EnableEv>:

void SPI::Enable(void) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	this->SPI_ITEM->CR1 |= SPI_CR1_SPE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2140      	movs	r1, #64	; 0x40
 8001900:	430a      	orrs	r2, r1
 8001902:	601a      	str	r2, [r3, #0]
}
 8001904:	46c0      	nop			; (mov r8, r8)
 8001906:	46bd      	mov	sp, r7
 8001908:	b002      	add	sp, #8
 800190a:	bd80      	pop	{r7, pc}

0800190c <_ZN3SPI16SetClockPolarityE8ClockPol>:

void SPI::Disable(void) {
	this->SPI_ITEM->CR1 &= ~SPI_CR1_SPE;
}

void SPI::SetClockPolarity(ClockPol_t cpol) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	000a      	movs	r2, r1
 8001916:	1cfb      	adds	r3, r7, #3
 8001918:	701a      	strb	r2, [r3, #0]

	if (cpol = CPOL1) {
 800191a:	1cfb      	adds	r3, r7, #3
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	2300      	movs	r3, #0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d007      	beq.n	8001936 <_ZN3SPI16SetClockPolarityE8ClockPol+0x2a>
		this->SPI_ITEM->CR1 |= SPI_CR1_CPOL;    // Polarity clc signal CPOL = 1;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2102      	movs	r1, #2
 8001932:	430a      	orrs	r2, r1
 8001934:	601a      	str	r2, [r3, #0]
	}
	if (cpol = CPOL0) {
 8001936:	1cfb      	adds	r3, r7, #3
 8001938:	2201      	movs	r2, #1
 800193a:	701a      	strb	r2, [r3, #0]
 800193c:	2301      	movs	r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	d007      	beq.n	8001952 <_ZN3SPI16SetClockPolarityE8ClockPol+0x46>
		this->SPI_ITEM->CR1 &= ~SPI_CR1_CPOL;   // Polarity clc signal CPOL = 0;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2102      	movs	r1, #2
 800194e:	438a      	bics	r2, r1
 8001950:	601a      	str	r2, [r3, #0]
	}

}
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	46bd      	mov	sp, r7
 8001956:	b002      	add	sp, #8
 8001958:	bd80      	pop	{r7, pc}

0800195a <_ZN3SPI13SetClockPhaseE10ClockPhase>:

void SPI::SetClockPhase(ClockPhase_t cpha) {
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	000a      	movs	r2, r1
 8001964:	1cfb      	adds	r3, r7, #3
 8001966:	701a      	strb	r2, [r3, #0]
	if (cpha = CPHA1) {
 8001968:	1cfb      	adds	r3, r7, #3
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
 800196e:	2300      	movs	r3, #0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d007      	beq.n	8001984 <_ZN3SPI13SetClockPhaseE10ClockPhase+0x2a>
		this->SPI_ITEM->CR1 &= ~SPI_CR1_CPHA;   // Phase clc signal    CPHA = 0;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2101      	movs	r1, #1
 8001980:	438a      	bics	r2, r1
 8001982:	601a      	str	r2, [r3, #0]
	}
	if (cpha = CPHA0) {
 8001984:	1cfb      	adds	r3, r7, #3
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
 800198a:	2301      	movs	r3, #1
 800198c:	2b00      	cmp	r3, #0
 800198e:	d007      	beq.n	80019a0 <_ZN3SPI13SetClockPhaseE10ClockPhase+0x46>
		this->SPI_ITEM->CR1 &= ~SPI_CR1_CPHA;   // Phase clc signal    CPHA = 0;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2101      	movs	r1, #1
 800199c:	438a      	bics	r2, r1
 800199e:	601a      	str	r2, [r3, #0]
	}

}
 80019a0:	46c0      	nop			; (mov r8, r8)
 80019a2:	46bd      	mov	sp, r7
 80019a4:	b002      	add	sp, #8
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <_ZN3SPI14SetMsbLsbFirstE13MSB_LSB_First>:

void SPI::SetMsbLsbFirst(MSB_LSB_First_t msb_lsb_first) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	000a      	movs	r2, r1
 80019b2:	1cfb      	adds	r3, r7, #3
 80019b4:	701a      	strb	r2, [r3, #0]
	if (msb_lsb_first == MSB_First) {
 80019b6:	1cfb      	adds	r3, r7, #3
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d107      	bne.n	80019ce <_ZN3SPI14SetMsbLsbFirstE13MSB_LSB_First+0x26>
		this->SPI_ITEM->CR1 &= ~SPI_CR1_LSBFIRST;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2180      	movs	r1, #128	; 0x80
 80019ca:	438a      	bics	r2, r1
 80019cc:	601a      	str	r2, [r3, #0]
	}
	if (msb_lsb_first == LSB_First) {
 80019ce:	1cfb      	adds	r3, r7, #3
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d107      	bne.n	80019e6 <_ZN3SPI14SetMsbLsbFirstE13MSB_LSB_First+0x3e>
		this->SPI_ITEM->CR1 |= SPI_CR1_LSBFIRST;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2180      	movs	r1, #128	; 0x80
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]
	}
}
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	46bd      	mov	sp, r7
 80019ea:	b002      	add	sp, #8
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <main>:
volatile uint32_t uptime_ms = 0;
Uart Debug = Uart(USART1, 115200);

int RxData = 0;

int main(void) {
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b0ad      	sub	sp, #180	; 0xb4
 80019f4:	af02      	add	r7, sp, #8

	mstimer_init();
 80019f6:	f000 f86f 	bl	8001ad8 <_Z12mstimer_initv>
	RFM69 Modem = RFM69(SPI1, GPIOC, 4, true, DataSize_16B);
 80019fa:	4a21      	ldr	r2, [pc, #132]	; (8001a80 <main+0x90>)
 80019fc:	4921      	ldr	r1, [pc, #132]	; (8001a84 <main+0x94>)
 80019fe:	2410      	movs	r4, #16
 8001a00:	1938      	adds	r0, r7, r4
 8001a02:	2301      	movs	r3, #1
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2301      	movs	r3, #1
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	f7fe ff4c 	bl	80008a8 <_ZN5RFM69C1EP11SPI_TypeDefP12GPIO_TypeDeftb12SPI_DataSize>

	//RxData = Modem.readRegister(0x00);
	// Modem.writeRegister(0x00, 0x34);
	//RxData = Modem.readRegister(0x00);
	Modem.SetResetPin(GPIOC, 5);
 8001a10:	491b      	ldr	r1, [pc, #108]	; (8001a80 <main+0x90>)
 8001a12:	193b      	adds	r3, r7, r4
 8001a14:	2205      	movs	r2, #5
 8001a16:	0018      	movs	r0, r3
 8001a18:	f7ff fcb2 	bl	8001380 <_ZN5RFM6911SetResetPinEP12GPIO_TypeDeft>
    Modem.reset();
 8001a1c:	193b      	adds	r3, r7, r4
 8001a1e:	0018      	movs	r0, r3
 8001a20:	f7fe ffac 	bl	800097c <_ZN5RFM695resetEv>
	Modem.init();
 8001a24:	193b      	adds	r3, r7, r4
 8001a26:	0018      	movs	r0, r3
 8001a28:	f7fe ffde 	bl	80009e8 <_ZN5RFM694initEv>
	Modem.sleep();
 8001a2c:	193b      	adds	r3, r7, r4
 8001a2e:	0018      	movs	r0, r3
 8001a30:	f7ff f9d7 	bl	8000de2 <_ZN5RFM695sleepEv>
	Modem.setPowerDBm(10);
 8001a34:	193b      	adds	r3, r7, r4
 8001a36:	210a      	movs	r1, #10
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f7ff faa1 	bl	8000f80 <_ZN5RFM6911setPowerDBmEa>
	Modem.setCSMA(true);
 8001a3e:	193b      	adds	r3, r7, r4
 8001a40:	2101      	movs	r1, #1
 8001a42:	0018      	movs	r0, r3
 8001a44:	f7fe ff8a 	bl	800095c <_ZN5RFM697setCSMAEb>

	char testdata[] = { 'H', 'e', 'l', 'l', 'o' };
 8001a48:	2008      	movs	r0, #8
 8001a4a:	183b      	adds	r3, r7, r0
 8001a4c:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <main+0x98>)
 8001a4e:	6811      	ldr	r1, [r2, #0]
 8001a50:	6019      	str	r1, [r3, #0]
 8001a52:	7912      	ldrb	r2, [r2, #4]
 8001a54:	711a      	strb	r2, [r3, #4]
	Modem.send(testdata, sizeof(testdata));
 8001a56:	1839      	adds	r1, r7, r0
 8001a58:	193b      	adds	r3, r7, r4
 8001a5a:	2205      	movs	r2, #5
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	f7ff fb9b 	bl	8001198 <_ZN5RFM694sendEPKvj>
	Modem.sleep();
 8001a62:	193b      	adds	r3, r7, r4
 8001a64:	0018      	movs	r0, r3
 8001a66:	f7ff f9bc 	bl	8000de2 <_ZN5RFM695sleepEv>

	char rx[8];
	int bytesReceived = Modem.receive(rx, sizeof(rx));
 8001a6a:	0039      	movs	r1, r7
 8001a6c:	193b      	adds	r3, r7, r4
 8001a6e:	2208      	movs	r2, #8
 8001a70:	0018      	movs	r0, r3
 8001a72:	f7ff f9c3 	bl	8000dfc <_ZN5RFM697receiveEPcj>
 8001a76:	0003      	movs	r3, r0
 8001a78:	22a4      	movs	r2, #164	; 0xa4
 8001a7a:	18ba      	adds	r2, r7, r2
 8001a7c:	6013      	str	r3, [r2, #0]

	/* Loop forever */
	while (1) {
 8001a7e:	e7fe      	b.n	8001a7e <main+0x8e>
 8001a80:	48000800 	.word	0x48000800
 8001a84:	40013000 	.word	0x40013000
 8001a88:	08001e1c 	.word	0x08001e1c

08001a8c <SysTick_Handler>:

	}
}

extern "C" void SysTick_Handler() {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	uptime_ms++;
 8001a90:	4b03      	ldr	r3, [pc, #12]	; (8001aa0 <SysTick_Handler+0x14>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	4b02      	ldr	r3, [pc, #8]	; (8001aa0 <SysTick_Handler+0x14>)
 8001a98:	601a      	str	r2, [r3, #0]
}
 8001a9a:	46c0      	nop			; (mov r8, r8)
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000084 	.word	0x20000084

08001aa4 <_Z8delay_msj>:

/** Wait for X milliseconds.
 *
 * @param ms Milliseconds
 */
void delay_ms(unsigned ms) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	uint32_t start = uptime_ms;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <_Z8delay_msj+0x30>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	60fb      	str	r3, [r7, #12]
	while (uptime_ms - start < ms)
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <_Z8delay_msj+0x30>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad2      	subs	r2, r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	419b      	sbcs	r3, r3
 8001ac0:	425b      	negs	r3, r3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d000      	beq.n	8001aca <_Z8delay_msj+0x26>
 8001ac8:	e7f3      	b.n	8001ab2 <_Z8delay_msj+0xe>
		;
}
 8001aca:	46c0      	nop			; (mov r8, r8)
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b004      	add	sp, #16
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	46c0      	nop			; (mov r8, r8)
 8001ad4:	20000084 	.word	0x20000084

08001ad8 <_Z12mstimer_initv>:

/** Initialize the millisecond timer. */
void mstimer_init(void) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	SysTick_Config(SystemCoreClock / 1000);
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <_Z12mstimer_initv+0x20>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	23fa      	movs	r3, #250	; 0xfa
 8001ae2:	0099      	lsls	r1, r3, #2
 8001ae4:	0010      	movs	r0, r2
 8001ae6:	f7fe fb0f 	bl	8000108 <__udivsi3>
 8001aea:	0003      	movs	r3, r0
 8001aec:	0018      	movs	r0, r3
 8001aee:	f7fe fd21 	bl	8000534 <SysTick_Config>
}
 8001af2:	46c0      	nop			; (mov r8, r8)
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000000 	.word	0x20000000

08001afc <_Z11mstimer_getv>:

/** Return the number of milliseconds since start.
 *
 * @return Milliseconds
 */
uint32_t mstimer_get(void) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	return uptime_ms;
 8001b00:	4b02      	ldr	r3, [pc, #8]	; (8001b0c <_Z11mstimer_getv+0x10>)
 8001b02:	681b      	ldr	r3, [r3, #0]
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	20000084 	.word	0x20000084

08001b10 <_Z41__static_initialization_and_destruction_0ii>:
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d10a      	bne.n	8001b36 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	4a07      	ldr	r2, [pc, #28]	; (8001b40 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d106      	bne.n	8001b36 <_Z41__static_initialization_and_destruction_0ii+0x26>
Uart Debug = Uart(USART1, 115200);
 8001b28:	23e1      	movs	r3, #225	; 0xe1
 8001b2a:	025a      	lsls	r2, r3, #9
 8001b2c:	4905      	ldr	r1, [pc, #20]	; (8001b44 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001b30:	0018      	movs	r0, r3
 8001b32:	f7ff fc45 	bl	80013c0 <_ZN4UartC1EP13USART_TypeDefm>
}
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b002      	add	sp, #8
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	0000ffff 	.word	0x0000ffff
 8001b44:	40013800 	.word	0x40013800
 8001b48:	20000088 	.word	0x20000088

08001b4c <_GLOBAL__sub_I__ZN4GpioC2EP12GPIO_TypeDeft>:
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4b03      	ldr	r3, [pc, #12]	; (8001b60 <_GLOBAL__sub_I__ZN4GpioC2EP12GPIO_TypeDeft+0x14>)
 8001b52:	0019      	movs	r1, r3
 8001b54:	2001      	movs	r0, #1
 8001b56:	f7ff ffdb 	bl	8001b10 <_Z41__static_initialization_and_destruction_0ii>
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	0000ffff 	.word	0x0000ffff

08001b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b6c:	4a14      	ldr	r2, [pc, #80]	; (8001bc0 <_sbrk+0x5c>)
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <_sbrk+0x60>)
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <_sbrk+0x64>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <_sbrk+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	18d3      	adds	r3, r2, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d207      	bcs.n	8001ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b94:	f000 f84c 	bl	8001c30 <__errno>
 8001b98:	0003      	movs	r3, r0
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	425b      	negs	r3, r3
 8001ba2:	e009      	b.n	8001bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001baa:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	18d2      	adds	r2, r2, r3
 8001bb2:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <_sbrk+0x64>)
 8001bb4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b006      	add	sp, #24
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20002000 	.word	0x20002000
 8001bc4:	00000400 	.word	0x00000400
 8001bc8:	20000114 	.word	0x20000114
 8001bcc:	20000128 	.word	0x20000128

08001bd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001bd4:	46c0      	nop			; (mov r8, r8)
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bdc:	480d      	ldr	r0, [pc, #52]	; (8001c14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bde:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001be0:	f7ff fff6 	bl	8001bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be4:	480c      	ldr	r0, [pc, #48]	; (8001c18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001be6:	490d      	ldr	r1, [pc, #52]	; (8001c1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001be8:	4a0d      	ldr	r2, [pc, #52]	; (8001c20 <LoopForever+0xe>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bec:	e002      	b.n	8001bf4 <LoopCopyDataInit>

08001bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf2:	3304      	adds	r3, #4

08001bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf8:	d3f9      	bcc.n	8001bee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfa:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bfc:	4c0a      	ldr	r4, [pc, #40]	; (8001c28 <LoopForever+0x16>)
  movs r3, #0
 8001bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c00:	e001      	b.n	8001c06 <LoopFillZerobss>

08001c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c04:	3204      	adds	r2, #4

08001c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c08:	d3fb      	bcc.n	8001c02 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c0a:	f000 f817 	bl	8001c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c0e:	f7ff feef 	bl	80019f0 <main>

08001c12 <LoopForever>:

LoopForever:
    b LoopForever
 8001c12:	e7fe      	b.n	8001c12 <LoopForever>
  ldr   r0, =_estack
 8001c14:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001c18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c1c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001c20:	08001e5c 	.word	0x08001e5c
  ldr r2, =_sbss
 8001c24:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001c28:	20000124 	.word	0x20000124

08001c2c <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c2c:	e7fe      	b.n	8001c2c <ADC_COMP_IRQHandler>
	...

08001c30 <__errno>:
 8001c30:	4b01      	ldr	r3, [pc, #4]	; (8001c38 <__errno+0x8>)
 8001c32:	6818      	ldr	r0, [r3, #0]
 8001c34:	4770      	bx	lr
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	20000004 	.word	0x20000004

08001c3c <__libc_init_array>:
 8001c3c:	b570      	push	{r4, r5, r6, lr}
 8001c3e:	2600      	movs	r6, #0
 8001c40:	4d0c      	ldr	r5, [pc, #48]	; (8001c74 <__libc_init_array+0x38>)
 8001c42:	4c0d      	ldr	r4, [pc, #52]	; (8001c78 <__libc_init_array+0x3c>)
 8001c44:	1b64      	subs	r4, r4, r5
 8001c46:	10a4      	asrs	r4, r4, #2
 8001c48:	42a6      	cmp	r6, r4
 8001c4a:	d109      	bne.n	8001c60 <__libc_init_array+0x24>
 8001c4c:	2600      	movs	r6, #0
 8001c4e:	f000 f8d9 	bl	8001e04 <_init>
 8001c52:	4d0a      	ldr	r5, [pc, #40]	; (8001c7c <__libc_init_array+0x40>)
 8001c54:	4c0a      	ldr	r4, [pc, #40]	; (8001c80 <__libc_init_array+0x44>)
 8001c56:	1b64      	subs	r4, r4, r5
 8001c58:	10a4      	asrs	r4, r4, #2
 8001c5a:	42a6      	cmp	r6, r4
 8001c5c:	d105      	bne.n	8001c6a <__libc_init_array+0x2e>
 8001c5e:	bd70      	pop	{r4, r5, r6, pc}
 8001c60:	00b3      	lsls	r3, r6, #2
 8001c62:	58eb      	ldr	r3, [r5, r3]
 8001c64:	4798      	blx	r3
 8001c66:	3601      	adds	r6, #1
 8001c68:	e7ee      	b.n	8001c48 <__libc_init_array+0xc>
 8001c6a:	00b3      	lsls	r3, r6, #2
 8001c6c:	58eb      	ldr	r3, [r5, r3]
 8001c6e:	4798      	blx	r3
 8001c70:	3601      	adds	r6, #1
 8001c72:	e7f2      	b.n	8001c5a <__libc_init_array+0x1e>
 8001c74:	08001e50 	.word	0x08001e50
 8001c78:	08001e50 	.word	0x08001e50
 8001c7c:	08001e50 	.word	0x08001e50
 8001c80:	08001e58 	.word	0x08001e58

08001c84 <memcpy>:
 8001c84:	2300      	movs	r3, #0
 8001c86:	b510      	push	{r4, lr}
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d100      	bne.n	8001c8e <memcpy+0xa>
 8001c8c:	bd10      	pop	{r4, pc}
 8001c8e:	5ccc      	ldrb	r4, [r1, r3]
 8001c90:	54c4      	strb	r4, [r0, r3]
 8001c92:	3301      	adds	r3, #1
 8001c94:	e7f8      	b.n	8001c88 <memcpy+0x4>

08001c96 <memset>:
 8001c96:	0003      	movs	r3, r0
 8001c98:	1812      	adds	r2, r2, r0
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d100      	bne.n	8001ca0 <memset+0xa>
 8001c9e:	4770      	bx	lr
 8001ca0:	7019      	strb	r1, [r3, #0]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	e7f9      	b.n	8001c9a <memset+0x4>
	...

08001ca8 <rand>:
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <rand+0x4c>)
 8001caa:	b510      	push	{r4, lr}
 8001cac:	681c      	ldr	r4, [r3, #0]
 8001cae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10f      	bne.n	8001cd4 <rand+0x2c>
 8001cb4:	2018      	movs	r0, #24
 8001cb6:	f000 f829 	bl	8001d0c <malloc>
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <rand+0x50>)
 8001cbc:	63a0      	str	r0, [r4, #56]	; 0x38
 8001cbe:	6003      	str	r3, [r0, #0]
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <rand+0x54>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	6043      	str	r3, [r0, #4]
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <rand+0x58>)
 8001cc8:	6083      	str	r3, [r0, #8]
 8001cca:	230b      	movs	r3, #11
 8001ccc:	8183      	strh	r3, [r0, #12]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	6102      	str	r2, [r0, #16]
 8001cd2:	6143      	str	r3, [r0, #20]
 8001cd4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8001cd6:	4a0b      	ldr	r2, [pc, #44]	; (8001d04 <rand+0x5c>)
 8001cd8:	6920      	ldr	r0, [r4, #16]
 8001cda:	6961      	ldr	r1, [r4, #20]
 8001cdc:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <rand+0x60>)
 8001cde:	f7fe fb89 	bl	80003f4 <__aeabi_lmul>
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	1880      	adds	r0, r0, r2
 8001ce8:	4159      	adcs	r1, r3
 8001cea:	6120      	str	r0, [r4, #16]
 8001cec:	6161      	str	r1, [r4, #20]
 8001cee:	0048      	lsls	r0, r1, #1
 8001cf0:	0840      	lsrs	r0, r0, #1
 8001cf2:	bd10      	pop	{r4, pc}
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	abcd330e 	.word	0xabcd330e
 8001cfc:	e66d1234 	.word	0xe66d1234
 8001d00:	0005deec 	.word	0x0005deec
 8001d04:	4c957f2d 	.word	0x4c957f2d
 8001d08:	5851f42d 	.word	0x5851f42d

08001d0c <malloc>:
 8001d0c:	b510      	push	{r4, lr}
 8001d0e:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <malloc+0x10>)
 8001d10:	0001      	movs	r1, r0
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	f000 f804 	bl	8001d20 <_malloc_r>
 8001d18:	bd10      	pop	{r4, pc}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	20000004 	.word	0x20000004

08001d20 <_malloc_r>:
 8001d20:	2303      	movs	r3, #3
 8001d22:	b570      	push	{r4, r5, r6, lr}
 8001d24:	1ccd      	adds	r5, r1, #3
 8001d26:	439d      	bics	r5, r3
 8001d28:	3508      	adds	r5, #8
 8001d2a:	0006      	movs	r6, r0
 8001d2c:	2d0c      	cmp	r5, #12
 8001d2e:	d21e      	bcs.n	8001d6e <_malloc_r+0x4e>
 8001d30:	250c      	movs	r5, #12
 8001d32:	42a9      	cmp	r1, r5
 8001d34:	d81d      	bhi.n	8001d72 <_malloc_r+0x52>
 8001d36:	0030      	movs	r0, r6
 8001d38:	f000 f862 	bl	8001e00 <__malloc_lock>
 8001d3c:	4a25      	ldr	r2, [pc, #148]	; (8001dd4 <_malloc_r+0xb4>)
 8001d3e:	6814      	ldr	r4, [r2, #0]
 8001d40:	0021      	movs	r1, r4
 8001d42:	2900      	cmp	r1, #0
 8001d44:	d119      	bne.n	8001d7a <_malloc_r+0x5a>
 8001d46:	4c24      	ldr	r4, [pc, #144]	; (8001dd8 <_malloc_r+0xb8>)
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d103      	bne.n	8001d56 <_malloc_r+0x36>
 8001d4e:	0030      	movs	r0, r6
 8001d50:	f000 f844 	bl	8001ddc <_sbrk_r>
 8001d54:	6020      	str	r0, [r4, #0]
 8001d56:	0029      	movs	r1, r5
 8001d58:	0030      	movs	r0, r6
 8001d5a:	f000 f83f 	bl	8001ddc <_sbrk_r>
 8001d5e:	1c43      	adds	r3, r0, #1
 8001d60:	d12b      	bne.n	8001dba <_malloc_r+0x9a>
 8001d62:	230c      	movs	r3, #12
 8001d64:	0030      	movs	r0, r6
 8001d66:	6033      	str	r3, [r6, #0]
 8001d68:	f000 f84b 	bl	8001e02 <__malloc_unlock>
 8001d6c:	e003      	b.n	8001d76 <_malloc_r+0x56>
 8001d6e:	2d00      	cmp	r5, #0
 8001d70:	dadf      	bge.n	8001d32 <_malloc_r+0x12>
 8001d72:	230c      	movs	r3, #12
 8001d74:	6033      	str	r3, [r6, #0]
 8001d76:	2000      	movs	r0, #0
 8001d78:	bd70      	pop	{r4, r5, r6, pc}
 8001d7a:	680b      	ldr	r3, [r1, #0]
 8001d7c:	1b5b      	subs	r3, r3, r5
 8001d7e:	d419      	bmi.n	8001db4 <_malloc_r+0x94>
 8001d80:	2b0b      	cmp	r3, #11
 8001d82:	d903      	bls.n	8001d8c <_malloc_r+0x6c>
 8001d84:	600b      	str	r3, [r1, #0]
 8001d86:	18cc      	adds	r4, r1, r3
 8001d88:	6025      	str	r5, [r4, #0]
 8001d8a:	e003      	b.n	8001d94 <_malloc_r+0x74>
 8001d8c:	684b      	ldr	r3, [r1, #4]
 8001d8e:	428c      	cmp	r4, r1
 8001d90:	d10d      	bne.n	8001dae <_malloc_r+0x8e>
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	0030      	movs	r0, r6
 8001d96:	f000 f834 	bl	8001e02 <__malloc_unlock>
 8001d9a:	0020      	movs	r0, r4
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	300b      	adds	r0, #11
 8001da0:	1d23      	adds	r3, r4, #4
 8001da2:	4390      	bics	r0, r2
 8001da4:	1ac3      	subs	r3, r0, r3
 8001da6:	d0e7      	beq.n	8001d78 <_malloc_r+0x58>
 8001da8:	425a      	negs	r2, r3
 8001daa:	50e2      	str	r2, [r4, r3]
 8001dac:	e7e4      	b.n	8001d78 <_malloc_r+0x58>
 8001dae:	6063      	str	r3, [r4, #4]
 8001db0:	000c      	movs	r4, r1
 8001db2:	e7ef      	b.n	8001d94 <_malloc_r+0x74>
 8001db4:	000c      	movs	r4, r1
 8001db6:	6849      	ldr	r1, [r1, #4]
 8001db8:	e7c3      	b.n	8001d42 <_malloc_r+0x22>
 8001dba:	2303      	movs	r3, #3
 8001dbc:	1cc4      	adds	r4, r0, #3
 8001dbe:	439c      	bics	r4, r3
 8001dc0:	42a0      	cmp	r0, r4
 8001dc2:	d0e1      	beq.n	8001d88 <_malloc_r+0x68>
 8001dc4:	1a21      	subs	r1, r4, r0
 8001dc6:	0030      	movs	r0, r6
 8001dc8:	f000 f808 	bl	8001ddc <_sbrk_r>
 8001dcc:	1c43      	adds	r3, r0, #1
 8001dce:	d1db      	bne.n	8001d88 <_malloc_r+0x68>
 8001dd0:	e7c7      	b.n	8001d62 <_malloc_r+0x42>
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	20000118 	.word	0x20000118
 8001dd8:	2000011c 	.word	0x2000011c

08001ddc <_sbrk_r>:
 8001ddc:	2300      	movs	r3, #0
 8001dde:	b570      	push	{r4, r5, r6, lr}
 8001de0:	4c06      	ldr	r4, [pc, #24]	; (8001dfc <_sbrk_r+0x20>)
 8001de2:	0005      	movs	r5, r0
 8001de4:	0008      	movs	r0, r1
 8001de6:	6023      	str	r3, [r4, #0]
 8001de8:	f7ff febc 	bl	8001b64 <_sbrk>
 8001dec:	1c43      	adds	r3, r0, #1
 8001dee:	d103      	bne.n	8001df8 <_sbrk_r+0x1c>
 8001df0:	6823      	ldr	r3, [r4, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d000      	beq.n	8001df8 <_sbrk_r+0x1c>
 8001df6:	602b      	str	r3, [r5, #0]
 8001df8:	bd70      	pop	{r4, r5, r6, pc}
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	20000120 	.word	0x20000120

08001e00 <__malloc_lock>:
 8001e00:	4770      	bx	lr

08001e02 <__malloc_unlock>:
 8001e02:	4770      	bx	lr

08001e04 <_init>:
 8001e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e0a:	bc08      	pop	{r3}
 8001e0c:	469e      	mov	lr, r3
 8001e0e:	4770      	bx	lr

08001e10 <_fini>:
 8001e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e16:	bc08      	pop	{r3}
 8001e18:	469e      	mov	lr, r3
 8001e1a:	4770      	bx	lr
