// Seed: 1872293140
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[-1] = (1);
  wire id_10;
endmodule
module module_1 #(
    parameter id_7 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  output wire id_6;
  output wand id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg [id_7 : (  id_7  )] id_8;
  assign id_5 = id_7 == -1 ? -1 : id_1;
  assign id_3 = id_8;
  wire id_9;
  assign id_4[-1] = 1;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_4,
      id_1,
      id_1,
      id_9,
      id_6,
      id_6,
      id_9
  );
  logic [id_7 : 1] id_10;
  generate
    always @(posedge id_10 == {id_9, id_8++
    })
    begin : LABEL_0
      id_8 <= (1 == -1);
    end
  endgenerate
  wire id_11;
  ;
endmodule
