#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13d009460 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x13d008e40 .scope module, "textures" "textures" 3 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pixel_clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "valid_req_in";
    .port_info 3 /INPUT 16 "wallX_in";
    .port_info 4 /INPUT 8 "lineheight_in";
    .port_info 5 /INPUT 10 "drawstart_in";
    .port_info 6 /INPUT 8 "vcount_ray_in";
    .port_info 7 /INPUT 5 "texture_in";
    .port_info 8 /OUTPUT 8 "tex_pixel_out";
    .port_info 9 /OUTPUT 1 "valid_tex_out";
P_0x13e808c00 .param/l "PIXEL_WIDTH" 1 3 22, +C4<00000000000000000000000000001000>;
P_0x13e808c40 .param/l "SCREEN_HEIGHT" 1 3 25, +C4<00000000000000000000000010110100>;
P_0x13e808c80 .param/l "TEX_HEIGHT" 1 3 24, +C4<00000000000000000000000001000000>;
P_0x13e808cc0 .param/l "TEX_SIZE" 1 3 26, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0x13e808d00 .param/l "TEX_SIZE_10" 1 3 35, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000>;
P_0x13e808d40 .param/l "TEX_SIZE_11" 1 3 36, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001011000000000000>;
P_0x13e808d80 .param/l "TEX_SIZE_12" 1 3 37, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000>;
P_0x13e808dc0 .param/l "TEX_SIZE_13" 1 3 38, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001101000000000000>;
P_0x13e808e00 .param/l "TEX_SIZE_14" 1 3 39, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000>;
P_0x13e808e40 .param/l "TEX_SIZE_15" 1 3 40, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000>;
P_0x13e808e80 .param/l "TEX_SIZE_16" 1 3 41, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000>;
P_0x13e808ec0 .param/l "TEX_SIZE_17" 1 3 42, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000>;
P_0x13e808f00 .param/l "TEX_SIZE_18" 1 3 43, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000010010000000000000>;
P_0x13e808f40 .param/l "TEX_SIZE_19" 1 3 44, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000010011000000000000>;
P_0x13e808f80 .param/l "TEX_SIZE_2" 1 3 27, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000>;
P_0x13e808fc0 .param/l "TEX_SIZE_20" 1 3 45, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000>;
P_0x13e809000 .param/l "TEX_SIZE_3" 1 3 28, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000>;
P_0x13e809040 .param/l "TEX_SIZE_4" 1 3 29, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000>;
P_0x13e809080 .param/l "TEX_SIZE_5" 1 3 30, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000>;
P_0x13e8090c0 .param/l "TEX_SIZE_6" 1 3 31, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000>;
P_0x13e809100 .param/l "TEX_SIZE_7" 1 3 32, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000>;
P_0x13e809140 .param/l "TEX_SIZE_8" 1 3 33, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000>;
P_0x13e809180 .param/l "TEX_SIZE_9" 1 3 34, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000000000>;
P_0x13e8091c0 .param/l "TEX_WIDTH" 1 3 23, +C4<00000000000000000000000001000000>;
o0x140050ca0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x13d247f30 .functor AND 1, o0x140050ca0, L_0x13d247e50, C4<1>, C4<1>;
L_0x13d248620 .functor BUFZ 8, v0x13d245400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13d245e30_0 .net *"_ivl_10", 31 0, L_0x13d247ab0;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x13d245ef0_0 .net/2u *"_ivl_12", 31 0, L_0x1400880a0;  1 drivers
v0x13d245f90_0 .net *"_ivl_15", 31 0, L_0x13d247c20;  1 drivers
v0x13d246020_0 .net *"_ivl_19", 0 0, L_0x13d247e50;  1 drivers
v0x13d2460c0_0 .net *"_ivl_2", 31 0, L_0x13d2477f0;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13d2461b0_0 .net *"_ivl_25", 7 0, L_0x1400880e8;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d246260_0 .net/2s *"_ivl_29", 31 0, L_0x140088130;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d246310_0 .net/2s *"_ivl_33", 31 0, L_0x140088178;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d2463c0_0 .net/2s *"_ivl_37", 31 0, L_0x1400881c0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d2464d0_0 .net *"_ivl_5", 23 0, L_0x140088010;  1 drivers
v0x13d246580_0 .net *"_ivl_6", 31 0, L_0x13d247950;  1 drivers
L_0x140088058 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d246630_0 .net *"_ivl_9", 21 0, L_0x140088058;  1 drivers
v0x13d2466e0_0 .var "address", 16 0;
v0x13d2467a0_0 .net "div_done", 0 0, v0x13d244230_0;  1 drivers
o0x140050af0 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x13d246830_0 .net "drawstart_in", 9 0, o0x140050af0;  0 drivers
v0x13d2468c0_0 .var "first_part", 25 0;
o0x140050b50 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13d246950_0 .net "lineheight_in", 7 0, o0x140050b50;  0 drivers
v0x13d246b00_0 .net "numerator", 15 0, L_0x13d247d70;  1 drivers
v0x13d246bc0_0 .var "offset", 17 0;
v0x13d246c50_0 .var "past_valid_req", 0 0;
o0x140050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d246ce0_0 .net "pixel_clk_in", 0 0, o0x140050130;  0 drivers
o0x140050280 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d246d70_0 .net "rst_in", 0 0, o0x140050280;  0 drivers
v0x13d246e40_0 .var "second_part", 17 0;
v0x13d246ed0_0 .net "start_div", 0 0, L_0x13d247f30;  1 drivers
v0x13d246f60_0 .net "tex_out", 7 0, v0x13d245400_0;  1 drivers
v0x13d246ff0_0 .net "tex_pixel_out", 7 0, L_0x13d248620;  1 drivers
o0x140050c40 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x13d247090_0 .net "texture_in", 4 0, o0x140050c40;  0 drivers
v0x13d247140_0 .var "valid_out_pipe", 1 0;
v0x13d2471f0_0 .net "valid_req_in", 0 0, o0x140050ca0;  0 drivers
v0x13d247290_0 .net "valid_tex_out", 0 0, L_0x13d247730;  1 drivers
o0x140050d00 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13d247330_0 .net "vcount_ray_in", 7 0, o0x140050d00;  0 drivers
v0x13d2473e0_0 .net "vcount_tex", 8 0, L_0x13d248120;  1 drivers
o0x140050d60 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13d247490_0 .net "wallX_in", 15 0, o0x140050d60;  0 drivers
E_0x13d2081c0 .event anyedge, v0x13d247090_0, v0x13d247490_0, v0x13d2473e0_0;
L_0x13d247730 .part v0x13d247140_0, 1, 1;
L_0x13d2477f0 .concat [ 8 24 0 0], o0x140050d00, L_0x140088010;
L_0x13d247950 .concat [ 10 22 0 0], o0x140050af0, L_0x140088058;
L_0x13d247ab0 .arith/sub 32, L_0x13d2477f0, L_0x13d247950;
L_0x13d247c20 .arith/mult 32, L_0x13d247ab0, L_0x1400880a0;
L_0x13d247d70 .part L_0x13d247c20, 0, 16;
L_0x13d247e50 .reduce/nor v0x13d246c50_0;
L_0x13d248020 .concat [ 8 8 0 0], o0x140050b50, L_0x1400880e8;
L_0x13d248120 .part v0x13d244720_0, 0, 9;
L_0x13d248300 .part L_0x140088130, 0, 1;
L_0x13d2483e0 .part L_0x140088178, 0, 1;
L_0x13d248540 .part L_0x1400881c0, 0, 1;
S_0x13d232aa0 .scope module, "divu_inst" "divu" 3 133, 4 8 0, S_0x13d008e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 1 "valid";
    .port_info 6 /OUTPUT 1 "dbz";
    .port_info 7 /OUTPUT 1 "ovf";
    .port_info 8 /INPUT 16 "a";
    .port_info 9 /INPUT 16 "b";
    .port_info 10 /OUTPUT 16 "val";
P_0x13d207a90 .param/l "FBITS" 0 4 10, +C4<00000000000000000000000000000000>;
P_0x13d207ad0 .param/l "FBITSW" 1 4 25, +C4<00000000000000000000000000000001>;
P_0x13d207b10 .param/l "ITER" 1 4 31, +C4<000000000000000000000000000010000>;
P_0x13d207b50 .param/l "WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
v0x13d21b920_0 .net "a", 15 0, L_0x13d247d70;  alias, 1 drivers
v0x13d243dc0_0 .var "acc", 16 0;
v0x13d243e60_0 .var "acc_next", 16 0;
v0x13d243ef0_0 .net "b", 15 0, L_0x13d248020;  1 drivers
v0x13d243f80_0 .var "b1", 15 0;
v0x13d244050_0 .var "busy", 0 0;
v0x13d2440f0_0 .net "clk", 0 0, o0x140050130;  alias, 0 drivers
v0x13d244190_0 .var "dbz", 0 0;
v0x13d244230_0 .var "done", 0 0;
v0x13d244340_0 .var "i", 3 0;
v0x13d2443e0_0 .var "ovf", 0 0;
v0x13d244480_0 .var "quo", 15 0;
v0x13d244530_0 .var "quo_next", 15 0;
v0x13d2445e0_0 .net "rst", 0 0, o0x140050280;  alias, 0 drivers
v0x13d244680_0 .net "start", 0 0, L_0x13d247f30;  alias, 1 drivers
v0x13d244720_0 .var "val", 15 0;
v0x13d2447d0_0 .var "valid", 0 0;
E_0x13d2135f0 .event posedge, v0x13d2440f0_0;
E_0x13d212f10 .event anyedge, v0x13d243dc0_0, v0x13d243f80_0, v0x13d243e60_0, v0x13d244480_0;
S_0x13d244a40 .scope module, "texture_2" "xilinx_single_port_ram_read_first" 3 152, 5 10 0, S_0x13d008e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0x13d244bb0 .param/str "INIT_FILE" 0 5 14, "../../data/all_textures.mem";
P_0x13d244bf0 .param/l "RAM_DEPTH" 0 5 12, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000010101000000000000>;
P_0x13d244c30 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x13d244c70 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0x13d245680 .array "BRAM", 0 86015, 7 0;
v0x13d245720_0 .net "addra", 16 0, v0x13d2466e0_0;  1 drivers
v0x13d2457d0_0 .net "clka", 0 0, o0x140050130;  alias, 0 drivers
o0x140050610 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13d2458a0_0 .net "dina", 7 0, o0x140050610;  0 drivers
v0x13d245930_0 .net "douta", 7 0, v0x13d245400_0;  alias, 1 drivers
v0x13d245a20_0 .net "ena", 0 0, L_0x13d2483e0;  1 drivers
v0x13d245ac0_0 .var "ram_data", 7 0;
v0x13d245b70_0 .net "regcea", 0 0, L_0x13d248540;  1 drivers
v0x13d245c10_0 .net "rsta", 0 0, o0x140050280;  alias, 0 drivers
v0x13d245d20_0 .net "wea", 0 0, L_0x13d248300;  1 drivers
S_0x13d244f90 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x13d244a40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x13d244f90
v0x13d2451f0_0 .var/i "depth", 31 0;
TD_textures.texture_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x13d2451f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13d2451f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13d2451f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x13d245290 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x13d244a40;
 .timescale -9 -12;
v0x13d245400_0 .var "douta_reg", 7 0;
S_0x13d2454a0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x13d244a40;
 .timescale -9 -12;
S_0x13d233060 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 6 1;
 .timescale -9 -12;
    .scope S_0x13d232aa0;
T_1 ;
Ewait_0 .event/or E_0x13d212f10, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13d243f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d243dc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x13d243dc0_0;
    %load/vec4 v0x13d243f80_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x13d243e60_0, 0, 17;
    %load/vec4 v0x13d243e60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x13d244480_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %split/vec4 16;
    %store/vec4 v0x13d244530_0, 0, 16;
    %store/vec4 v0x13d243e60_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13d243dc0_0;
    %load/vec4 v0x13d244480_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 16;
    %store/vec4 v0x13d244530_0, 0, 16;
    %store/vec4 v0x13d243e60_0, 0, 17;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13d232aa0;
T_2 ;
    %wait E_0x13d2135f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244230_0, 0;
    %load/vec4 v0x13d244680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d2447d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d2443e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13d244340_0, 0;
    %load/vec4 v0x13d243ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d244230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d244190_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d244050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244190_0, 0;
    %load/vec4 v0x13d243ef0_0;
    %assign/vec4 v0x13d243f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13d21b920_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %split/vec4 16;
    %assign/vec4 v0x13d244480_0, 0;
    %assign/vec4 v0x13d243dc0_0, 0;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13d244050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13d244340_0;
    %pad/u 33;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d244230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d2447d0_0, 0;
    %load/vec4 v0x13d244530_0;
    %assign/vec4 v0x13d244720_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x13d244340_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v0x13d244530_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d244230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d2443e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d244720_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x13d244340_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13d244340_0, 0;
    %load/vec4 v0x13d243e60_0;
    %assign/vec4 v0x13d243dc0_0, 0;
    %load/vec4 v0x13d244530_0;
    %assign/vec4 v0x13d244480_0, 0;
T_2.9 ;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %load/vec4 v0x13d2445e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d2447d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d244190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d2443e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d244720_0, 0;
T_2.11 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13d2454a0;
T_3 ;
    %vpi_call/w 5 33 "$readmemh", P_0x13d244bb0, v0x13d245680, 32'sb00000000000000000000000000000000, 96'sb000000000000000000000000000000000000000000000000000000000000000000000000000000010100111111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13d245290;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13d245400_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x13d245290;
T_5 ;
    %wait E_0x13d2135f0;
    %load/vec4 v0x13d245c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d245400_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13d245b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13d245ac0_0;
    %assign/vec4 v0x13d245400_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d244a40;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13d245ac0_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x13d244a40;
T_7 ;
    %wait E_0x13d2135f0;
    %load/vec4 v0x13d245a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x13d245d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x13d2458a0_0;
    %load/vec4 v0x13d245720_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d245680, 0, 4;
T_7.2 ;
    %load/vec4 v0x13d245720_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x13d245680, 4;
    %assign/vec4 v0x13d245ac0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13d008e40;
T_8 ;
Ewait_1 .event/or E_0x13d2081c0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x13d247090_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.0 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.1 ;
    %pushi/vec4 4096, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.2 ;
    %pushi/vec4 8192, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.3 ;
    %pushi/vec4 12288, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.4 ;
    %pushi/vec4 16384, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.5 ;
    %pushi/vec4 20480, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.6 ;
    %pushi/vec4 24576, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.7 ;
    %pushi/vec4 28672, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.8 ;
    %pushi/vec4 32768, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.9 ;
    %pushi/vec4 36864, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.10 ;
    %pushi/vec4 40960, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.11 ;
    %pushi/vec4 45056, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.12 ;
    %pushi/vec4 49152, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.13 ;
    %pushi/vec4 53248, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.14 ;
    %pushi/vec4 57344, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.15 ;
    %pushi/vec4 61440, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 65536, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 69632, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 73728, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 77824, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 81920, 0, 18;
    %store/vec4 v0x13d246bc0_0, 0, 18;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %load/vec4 v0x13d247490_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 64, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 26;
    %store/vec4 v0x13d2468c0_0, 0, 26;
    %load/vec4 v0x13d2473e0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %pad/u 18;
    %store/vec4 v0x13d246e40_0, 0, 18;
    %load/vec4 v0x13d2468c0_0;
    %load/vec4 v0x13d246e40_0;
    %pad/u 26;
    %add;
    %load/vec4 v0x13d246bc0_0;
    %pad/u 26;
    %add;
    %pad/u 17;
    %store/vec4 v0x13d2466e0_0, 0, 17;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13d008e40;
T_9 ;
    %wait E_0x13d2135f0;
    %load/vec4 v0x13d246d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d247140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d246c50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13d2467a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13d247140_0, 4, 5;
    %load/vec4 v0x13d247140_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13d247140_0, 4, 5;
    %load/vec4 v0x13d2471f0_0;
    %assign/vec4 v0x13d246c50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13d233060;
T_10 ;
    %vpi_call/w 6 3 "$dumpfile", "/Users/cathyhu/Documents/GitHub/mazecaster_fpga/sim/sim_build/textures.fst" {0 0 0};
    %vpi_call/w 6 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13d008e40 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/Users/cathyhu/Documents/GitHub/mazecaster_fpga/hdl/raycast/textures.sv";
    "/Users/cathyhu/Documents/GitHub/mazecaster_fpga/hdl/fp/divu.sv";
    "/Users/cathyhu/Documents/GitHub/mazecaster_fpga/hdl/xilinx_single_port_ram_read_first.v";
    "/Users/cathyhu/Documents/GitHub/mazecaster_fpga/sim/sim_build/cocotb_iverilog_dump.v";
