

================================================================
== Vivado HLS Report for 'visualSaliency'
================================================================
* Date:           Fri Jul 21 09:42:45 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        visual-saliency-array-reuse
* Solution:       visual-saliency-reuse
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4363311|  4363311|  4363312|  4363312|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+---------+---------+---------+
        |                                                            |                                                 |      Latency      |      Interval     | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |   min   |   max   |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+---------+---------+---------+
        |grp_visualSaliency_512_512_fwt_512_512_s_fu_182             |visualSaliency_512_512_fwt_512_512_s             |  1118212|  1118212|  1118212|  1118212|   none  |
        |grp_visualSaliency_512_512_fwt_256_256_s_fu_196             |visualSaliency_512_512_fwt_256_256_s             |   280580|   280580|   280580|   280580|   none  |
        |grp_visualSaliency_512_512_fwt_128_128_s_fu_205             |visualSaliency_512_512_fwt_128_128_s             |    70660|    70660|    70660|    70660|   none  |
        |grp_visualSaliency_512_512_blurFilter_256_256_s_fu_214      |visualSaliency_512_512_blurFilter_256_256_s      |   328193|   328193|   328193|   328193|   none  |
        |grp_visualSaliency_512_512_blurFilter_256_256_s_fu_219      |visualSaliency_512_512_blurFilter_256_256_s      |   328193|   328193|   328193|   328193|   none  |
        |grp_visualSaliency_512_512_blurFilter_128_128_s_fu_224      |visualSaliency_512_512_blurFilter_128_128_s      |    82177|    82177|    82177|    82177|   none  |
        |grp_visualSaliency_512_512_blurFilter_128_128_s_fu_229      |visualSaliency_512_512_blurFilter_128_128_s      |    82177|    82177|    82177|    82177|   none  |
        |grp_visualSaliency_512_512_blurFilter_128_128_s_fu_234      |visualSaliency_512_512_blurFilter_128_128_s      |    82177|    82177|    82177|    82177|   none  |
        |grp_visualSaliency_512_512_blurFilter_64_64_s_fu_239        |visualSaliency_512_512_blurFilter_64_64_s        |    20609|    20609|    20609|    20609|   none  |
        |grp_visualSaliency_512_512_blurFilter_64_64_s_fu_244        |visualSaliency_512_512_blurFilter_64_64_s        |    20609|    20609|    20609|    20609|   none  |
        |grp_visualSaliency_512_512_blurFilter_64_64_s_fu_249        |visualSaliency_512_512_blurFilter_64_64_s        |    20609|    20609|    20609|    20609|   none  |
        |grp_visualSaliency_512_512_resizeAndAdd_256_256_2_s_fu_254  |visualSaliency_512_512_resizeAndAdd_256_256_2_s  |   263169|   263169|   263169|   263169|   none  |
        |grp_visualSaliency_512_512_resizeAndAdd_128_128_4_s_fu_261  |visualSaliency_512_512_resizeAndAdd_128_128_4_s  |   263169|   263169|   263169|   263169|   none  |
        |grp_visualSaliency_512_512_resizeAndAdd_64_64_8_s_fu_268    |visualSaliency_512_512_resizeAndAdd_64_64_8_s    |   263169|   263169|   263169|   263169|   none  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  132096|  132096|       258|          -|          -|   512|    no    |
        | + Loop 1.1  |     256|     256|         2|          -|          -|   128|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     108|
|FIFO             |        -|      -|       -|       -|
|Instance         |       84|     32|    6572|   10426|
|Memory           |      168|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     464|
|Register         |        -|      -|     118|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      252|     32|    6690|   10998|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       12|      1|       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+
    |grp_visualSaliency_512_512_blurFilter_128_128_s_fu_224      |visualSaliency_512_512_blurFilter_128_128_s      |        0|      4|  521|   601|
    |grp_visualSaliency_512_512_blurFilter_128_128_s_fu_229      |visualSaliency_512_512_blurFilter_128_128_s      |        0|      4|  521|   601|
    |grp_visualSaliency_512_512_blurFilter_128_128_s_fu_234      |visualSaliency_512_512_blurFilter_128_128_s      |        0|      4|  521|   601|
    |grp_visualSaliency_512_512_blurFilter_256_256_s_fu_214      |visualSaliency_512_512_blurFilter_256_256_s      |        0|      4|  561|   643|
    |grp_visualSaliency_512_512_blurFilter_256_256_s_fu_219      |visualSaliency_512_512_blurFilter_256_256_s      |        0|      4|  561|   643|
    |grp_visualSaliency_512_512_blurFilter_64_64_s_fu_239        |visualSaliency_512_512_blurFilter_64_64_s        |        0|      4|  481|   561|
    |grp_visualSaliency_512_512_blurFilter_64_64_s_fu_244        |visualSaliency_512_512_blurFilter_64_64_s        |        0|      4|  481|   561|
    |grp_visualSaliency_512_512_blurFilter_64_64_s_fu_249        |visualSaliency_512_512_blurFilter_64_64_s        |        0|      4|  481|   561|
    |grp_visualSaliency_512_512_fwt_128_128_s_fu_205             |visualSaliency_512_512_fwt_128_128_s             |        4|      0|  568|  1533|
    |grp_visualSaliency_512_512_fwt_256_256_s_fu_196             |visualSaliency_512_512_fwt_256_256_s             |       16|      0|  633|  1658|
    |grp_visualSaliency_512_512_fwt_512_512_s_fu_182             |visualSaliency_512_512_fwt_512_512_s             |       64|      0|  714|  1824|
    |grp_visualSaliency_512_512_resizeAndAdd_128_128_4_s_fu_261  |visualSaliency_512_512_resizeAndAdd_128_128_4_s  |        0|      0|  181|   213|
    |grp_visualSaliency_512_512_resizeAndAdd_256_256_2_s_fu_254  |visualSaliency_512_512_resizeAndAdd_256_256_2_s  |        0|      0|  168|   213|
    |grp_visualSaliency_512_512_resizeAndAdd_64_64_8_s_fu_268    |visualSaliency_512_512_resizeAndAdd_64_64_8_s    |        0|      0|  180|   213|
    +------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+
    |Total                                                       |                                                 |       84|     32| 6572| 10426|
    +------------------------------------------------------------+-------------------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+
    |lh1_U  |visualSaliency_lh1  |       32|  0|   0|  65536|    8|     1|       524288|
    |hl1_U  |visualSaliency_lh1  |       32|  0|   0|  65536|    8|     1|       524288|
    |hh1_U  |visualSaliency_lh1  |       32|  0|   0|  65536|    8|     1|       524288|
    |lh2_U  |visualSaliency_lh2  |        8|  0|   0|  16384|    8|     1|       131072|
    |hl2_U  |visualSaliency_lh2  |        8|  0|   0|  16384|    8|     1|       131072|
    |hh2_U  |visualSaliency_lh2  |        8|  0|   0|  16384|    8|     1|       131072|
    |lh3_U  |visualSaliency_lh3  |        2|  0|   0|   4096|    8|     1|        32768|
    |hl3_U  |visualSaliency_lh3  |        2|  0|   0|   4096|    8|     1|        32768|
    |hh3_U  |visualSaliency_lh3  |        2|  0|   0|   4096|    8|     1|        32768|
    |ll1_U  |visualSaliency_ll1  |       32|  0|   0|  65536|    8|     1|       524288|
    |ll2_U  |visualSaliency_ll2  |        8|  0|   0|  16384|    8|     1|       131072|
    |ll3_U  |visualSaliency_ll3  |        2|  0|   0|   4096|    8|     1|        32768|
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+
    |Total  |                    |      168|  0|   0| 344064|   96|    12|      2752512|
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_281_p2            |     +    |      0|  0|  10|          10|           1|
    |j_4_3_i_fu_391_p2      |     +    |      0|  0|  10|           3|          10|
    |tmp_8_fu_342_p2        |     +    |      0|  0|  19|          19|          19|
    |tmp_9_fu_386_p2        |     +    |      0|  0|  19|          19|          19|
    |exitcond1_i_fu_275_p2  |   icmp   |      0|  0|   4|          10|          11|
    |exitcond_i_fu_291_p2   |   icmp   |      0|  0|   4|          10|          11|
    |j_4_1_i_fu_352_p2      |    or    |      0|  0|  14|           9|           2|
    |j_4_2_i_fu_368_p2      |    or    |      0|  0|  14|           9|           2|
    |j_4_i_fu_324_p2        |    or    |      0|  0|  14|           9|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 108|          98|          76|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                 | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                              |  24|         29|    1|         29|
    |grp_visualSaliency_512_512_blurFilter_256_256_s_fu_214_image_r_q0      |   8|          3|    8|         24|
    |grp_visualSaliency_512_512_blurFilter_256_256_s_fu_214_image_r_q1      |   8|          3|    8|         24|
    |grp_visualSaliency_512_512_resizeAndAdd_128_128_4_s_fu_261_image_r_q0  |   8|          4|    8|         32|
    |grp_visualSaliency_512_512_resizeAndAdd_256_256_2_s_fu_254_image_r_q0  |   8|          4|    8|         32|
    |grp_visualSaliency_512_512_resizeAndAdd_256_256_2_s_fu_254_image_r_q1  |   8|          4|    8|         32|
    |grp_visualSaliency_512_512_resizeAndAdd_64_64_8_s_fu_268_image_r_q0    |   8|          4|    8|         32|
    |hh1_address0                                                           |  16|          4|   16|         64|
    |hh1_address1                                                           |  16|          3|   16|         48|
    |hh1_ce0                                                                |   1|          4|    1|          4|
    |hh1_ce1                                                                |   1|          3|    1|          3|
    |hh1_d0                                                                 |   8|          3|    8|         24|
    |hh1_we0                                                                |   1|          3|    1|          3|
    |hh1_we1                                                                |   1|          2|    1|          2|
    |hh2_address0                                                           |  14|          4|   14|         56|
    |hh2_ce0                                                                |   1|          4|    1|          4|
    |hh2_ce1                                                                |   1|          2|    1|          2|
    |hh2_d0                                                                 |   8|          3|    8|         24|
    |hh2_we0                                                                |   1|          3|    1|          3|
    |hh2_we1                                                                |   1|          2|    1|          2|
    |hh3_address0                                                           |  12|          4|   12|         48|
    |hh3_ce0                                                                |   1|          4|    1|          4|
    |hh3_ce1                                                                |   1|          2|    1|          2|
    |hh3_d0                                                                 |   8|          3|    8|         24|
    |hh3_we0                                                                |   1|          3|    1|          3|
    |hh3_we1                                                                |   1|          2|    1|          2|
    |hl1_address0                                                           |  16|          4|   16|         64|
    |hl1_address1                                                           |  16|          3|   16|         48|
    |hl1_ce0                                                                |   1|          4|    1|          4|
    |hl1_ce1                                                                |   1|          3|    1|          3|
    |hl1_d0                                                                 |   8|          3|    8|         24|
    |hl1_we0                                                                |   1|          3|    1|          3|
    |hl1_we1                                                                |   1|          2|    1|          2|
    |hl2_address0                                                           |  14|          4|   14|         56|
    |hl2_ce0                                                                |   1|          4|    1|          4|
    |hl2_ce1                                                                |   1|          2|    1|          2|
    |hl2_d0                                                                 |   8|          3|    8|         24|
    |hl2_we0                                                                |   1|          3|    1|          3|
    |hl2_we1                                                                |   1|          2|    1|          2|
    |hl3_address0                                                           |  12|          4|   12|         48|
    |hl3_ce0                                                                |   1|          4|    1|          4|
    |hl3_ce1                                                                |   1|          2|    1|          2|
    |hl3_d0                                                                 |   8|          3|    8|         24|
    |hl3_we0                                                                |   1|          3|    1|          3|
    |hl3_we1                                                                |   1|          2|    1|          2|
    |i_i_reg_159                                                            |  10|          2|   10|         20|
    |image_r_address0                                                       |  18|          7|   18|        126|
    |image_r_address1                                                       |  18|          7|   18|        126|
    |image_r_ce0                                                            |   1|          6|    1|          6|
    |image_r_ce1                                                            |   1|          6|    1|          6|
    |image_r_d0                                                             |   8|          5|    8|         40|
    |image_r_d1                                                             |   8|          5|    8|         40|
    |image_r_we0                                                            |   1|          5|    1|          5|
    |image_r_we1                                                            |   1|          5|    1|          5|
    |j_i_reg_171                                                            |  10|          2|   10|         20|
    |lh1_address0                                                           |  16|          4|   16|         64|
    |lh1_address1                                                           |  16|          3|   16|         48|
    |lh1_ce0                                                                |   1|          4|    1|          4|
    |lh1_ce1                                                                |   1|          3|    1|          3|
    |lh1_d0                                                                 |   8|          3|    8|         24|
    |lh1_we0                                                                |   1|          3|    1|          3|
    |lh1_we1                                                                |   1|          2|    1|          2|
    |lh2_address0                                                           |  14|          4|   14|         56|
    |lh2_ce0                                                                |   1|          4|    1|          4|
    |lh2_ce1                                                                |   1|          2|    1|          2|
    |lh2_d0                                                                 |   8|          3|    8|         24|
    |lh2_we0                                                                |   1|          3|    1|          3|
    |lh2_we1                                                                |   1|          2|    1|          2|
    |lh3_address0                                                           |  12|          4|   12|         48|
    |lh3_ce0                                                                |   1|          4|    1|          4|
    |lh3_ce1                                                                |   1|          2|    1|          2|
    |lh3_d0                                                                 |   8|          3|    8|         24|
    |lh3_we0                                                                |   1|          3|    1|          3|
    |lh3_we1                                                                |   1|          2|    1|          2|
    |ll1_address0                                                           |  16|          3|   16|         48|
    |ll1_ce0                                                                |   1|          3|    1|          3|
    |ll1_ce1                                                                |   1|          2|    1|          2|
    |ll2_address0                                                           |  14|          3|   14|         42|
    |ll2_ce0                                                                |   1|          3|    1|          3|
    |ll2_ce1                                                                |   1|          2|    1|          2|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                  | 464|        291|  441|       1665|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  28|   0|   28|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_128_128_s_fu_224_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_128_128_s_fu_229_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_128_128_s_fu_234_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_256_256_s_fu_214_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_256_256_s_fu_219_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_64_64_s_fu_239_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_64_64_s_fu_244_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_blurFilter_64_64_s_fu_249_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_fwt_128_128_s_fu_205_ap_start             |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_fwt_256_256_s_fu_196_ap_start             |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_fwt_512_512_s_fu_182_ap_start             |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_resizeAndAdd_128_128_4_s_fu_261_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_resizeAndAdd_256_256_2_s_fu_254_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_resizeAndAdd_64_64_8_s_fu_268_ap_start    |   1|   0|    1|          0|
    |i_i_reg_159                                                                 |  10|   0|   10|          0|
    |i_reg_416                                                                   |  10|   0|   10|          0|
    |j_4_3_i_reg_440                                                             |  10|   0|   10|          0|
    |j_i_reg_171                                                                 |  10|   0|   10|          0|
    |tmp_9_reg_435                                                               |  19|   0|   19|          0|
    |tmp_i_cast_reg_421                                                          |  10|   0|   19|          9|
    |tmp_s_reg_430                                                               |   7|   0|    8|          1|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 118|   0|  128|         10|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_done           | out |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|image_r_address0  | out |   18|  ap_memory |          image_r         |     array    |
|image_r_ce0       | out |    1|  ap_memory |          image_r         |     array    |
|image_r_we0       | out |    1|  ap_memory |          image_r         |     array    |
|image_r_d0        | out |    8|  ap_memory |          image_r         |     array    |
|image_r_q0        |  in |    8|  ap_memory |          image_r         |     array    |
|image_r_address1  | out |   18|  ap_memory |          image_r         |     array    |
|image_r_ce1       | out |    1|  ap_memory |          image_r         |     array    |
|image_r_we1       | out |    1|  ap_memory |          image_r         |     array    |
|image_r_d1        | out |    8|  ap_memory |          image_r         |     array    |
|image_r_q1        |  in |    8|  ap_memory |          image_r         |     array    |
+------------------+-----+-----+------------+--------------------------+--------------+

