Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap tmr_inject_v1_0_3 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/tmr_inject_v1_0_3 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 13:04:15 on May 03,2019
vcom -64 -93 -work tmr_inject_v1_0_3 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/tmr_inject_v1_0_3/.cxl.vhdl.tmr_inject_v1_0_3.tmr_inject_v1_0_3.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
** Warning: /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(329): Nonresolved signal 'reg_addr_inject_enable' may have multiple sources.
  Drivers:
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(407):Conditional signal assignment line__407
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(398):Conditional signal assignment line__398
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(390):Conditional signal assignment line__390
** Warning: /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(330): Nonresolved signal 'reg_addr_instruction_inject_enable' may have multiple sources.
  Drivers:
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(408):Conditional signal assignment line__408
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(399):Conditional signal assignment line__399
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(391):Conditional signal assignment line__391
** Warning: /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(331): Nonresolved signal 'reg_addr_lsw_addr_inject_enable' may have multiple sources.
  Drivers:
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(409):Conditional signal assignment line__409
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(401):Conditional signal assignment line__400
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(392):Conditional signal assignment line__392
** Warning: /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(332): Nonresolved signal 'reg_addr_msw_addr_inject_enable' may have multiple sources.
  Drivers:
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(410):Conditional signal assignment line__410
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(402):Conditional signal assignment line__402
    /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/tmr_inject_v1_0/hdl/tmr_inject_v1_0_vh_rfs.vhd(393):Conditional signal assignment line__393
End time: 13:04:15 on May 03,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 4
