Cycle_1;
Entry1: Yes,LD F6 34+ R2,Issue,F6,Mem[34+Regs[R2]];
Entry2: No,,,,;
Entry3: No,,,,;
Entry4: No,,,,;
Entry5: No,,,,;
Entry6: No,,,,;
Load1: Yes,fld,34,Regs[R2],,,#1;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:1;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_2;
Entry1: Yes,LD F6 34+ R2,Execute,F6,Mem[34+Regs[R2]];
Entry2: Yes,LD F2 45+ R3,Issue,F2,Mem[45+Regs[R3]];
Entry3: No,,,,;
Entry4: No,,,,;
Entry5: No,,,,;
Entry6: No,,,,;
Load1: Yes,fld,34,Regs[R2],,,#1;
Load2: Yes,fld,45,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:2;F3:;F4:;F5:;F6:1;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:Yes;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_3;
Entry1: Yes,LD F6 34+ R2,Execute,F6,Mem[34+Regs[R2]];
Entry2: Yes,LD F2 45+ R3,Execute,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Issue,F0,#2*Regs[F4];
Entry4: No,,,,;
Entry5: No,,,,;
Entry6: No,,,,;
Load1: Yes,fld,34,Regs[R2],,,#1;
Load2: Yes,fld,45,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,,Regs[F2],#2,,#3;
Mult2: No,,,,,,;
Reorder#: F0:3;F1:;F2:2;F3:;F4:;F5:;F6:1;F7:;F8:;F9:;F10:;
Busy: F0:Yes;F1:No;F2:Yes;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_4;
Entry1: Yes,LD F6 34+ R2,Write Result,F6,Mem[34+Regs[R2]];
Entry2: Yes,LD F2 45+ R3,Execute,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Issue,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Issue,F8,#1-#2;
Entry5: No,,,,;
Entry6: No,,,,;
Load1: No,fld,34,Regs[R2],,,#1;
Load2: Yes,fld,45,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: Yes,fsub.d,Regs[F6],,,#2,#4;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,,Regs[F2],#2,,#3;
Mult2: No,,,,,,;
Reorder#: F0:3;F1:;F2:2;F3:;F4:;F5:;F6:1;F7:;F8:4;F9:;F10:;
Busy: F0:Yes;F1:No;F2:Yes;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:No;

Cycle_5;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: Yes,LD F2 45+ R3,Write Result,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Execute,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: No,,,,;
Load1: No,,,,,,;
Load2: No,fld,45,Regs[R3],,,#2;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: Yes,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:2;F3:;F4:;F5:;F6:;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:Yes;F3:No;F4:No;F5:No;F6:No;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_6;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Execute,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Issue,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: Yes,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: Yes,fadd.d,,Regs[F8],#4,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_7;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Execute,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: Yes,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_8;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Execute,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: Yes,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_9;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_10;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_11;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_12;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_13;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_14;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Execute,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Issue,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: Yes,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,,Regs[F0],#3,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_15;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: Yes,MULTD F0 F2 F4,Write Result,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,fmul.d,Regs[F2],Regs[F2],,,#3;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:3;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:Yes;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_16;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: Yes,SUBD F8 F6 F2,Write Result,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,fsub.d,Regs[F6],Regs[F2],,,#4;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:4;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:Yes;F9:No;F10:Yes;

Cycle_17;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_18;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_19;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_20;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_21;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_22;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_23;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_24;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_25;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_26;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_27;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_28;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_29;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_30;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_31;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_32;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_33;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_34;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Execute,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: Yes,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_35;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: Yes,DIVD F10 F0 F6,Write Result,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,fdiv.d,Regs[F0],Regs[F0],,,#5;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:5;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:Yes;

Cycle_36;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: No,DIVD F10 F0 F6,Commit,F10,#3/#1;
Entry6: Yes,ADDD F6 F8 F2,Write Result,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,fadd.d,Regs[F8],Regs[F8],,,#6;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:6;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:Yes;F7:No;F8:No;F9:No;F10:No;

Cycle_37;
Entry1: No,LD F6 34+ R2,Commit,F6,Mem[34+Regs[R2]];
Entry2: No,LD F2 45+ R3,Commit,F2,Mem[45+Regs[R3]];
Entry3: No,MULTD F0 F2 F4,Commit,F0,#2*Regs[F4];
Entry4: No,SUBD F8 F6 F2,Commit,F8,#1-#2;
Entry5: No,DIVD F10 F0 F6,Commit,F10,#3/#1;
Entry6: No,ADDD F6 F8 F2,Commit,F6,#4+#2;
Load1: No,,,,,,;
Load2: No,,,,,,;
Load3: No,,,,,,;
Store1: No,,,,,,;
Store2: No,,,,,,;
Store3: No,,,,,,;
Add1: No,,,,,,;
Add2: No,,,,,,;
Add3: No,,,,,,;
Mult1: No,,,,,,;
Mult2: No,,,,,,;
Reorder#: F0:;F1:;F2:;F3:;F4:;F5:;F6:;F7:;F8:;F9:;F10:;
Busy: F0:No;F1:No;F2:No;F3:No;F4:No;F5:No;F6:No;F7:No;F8:No;F9:No;F10:No;

Final execution table: 
Instruction     Issue cycle    Exec comp cycle  Write result cycle    Commit cycle
LD F6 34+ R2    1              2                4                     5
LD F2 45+ R3    2              3                5                     6
MULTD F0 F2 F4  3              5                15                    16
SUBD F8 F6 F2   4              5                7                     17
DIVD F10 F0 F6  5              15               35                    36
ADDD F6 F8 F2   6              7                9                     37
