
QUCONTROL_FOLLOWER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c660  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  0800c838  0800c838  0001c838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce64  0800ce64  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce64  0800ce64  0001ce64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce6c  0800ce6c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce6c  0800ce6c  0001ce6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce70  0800ce70  0001ce70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800ce74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000be8  20000068  0800cedc  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c50  0800cedc  00020c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a1c1  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b0f  00000000  00000000  0004a29c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002368  00000000  00000000  0004edb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ba6  00000000  00000000  00051118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ddab  00000000  00000000  00052cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b41b  00000000  00000000  00080a69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00125bd1  00000000  00000000  000abe84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a118  00000000  00000000  001d1a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001dbb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800c820 	.word	0x0800c820

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	0800c820 	.word	0x0800c820

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <acc_init>:
bno055_vec3_t mag = {0, 0, 0};
bno055_vec3_t grv = {0, 0, 0};
bno055_euler_t eul = {0, 0, 0};
bno055_vec4_t qua = {0, 0, 0};

uint8_t acc_init(void){
 8000514:	b580      	push	{r7, lr}
 8000516:	b0ae      	sub	sp, #184	; 0xb8
 8000518:	af02      	add	r7, sp, #8

    bno = (bno055_t){
 800051a:	4b1d      	ldr	r3, [pc, #116]	; (8000590 <acc_init+0x7c>)
 800051c:	4618      	mov	r0, r3
 800051e:	23ac      	movs	r3, #172	; 0xac
 8000520:	461a      	mov	r2, r3
 8000522:	2100      	movs	r1, #0
 8000524:	f00b ff64 	bl	800c3f0 <memset>
 8000528:	4b19      	ldr	r3, [pc, #100]	; (8000590 <acc_init+0x7c>)
 800052a:	4a1a      	ldr	r2, [pc, #104]	; (8000594 <acc_init+0x80>)
 800052c:	601a      	str	r2, [r3, #0]
 800052e:	4b18      	ldr	r3, [pc, #96]	; (8000590 <acc_init+0x7c>)
 8000530:	2208      	movs	r2, #8
 8000532:	711a      	strb	r2, [r3, #4]
 8000534:	4b16      	ldr	r3, [pc, #88]	; (8000590 <acc_init+0x7c>)
 8000536:	2228      	movs	r2, #40	; 0x28
 8000538:	719a      	strb	r2, [r3, #6]
    	.i2c = &hi2c3, .addr = 0x28, .mode = BNO_MODE_IMU, ._temp_unit = 0,
    };

	 if((err = bno055_init(&bno)) == BNO_OK){
 800053a:	4815      	ldr	r0, [pc, #84]	; (8000590 <acc_init+0x7c>)
 800053c:	f000 f832 	bl	80005a4 <bno055_init>
 8000540:	4603      	mov	r3, r0
 8000542:	461a      	mov	r2, r3
 8000544:	4b14      	ldr	r3, [pc, #80]	; (8000598 <acc_init+0x84>)
 8000546:	701a      	strb	r2, [r3, #0]
 8000548:	4b13      	ldr	r3, [pc, #76]	; (8000598 <acc_init+0x84>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d113      	bne.n	8000578 <acc_init+0x64>
	    printf("[+] BNO055 init success\r\n");
 8000550:	4812      	ldr	r0, [pc, #72]	; (800059c <acc_init+0x88>)
 8000552:	f00b fe6d 	bl	800c230 <puts>
	 }else{
		 return 1;
	    //Error_Handler();
	 }

	 err = bno055_set_unit(&bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS,BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG);
 8000556:	2300      	movs	r3, #0
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2300      	movs	r3, #0
 800055c:	2200      	movs	r2, #0
 800055e:	2100      	movs	r1, #0
 8000560:	480b      	ldr	r0, [pc, #44]	; (8000590 <acc_init+0x7c>)
 8000562:	f001 fae9 	bl	8001b38 <bno055_set_unit>
 8000566:	4603      	mov	r3, r0
 8000568:	461a      	mov	r2, r3
 800056a:	4b0b      	ldr	r3, [pc, #44]	; (8000598 <acc_init+0x84>)
 800056c:	701a      	strb	r2, [r3, #0]
	 if(err != BNO_OK) {
 800056e:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <acc_init+0x84>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d004      	beq.n	8000580 <acc_init+0x6c>
 8000576:	e001      	b.n	800057c <acc_init+0x68>
		 return 1;
 8000578:	2301      	movs	r3, #1
 800057a:	e005      	b.n	8000588 <acc_init+0x74>
		 return 1;
 800057c:	2301      	movs	r3, #1
 800057e:	e003      	b.n	8000588 <acc_init+0x74>
	 }else{
		 printf("[BNO] Unit selection success\r\n");
 8000580:	4807      	ldr	r0, [pc, #28]	; (80005a0 <acc_init+0x8c>)
 8000582:	f00b fe55 	bl	800c230 <puts>
	 }
	 return 0;
 8000586:	2300      	movs	r3, #0

}
 8000588:	4618      	mov	r0, r3
 800058a:	37b0      	adds	r7, #176	; 0xb0
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000084 	.word	0x20000084
 8000594:	200004a0 	.word	0x200004a0
 8000598:	20000130 	.word	0x20000130
 800059c:	0800c838 	.word	0x0800c838
 80005a0:	0800c854 	.word	0x0800c854

080005a4 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 80005a4:	b590      	push	{r4, r7, lr}
 80005a6:	b0af      	sub	sp, #188	; 0xbc
 80005a8:	af2a      	add	r7, sp, #168	; 0xa8
 80005aa:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	73bb      	strb	r3, [r7, #14]
    error_bno err;

    imu->addr = (imu->addr << 1);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	799b      	ldrb	r3, [r3, #6]
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 80005bc:	687c      	ldr	r4, [r7, #4]
 80005be:	2301      	movs	r3, #1
 80005c0:	9329      	str	r3, [sp, #164]	; 0xa4
 80005c2:	f107 030e 	add.w	r3, r7, #14
 80005c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80005c8:	2300      	movs	r3, #0
 80005ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80005cc:	4668      	mov	r0, sp
 80005ce:	f104 0310 	add.w	r3, r4, #16
 80005d2:	229c      	movs	r2, #156	; 0x9c
 80005d4:	4619      	mov	r1, r3
 80005d6:	f00b ff96 	bl	800c506 <memcpy>
 80005da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80005de:	f001 fbb6 	bl	8001d4e <bno055_read_regs>
 80005e2:	4603      	mov	r3, r0
 80005e4:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <bno055_init+0x4c>
        return err;
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
 80005ee:	e0b6      	b.n	800075e <bno055_init+0x1ba>
    }
    if (id != BNO_DEF_CHIP_ID) {
 80005f0:	7bbb      	ldrb	r3, [r7, #14]
 80005f2:	2ba0      	cmp	r3, #160	; 0xa0
 80005f4:	d001      	beq.n	80005fa <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 80005f6:	2306      	movs	r3, #6
 80005f8:	e0b1      	b.n	800075e <bno055_init+0x1ba>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 80005fa:	2100      	movs	r1, #0
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f001 fa74 	bl	8001aea <bno055_set_opmode>
 8000602:	4603      	mov	r3, r0
 8000604:	73fb      	strb	r3, [r7, #15]
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <bno055_init+0x6c>
        return err;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	e0a6      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(2);
 8000610:	2002      	movs	r0, #2
 8000612:	f003 fd67 	bl	80040e4 <HAL_Delay>
    bno055_reset(imu);
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f001 fb53 	bl	8001cc2 <bno055_reset>
    HAL_Delay(5000);
 800061c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000620:	f003 fd60 	bl	80040e4 <HAL_Delay>
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000624:	2100      	movs	r1, #0
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f001 faee 	bl	8001c08 <bno055_set_pwr_mode>
 800062c:	4603      	mov	r3, r0
 800062e:	73fb      	strb	r3, [r7, #15]
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <bno055_init+0x96>
        return err;
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	e091      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(10);
 800063a:	200a      	movs	r0, #10
 800063c:	f003 fd52 	bl	80040e4 <HAL_Delay>
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000640:	2100      	movs	r1, #0
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f001 fbe6 	bl	8001e14 <bno055_set_page>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <bno055_init+0xb2>
        return err;
 8000652:	7bfb      	ldrb	r3, [r7, #15]
 8000654:	e083      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8000656:	200c      	movs	r0, #12
 8000658:	f003 fd44 	bl	80040e4 <HAL_Delay>
    bno055_on(imu);
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f001 fb53 	bl	8001d08 <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	791b      	ldrb	r3, [r3, #4]
 8000666:	4619      	mov	r1, r3
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f001 fa3e 	bl	8001aea <bno055_set_opmode>
 800066e:	4603      	mov	r3, r0
 8000670:	73fb      	strb	r3, [r7, #15]
 8000672:	7bfb      	ldrb	r3, [r7, #15]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <bno055_init+0xd8>
        return err;
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	e070      	b.n	800075e <bno055_init+0x1ba>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 800067c:	2018      	movs	r0, #24
 800067e:	f003 fd31 	bl	80040e4 <HAL_Delay>

    imu->temperature = &bno055_temperature;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a38      	ldr	r2, [pc, #224]	; (8000768 <bno055_init+0x1c4>)
 8000686:	625a      	str	r2, [r3, #36]	; 0x24
    imu->acc_x = &bno055_acc_x;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a38      	ldr	r2, [pc, #224]	; (800076c <bno055_init+0x1c8>)
 800068c:	629a      	str	r2, [r3, #40]	; 0x28
    imu->acc_y = &bno055_acc_y;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a37      	ldr	r2, [pc, #220]	; (8000770 <bno055_init+0x1cc>)
 8000692:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->acc_z = &bno055_acc_z;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4a37      	ldr	r2, [pc, #220]	; (8000774 <bno055_init+0x1d0>)
 8000698:	631a      	str	r2, [r3, #48]	; 0x30
    imu->acc = &bno055_acc;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a36      	ldr	r2, [pc, #216]	; (8000778 <bno055_init+0x1d4>)
 800069e:	635a      	str	r2, [r3, #52]	; 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a36      	ldr	r2, [pc, #216]	; (800077c <bno055_init+0x1d8>)
 80006a4:	639a      	str	r2, [r3, #56]	; 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4a35      	ldr	r2, [pc, #212]	; (8000780 <bno055_init+0x1dc>)
 80006aa:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4a35      	ldr	r2, [pc, #212]	; (8000784 <bno055_init+0x1e0>)
 80006b0:	641a      	str	r2, [r3, #64]	; 0x40
    imu->linear_acc = &bno055_linear_acc;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a34      	ldr	r2, [pc, #208]	; (8000788 <bno055_init+0x1e4>)
 80006b6:	645a      	str	r2, [r3, #68]	; 0x44
    imu->gyro_x = &bno055_gyro_x;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a34      	ldr	r2, [pc, #208]	; (800078c <bno055_init+0x1e8>)
 80006bc:	649a      	str	r2, [r3, #72]	; 0x48
    imu->gyro_y = &bno055_gyro_y;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a33      	ldr	r2, [pc, #204]	; (8000790 <bno055_init+0x1ec>)
 80006c2:	64da      	str	r2, [r3, #76]	; 0x4c
    imu->gyro_z = &bno055_gyro_z;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a33      	ldr	r2, [pc, #204]	; (8000794 <bno055_init+0x1f0>)
 80006c8:	651a      	str	r2, [r3, #80]	; 0x50
    imu->gyro = &bno055_gyro;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4a32      	ldr	r2, [pc, #200]	; (8000798 <bno055_init+0x1f4>)
 80006ce:	655a      	str	r2, [r3, #84]	; 0x54
    imu->mag_x = &bno055_mag_x;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a32      	ldr	r2, [pc, #200]	; (800079c <bno055_init+0x1f8>)
 80006d4:	659a      	str	r2, [r3, #88]	; 0x58
    imu->mag_y = &bno055_mag_y;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a31      	ldr	r2, [pc, #196]	; (80007a0 <bno055_init+0x1fc>)
 80006da:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->mag_z = &bno055_mag_z;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a31      	ldr	r2, [pc, #196]	; (80007a4 <bno055_init+0x200>)
 80006e0:	661a      	str	r2, [r3, #96]	; 0x60
    imu->mag = &bno055_mag;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a30      	ldr	r2, [pc, #192]	; (80007a8 <bno055_init+0x204>)
 80006e6:	665a      	str	r2, [r3, #100]	; 0x64
    imu->gravity_x = &bno055_gravity_x;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	4a30      	ldr	r2, [pc, #192]	; (80007ac <bno055_init+0x208>)
 80006ec:	669a      	str	r2, [r3, #104]	; 0x68
    imu->gravity_y = &bno055_gravity_y;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a2f      	ldr	r2, [pc, #188]	; (80007b0 <bno055_init+0x20c>)
 80006f2:	66da      	str	r2, [r3, #108]	; 0x6c
    imu->gravity_z = &bno055_gravity_z;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a2f      	ldr	r2, [pc, #188]	; (80007b4 <bno055_init+0x210>)
 80006f8:	671a      	str	r2, [r3, #112]	; 0x70
    imu->gravity = &bno055_gravity;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4a2e      	ldr	r2, [pc, #184]	; (80007b8 <bno055_init+0x214>)
 80006fe:	675a      	str	r2, [r3, #116]	; 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4a2e      	ldr	r2, [pc, #184]	; (80007bc <bno055_init+0x218>)
 8000704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    imu->euler_roll = &bno055_euler_roll;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a2d      	ldr	r2, [pc, #180]	; (80007c0 <bno055_init+0x21c>)
 800070c:	679a      	str	r2, [r3, #120]	; 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a2c      	ldr	r2, [pc, #176]	; (80007c4 <bno055_init+0x220>)
 8000712:	67da      	str	r2, [r3, #124]	; 0x7c
    imu->euler = &bno055_euler;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a2c      	ldr	r2, [pc, #176]	; (80007c8 <bno055_init+0x224>)
 8000718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a2b      	ldr	r2, [pc, #172]	; (80007cc <bno055_init+0x228>)
 8000720:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a2a      	ldr	r2, [pc, #168]	; (80007d0 <bno055_init+0x22c>)
 8000728:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a29      	ldr	r2, [pc, #164]	; (80007d4 <bno055_init+0x230>)
 8000730:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a28      	ldr	r2, [pc, #160]	; (80007d8 <bno055_init+0x234>)
 8000738:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    imu->quaternion = &bno055_quaternion;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4a27      	ldr	r2, [pc, #156]	; (80007dc <bno055_init+0x238>)
 8000740:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    imu->acc_config = &bno055_acc_conf;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a26      	ldr	r2, [pc, #152]	; (80007e0 <bno055_init+0x23c>)
 8000748:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4a25      	ldr	r2, [pc, #148]	; (80007e4 <bno055_init+0x240>)
 8000750:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    imu->mag_config = &bno055_mag_conf;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a24      	ldr	r2, [pc, #144]	; (80007e8 <bno055_init+0x244>)
 8000758:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    return BNO_OK;
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3714      	adds	r7, #20
 8000762:	46bd      	mov	sp, r7
 8000764:	bd90      	pop	{r4, r7, pc}
 8000766:	bf00      	nop
 8000768:	080007ed 	.word	0x080007ed
 800076c:	08000855 	.word	0x08000855
 8000770:	080008d5 	.word	0x080008d5
 8000774:	08000955 	.word	0x08000955
 8000778:	080009d5 	.word	0x080009d5
 800077c:	08000aa1 	.word	0x08000aa1
 8000780:	08000b21 	.word	0x08000b21
 8000784:	08000ba1 	.word	0x08000ba1
 8000788:	08000c21 	.word	0x08000c21
 800078c:	08000ced 	.word	0x08000ced
 8000790:	08000d6d 	.word	0x08000d6d
 8000794:	08000ded 	.word	0x08000ded
 8000798:	08000e6d 	.word	0x08000e6d
 800079c:	08000f39 	.word	0x08000f39
 80007a0:	08000fa5 	.word	0x08000fa5
 80007a4:	08001011 	.word	0x08001011
 80007a8:	0800107d 	.word	0x0800107d
 80007ac:	08001131 	.word	0x08001131
 80007b0:	080011b5 	.word	0x080011b5
 80007b4:	08001239 	.word	0x08001239
 80007b8:	080012bd 	.word	0x080012bd
 80007bc:	08001389 	.word	0x08001389
 80007c0:	0800140d 	.word	0x0800140d
 80007c4:	08001491 	.word	0x08001491
 80007c8:	08001515 	.word	0x08001515
 80007cc:	080015e1 	.word	0x080015e1
 80007d0:	08001651 	.word	0x08001651
 80007d4:	080016c1 	.word	0x080016c1
 80007d8:	08001731 	.word	0x08001731
 80007dc:	080017a1 	.word	0x080017a1
 80007e0:	0800187d 	.word	0x0800187d
 80007e4:	0800194d 	.word	0x0800194d
 80007e8:	08001a1b 	.word	0x08001a1b

080007ec <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 80007ec:	b590      	push	{r4, r7, lr}
 80007ee:	b0af      	sub	sp, #188	; 0xbc
 80007f0:	af2a      	add	r7, sp, #168	; 0xa8
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 80007fa:	687c      	ldr	r4, [r7, #4]
 80007fc:	2301      	movs	r3, #1
 80007fe:	9329      	str	r3, [sp, #164]	; 0xa4
 8000800:	f107 030e 	add.w	r3, r7, #14
 8000804:	9328      	str	r3, [sp, #160]	; 0xa0
 8000806:	2334      	movs	r3, #52	; 0x34
 8000808:	9327      	str	r3, [sp, #156]	; 0x9c
 800080a:	4668      	mov	r0, sp
 800080c:	f104 0310 	add.w	r3, r4, #16
 8000810:	229c      	movs	r2, #156	; 0x9c
 8000812:	4619      	mov	r1, r3
 8000814:	f00b fe77 	bl	800c506 <memcpy>
 8000818:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800081c:	f001 fa97 	bl	8001d4e <bno055_read_regs>
 8000820:	4603      	mov	r3, r0
 8000822:	73fb      	strb	r3, [r7, #15]
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <bno055_temperature+0x42>
        return err;
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	e00d      	b.n	800084a <bno055_temperature+0x5e>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	7bdb      	ldrb	r3, [r3, #15]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d004      	beq.n	8000840 <bno055_temperature+0x54>
 8000836:	7bbb      	ldrb	r3, [r7, #14]
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	b2db      	uxtb	r3, r3
 800083c:	b25b      	sxtb	r3, r3
 800083e:	e001      	b.n	8000844 <bno055_temperature+0x58>
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	b25b      	sxtb	r3, r3
 8000844:	683a      	ldr	r2, [r7, #0]
 8000846:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3714      	adds	r7, #20
 800084e:	46bd      	mov	sp, r7
 8000850:	bd90      	pop	{r4, r7, pc}
	...

08000854 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b0af      	sub	sp, #188	; 0xbc
 8000858:	af2a      	add	r7, sp, #168	; 0xa8
 800085a:	6078      	str	r0, [r7, #4]
 800085c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 800085e:	687c      	ldr	r4, [r7, #4]
 8000860:	2302      	movs	r3, #2
 8000862:	9329      	str	r3, [sp, #164]	; 0xa4
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	9328      	str	r3, [sp, #160]	; 0xa0
 800086a:	2308      	movs	r3, #8
 800086c:	9327      	str	r3, [sp, #156]	; 0x9c
 800086e:	4668      	mov	r0, sp
 8000870:	f104 0310 	add.w	r3, r4, #16
 8000874:	229c      	movs	r2, #156	; 0x9c
 8000876:	4619      	mov	r1, r3
 8000878:	f00b fe45 	bl	800c506 <memcpy>
 800087c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000880:	f001 fa65 	bl	8001d4e <bno055_read_regs>
 8000884:	4603      	mov	r3, r0
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <bno055_acc_x+0x3e>
        return err;
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	e019      	b.n	80008c6 <bno055_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000892:	7b7b      	ldrb	r3, [r7, #13]
 8000894:	021b      	lsls	r3, r3, #8
 8000896:	b21a      	sxth	r2, r3
 8000898:	7b3b      	ldrb	r3, [r7, #12]
 800089a:	b21b      	sxth	r3, r3
 800089c:	4313      	orrs	r3, r2
 800089e:	b21b      	sxth	r3, r3
 80008a0:	ee07 3a90 	vmov	s15, r3
 80008a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d102      	bne.n	80008b6 <bno055_acc_x+0x62>
 80008b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80008d0 <bno055_acc_x+0x7c>
 80008b4:	e001      	b.n	80008ba <bno055_acc_x+0x66>
 80008b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80008ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80008c4:	2300      	movs	r3, #0
};
 80008c6:	4618      	mov	r0, r3
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	bf00      	nop
 80008d0:	42c80000 	.word	0x42c80000

080008d4 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 80008d4:	b590      	push	{r4, r7, lr}
 80008d6:	b0af      	sub	sp, #188	; 0xbc
 80008d8:	af2a      	add	r7, sp, #168	; 0xa8
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80008de:	687c      	ldr	r4, [r7, #4]
 80008e0:	2302      	movs	r3, #2
 80008e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80008e4:	f107 030c 	add.w	r3, r7, #12
 80008e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80008ea:	230a      	movs	r3, #10
 80008ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80008ee:	4668      	mov	r0, sp
 80008f0:	f104 0310 	add.w	r3, r4, #16
 80008f4:	229c      	movs	r2, #156	; 0x9c
 80008f6:	4619      	mov	r1, r3
 80008f8:	f00b fe05 	bl	800c506 <memcpy>
 80008fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000900:	f001 fa25 	bl	8001d4e <bno055_read_regs>
 8000904:	4603      	mov	r3, r0
 8000906:	73fb      	strb	r3, [r7, #15]
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <bno055_acc_y+0x3e>
        return err;
 800090e:	7bfb      	ldrb	r3, [r7, #15]
 8000910:	e019      	b.n	8000946 <bno055_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000912:	7b7b      	ldrb	r3, [r7, #13]
 8000914:	021b      	lsls	r3, r3, #8
 8000916:	b21a      	sxth	r2, r3
 8000918:	7b3b      	ldrb	r3, [r7, #12]
 800091a:	b21b      	sxth	r3, r3
 800091c:	4313      	orrs	r3, r2
 800091e:	b21b      	sxth	r3, r3
 8000920:	ee07 3a90 	vmov	s15, r3
 8000924:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <bno055_acc_y+0x62>
 8000930:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000950 <bno055_acc_y+0x7c>
 8000934:	e001      	b.n	800093a <bno055_acc_y+0x66>
 8000936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800093a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000944:	2300      	movs	r3, #0
};
 8000946:	4618      	mov	r0, r3
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	bd90      	pop	{r4, r7, pc}
 800094e:	bf00      	nop
 8000950:	42c80000 	.word	0x42c80000

08000954 <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b0af      	sub	sp, #188	; 0xbc
 8000958:	af2a      	add	r7, sp, #168	; 0xa8
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800095e:	687c      	ldr	r4, [r7, #4]
 8000960:	2302      	movs	r3, #2
 8000962:	9329      	str	r3, [sp, #164]	; 0xa4
 8000964:	f107 030c 	add.w	r3, r7, #12
 8000968:	9328      	str	r3, [sp, #160]	; 0xa0
 800096a:	230c      	movs	r3, #12
 800096c:	9327      	str	r3, [sp, #156]	; 0x9c
 800096e:	4668      	mov	r0, sp
 8000970:	f104 0310 	add.w	r3, r4, #16
 8000974:	229c      	movs	r2, #156	; 0x9c
 8000976:	4619      	mov	r1, r3
 8000978:	f00b fdc5 	bl	800c506 <memcpy>
 800097c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000980:	f001 f9e5 	bl	8001d4e <bno055_read_regs>
 8000984:	4603      	mov	r3, r0
 8000986:	73fb      	strb	r3, [r7, #15]
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <bno055_acc_z+0x3e>
        return err;
 800098e:	7bfb      	ldrb	r3, [r7, #15]
 8000990:	e019      	b.n	80009c6 <bno055_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000992:	7b7b      	ldrb	r3, [r7, #13]
 8000994:	021b      	lsls	r3, r3, #8
 8000996:	b21a      	sxth	r2, r3
 8000998:	7b3b      	ldrb	r3, [r7, #12]
 800099a:	b21b      	sxth	r3, r3
 800099c:	4313      	orrs	r3, r2
 800099e:	b21b      	sxth	r3, r3
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d102      	bne.n	80009b6 <bno055_acc_z+0x62>
 80009b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80009d0 <bno055_acc_z+0x7c>
 80009b4:	e001      	b.n	80009ba <bno055_acc_z+0x66>
 80009b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80009ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80009c4:	2300      	movs	r3, #0
};
 80009c6:	4618      	mov	r0, r3
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd90      	pop	{r4, r7, pc}
 80009ce:	bf00      	nop
 80009d0:	42c80000 	.word	0x42c80000

080009d4 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b0b1      	sub	sp, #196	; 0xc4
 80009d8:	af2a      	add	r7, sp, #168	; 0xa8
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 80009de:	687c      	ldr	r4, [r7, #4]
 80009e0:	2306      	movs	r3, #6
 80009e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80009e4:	f107 0308 	add.w	r3, r7, #8
 80009e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80009ea:	2308      	movs	r3, #8
 80009ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80009ee:	4668      	mov	r0, sp
 80009f0:	f104 0310 	add.w	r3, r4, #16
 80009f4:	229c      	movs	r2, #156	; 0x9c
 80009f6:	4619      	mov	r1, r3
 80009f8:	f00b fd85 	bl	800c506 <memcpy>
 80009fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000a00:	f001 f9a5 	bl	8001d4e <bno055_read_regs>
 8000a04:	4603      	mov	r3, r0
 8000a06:	75fb      	strb	r3, [r7, #23]
 8000a08:	7dfb      	ldrb	r3, [r7, #23]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <bno055_acc+0x3e>
        return err;
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
 8000a10:	e03f      	b.n	8000a92 <bno055_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d101      	bne.n	8000a1e <bno055_acc+0x4a>
 8000a1a:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <bno055_acc+0xc8>)
 8000a1c:	e001      	b.n	8000a22 <bno055_acc+0x4e>
 8000a1e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000a22:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000a24:	7a7b      	ldrb	r3, [r7, #9]
 8000a26:	021b      	lsls	r3, r3, #8
 8000a28:	b21a      	sxth	r2, r3
 8000a2a:	7a3b      	ldrb	r3, [r7, #8]
 8000a2c:	b21b      	sxth	r3, r3
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	b21b      	sxth	r3, r3
 8000a32:	ee07 3a90 	vmov	s15, r3
 8000a36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a3a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000a48:	7afb      	ldrb	r3, [r7, #11]
 8000a4a:	021b      	lsls	r3, r3, #8
 8000a4c:	b21a      	sxth	r2, r3
 8000a4e:	7abb      	ldrb	r3, [r7, #10]
 8000a50:	b21b      	sxth	r3, r3
 8000a52:	4313      	orrs	r3, r2
 8000a54:	b21b      	sxth	r3, r3
 8000a56:	ee07 3a90 	vmov	s15, r3
 8000a5a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a5e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000a6c:	7b7b      	ldrb	r3, [r7, #13]
 8000a6e:	021b      	lsls	r3, r3, #8
 8000a70:	b21a      	sxth	r2, r3
 8000a72:	7b3b      	ldrb	r3, [r7, #12]
 8000a74:	b21b      	sxth	r3, r3
 8000a76:	4313      	orrs	r3, r2
 8000a78:	b21b      	sxth	r3, r3
 8000a7a:	ee07 3a90 	vmov	s15, r3
 8000a7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a82:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000a90:	2300      	movs	r3, #0
};
 8000a92:	4618      	mov	r0, r3
 8000a94:	371c      	adds	r7, #28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd90      	pop	{r4, r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	42c80000 	.word	0x42c80000

08000aa0 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b0af      	sub	sp, #188	; 0xbc
 8000aa4:	af2a      	add	r7, sp, #168	; 0xa8
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000aaa:	687c      	ldr	r4, [r7, #4]
 8000aac:	2302      	movs	r3, #2
 8000aae:	9329      	str	r3, [sp, #164]	; 0xa4
 8000ab0:	f107 030c 	add.w	r3, r7, #12
 8000ab4:	9328      	str	r3, [sp, #160]	; 0xa0
 8000ab6:	2328      	movs	r3, #40	; 0x28
 8000ab8:	9327      	str	r3, [sp, #156]	; 0x9c
 8000aba:	4668      	mov	r0, sp
 8000abc:	f104 0310 	add.w	r3, r4, #16
 8000ac0:	229c      	movs	r2, #156	; 0x9c
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f00b fd1f 	bl	800c506 <memcpy>
 8000ac8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000acc:	f001 f93f 	bl	8001d4e <bno055_read_regs>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	73fb      	strb	r3, [r7, #15]
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <bno055_linear_acc_x+0x3e>
        return err;
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	e019      	b.n	8000b12 <bno055_linear_acc_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000ade:	7b7b      	ldrb	r3, [r7, #13]
 8000ae0:	021b      	lsls	r3, r3, #8
 8000ae2:	b21a      	sxth	r2, r3
 8000ae4:	7b3b      	ldrb	r3, [r7, #12]
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	b21b      	sxth	r3, r3
 8000aec:	ee07 3a90 	vmov	s15, r3
 8000af0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <bno055_linear_acc_x+0x62>
 8000afc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000b1c <bno055_linear_acc_x+0x7c>
 8000b00:	e001      	b.n	8000b06 <bno055_linear_acc_x+0x66>
 8000b02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000b10:	2300      	movs	r3, #0
};
 8000b12:	4618      	mov	r0, r3
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd90      	pop	{r4, r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	42c80000 	.word	0x42c80000

08000b20 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b0af      	sub	sp, #188	; 0xbc
 8000b24:	af2a      	add	r7, sp, #168	; 0xa8
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000b2a:	687c      	ldr	r4, [r7, #4]
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	9329      	str	r3, [sp, #164]	; 0xa4
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	9328      	str	r3, [sp, #160]	; 0xa0
 8000b36:	232a      	movs	r3, #42	; 0x2a
 8000b38:	9327      	str	r3, [sp, #156]	; 0x9c
 8000b3a:	4668      	mov	r0, sp
 8000b3c:	f104 0310 	add.w	r3, r4, #16
 8000b40:	229c      	movs	r2, #156	; 0x9c
 8000b42:	4619      	mov	r1, r3
 8000b44:	f00b fcdf 	bl	800c506 <memcpy>
 8000b48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b4c:	f001 f8ff 	bl	8001d4e <bno055_read_regs>
 8000b50:	4603      	mov	r3, r0
 8000b52:	73fb      	strb	r3, [r7, #15]
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <bno055_linear_acc_y+0x3e>
        return err;
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	e019      	b.n	8000b92 <bno055_linear_acc_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b5e:	7b7b      	ldrb	r3, [r7, #13]
 8000b60:	021b      	lsls	r3, r3, #8
 8000b62:	b21a      	sxth	r2, r3
 8000b64:	7b3b      	ldrb	r3, [r7, #12]
 8000b66:	b21b      	sxth	r3, r3
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	b21b      	sxth	r3, r3
 8000b6c:	ee07 3a90 	vmov	s15, r3
 8000b70:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d102      	bne.n	8000b82 <bno055_linear_acc_y+0x62>
 8000b7c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000b9c <bno055_linear_acc_y+0x7c>
 8000b80:	e001      	b.n	8000b86 <bno055_linear_acc_y+0x66>
 8000b82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000b86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000b90:	2300      	movs	r3, #0
};
 8000b92:	4618      	mov	r0, r3
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd90      	pop	{r4, r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	42c80000 	.word	0x42c80000

08000ba0 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 8000ba0:	b590      	push	{r4, r7, lr}
 8000ba2:	b0af      	sub	sp, #188	; 0xbc
 8000ba4:	af2a      	add	r7, sp, #168	; 0xa8
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000baa:	687c      	ldr	r4, [r7, #4]
 8000bac:	2302      	movs	r3, #2
 8000bae:	9329      	str	r3, [sp, #164]	; 0xa4
 8000bb0:	f107 030c 	add.w	r3, r7, #12
 8000bb4:	9328      	str	r3, [sp, #160]	; 0xa0
 8000bb6:	232c      	movs	r3, #44	; 0x2c
 8000bb8:	9327      	str	r3, [sp, #156]	; 0x9c
 8000bba:	4668      	mov	r0, sp
 8000bbc:	f104 0310 	add.w	r3, r4, #16
 8000bc0:	229c      	movs	r2, #156	; 0x9c
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	f00b fc9f 	bl	800c506 <memcpy>
 8000bc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000bcc:	f001 f8bf 	bl	8001d4e <bno055_read_regs>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	73fb      	strb	r3, [r7, #15]
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <bno055_linear_acc_z+0x3e>
        return err;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	e019      	b.n	8000c12 <bno055_linear_acc_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000bde:	7b7b      	ldrb	r3, [r7, #13]
 8000be0:	021b      	lsls	r3, r3, #8
 8000be2:	b21a      	sxth	r2, r3
 8000be4:	7b3b      	ldrb	r3, [r7, #12]
 8000be6:	b21b      	sxth	r3, r3
 8000be8:	4313      	orrs	r3, r2
 8000bea:	b21b      	sxth	r3, r3
 8000bec:	ee07 3a90 	vmov	s15, r3
 8000bf0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <bno055_linear_acc_z+0x62>
 8000bfc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000c1c <bno055_linear_acc_z+0x7c>
 8000c00:	e001      	b.n	8000c06 <bno055_linear_acc_z+0x66>
 8000c02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000c10:	2300      	movs	r3, #0
};
 8000c12:	4618      	mov	r0, r3
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd90      	pop	{r4, r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	42c80000 	.word	0x42c80000

08000c20 <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b0b1      	sub	sp, #196	; 0xc4
 8000c24:	af2a      	add	r7, sp, #168	; 0xa8
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000c2a:	687c      	ldr	r4, [r7, #4]
 8000c2c:	2306      	movs	r3, #6
 8000c2e:	9329      	str	r3, [sp, #164]	; 0xa4
 8000c30:	f107 0308 	add.w	r3, r7, #8
 8000c34:	9328      	str	r3, [sp, #160]	; 0xa0
 8000c36:	2328      	movs	r3, #40	; 0x28
 8000c38:	9327      	str	r3, [sp, #156]	; 0x9c
 8000c3a:	4668      	mov	r0, sp
 8000c3c:	f104 0310 	add.w	r3, r4, #16
 8000c40:	229c      	movs	r2, #156	; 0x9c
 8000c42:	4619      	mov	r1, r3
 8000c44:	f00b fc5f 	bl	800c506 <memcpy>
 8000c48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c4c:	f001 f87f 	bl	8001d4e <bno055_read_regs>
 8000c50:	4603      	mov	r3, r0
 8000c52:	75fb      	strb	r3, [r7, #23]
 8000c54:	7dfb      	ldrb	r3, [r7, #23]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <bno055_linear_acc+0x3e>
        return err;
 8000c5a:	7dfb      	ldrb	r3, [r7, #23]
 8000c5c:	e03f      	b.n	8000cde <bno055_linear_acc+0xbe>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <bno055_linear_acc+0x4a>
 8000c66:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <bno055_linear_acc+0xc8>)
 8000c68:	e001      	b.n	8000c6e <bno055_linear_acc+0x4e>
 8000c6a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000c6e:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000c70:	7a7b      	ldrb	r3, [r7, #9]
 8000c72:	021b      	lsls	r3, r3, #8
 8000c74:	b21a      	sxth	r2, r3
 8000c76:	7a3b      	ldrb	r3, [r7, #8]
 8000c78:	b21b      	sxth	r3, r3
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b21b      	sxth	r3, r3
 8000c7e:	ee07 3a90 	vmov	s15, r3
 8000c82:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000c86:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000c94:	7afb      	ldrb	r3, [r7, #11]
 8000c96:	021b      	lsls	r3, r3, #8
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	7abb      	ldrb	r3, [r7, #10]
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	ee07 3a90 	vmov	s15, r3
 8000ca6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000caa:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000cb8:	7b7b      	ldrb	r3, [r7, #13]
 8000cba:	021b      	lsls	r3, r3, #8
 8000cbc:	b21a      	sxth	r2, r3
 8000cbe:	7b3b      	ldrb	r3, [r7, #12]
 8000cc0:	b21b      	sxth	r3, r3
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	b21b      	sxth	r3, r3
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000cce:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000cdc:	2300      	movs	r3, #0
};
 8000cde:	4618      	mov	r0, r3
 8000ce0:	371c      	adds	r7, #28
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd90      	pop	{r4, r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	42c80000 	.word	0x42c80000

08000cec <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b0af      	sub	sp, #188	; 0xbc
 8000cf0:	af2a      	add	r7, sp, #168	; 0xa8
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000cf6:	687c      	ldr	r4, [r7, #4]
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	9329      	str	r3, [sp, #164]	; 0xa4
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d02:	2314      	movs	r3, #20
 8000d04:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d06:	4668      	mov	r0, sp
 8000d08:	f104 0310 	add.w	r3, r4, #16
 8000d0c:	229c      	movs	r2, #156	; 0x9c
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f00b fbf9 	bl	800c506 <memcpy>
 8000d14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d18:	f001 f819 	bl	8001d4e <bno055_read_regs>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	73fb      	strb	r3, [r7, #15]
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <bno055_gyro_x+0x3e>
        return err;
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	e019      	b.n	8000d5e <bno055_gyro_x+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d2a:	7b7b      	ldrb	r3, [r7, #13]
 8000d2c:	021b      	lsls	r3, r3, #8
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	7b3b      	ldrb	r3, [r7, #12]
 8000d32:	b21b      	sxth	r3, r3
 8000d34:	4313      	orrs	r3, r2
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	ee07 3a90 	vmov	s15, r3
 8000d3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <bno055_gyro_x+0x62>
 8000d48:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000d4c:	e001      	b.n	8000d52 <bno055_gyro_x+0x66>
 8000d4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000d68 <bno055_gyro_x+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000d5c:	2300      	movs	r3, #0
};
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd90      	pop	{r4, r7, pc}
 8000d66:	bf00      	nop
 8000d68:	44610000 	.word	0x44610000

08000d6c <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	b0af      	sub	sp, #188	; 0xbc
 8000d70:	af2a      	add	r7, sp, #168	; 0xa8
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000d76:	687c      	ldr	r4, [r7, #4]
 8000d78:	2302      	movs	r3, #2
 8000d7a:	9329      	str	r3, [sp, #164]	; 0xa4
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d82:	2316      	movs	r3, #22
 8000d84:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d86:	4668      	mov	r0, sp
 8000d88:	f104 0310 	add.w	r3, r4, #16
 8000d8c:	229c      	movs	r2, #156	; 0x9c
 8000d8e:	4619      	mov	r1, r3
 8000d90:	f00b fbb9 	bl	800c506 <memcpy>
 8000d94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d98:	f000 ffd9 	bl	8001d4e <bno055_read_regs>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <bno055_gyro_y+0x3e>
        return err;
 8000da6:	7bfb      	ldrb	r3, [r7, #15]
 8000da8:	e019      	b.n	8000dde <bno055_gyro_y+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000daa:	7b7b      	ldrb	r3, [r7, #13]
 8000dac:	021b      	lsls	r3, r3, #8
 8000dae:	b21a      	sxth	r2, r3
 8000db0:	7b3b      	ldrb	r3, [r7, #12]
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b21b      	sxth	r3, r3
 8000db8:	ee07 3a90 	vmov	s15, r3
 8000dbc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <bno055_gyro_y+0x62>
 8000dc8:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000dcc:	e001      	b.n	8000dd2 <bno055_gyro_y+0x66>
 8000dce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000de8 <bno055_gyro_y+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000dd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000ddc:	2300      	movs	r3, #0
};
 8000dde:	4618      	mov	r0, r3
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd90      	pop	{r4, r7, pc}
 8000de6:	bf00      	nop
 8000de8:	44610000 	.word	0x44610000

08000dec <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b0af      	sub	sp, #188	; 0xbc
 8000df0:	af2a      	add	r7, sp, #168	; 0xa8
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000df6:	687c      	ldr	r4, [r7, #4]
 8000df8:	2302      	movs	r3, #2
 8000dfa:	9329      	str	r3, [sp, #164]	; 0xa4
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e02:	2318      	movs	r3, #24
 8000e04:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e06:	4668      	mov	r0, sp
 8000e08:	f104 0310 	add.w	r3, r4, #16
 8000e0c:	229c      	movs	r2, #156	; 0x9c
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f00b fb79 	bl	800c506 <memcpy>
 8000e14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e18:	f000 ff99 	bl	8001d4e <bno055_read_regs>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	7bfb      	ldrb	r3, [r7, #15]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <bno055_gyro_z+0x3e>
        return err;
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	e019      	b.n	8000e5e <bno055_gyro_z+0x72>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e2a:	7b7b      	ldrb	r3, [r7, #13]
 8000e2c:	021b      	lsls	r3, r3, #8
 8000e2e:	b21a      	sxth	r2, r3
 8000e30:	7b3b      	ldrb	r3, [r7, #12]
 8000e32:	b21b      	sxth	r3, r3
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b21b      	sxth	r3, r3
 8000e38:	ee07 3a90 	vmov	s15, r3
 8000e3c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <bno055_gyro_z+0x62>
 8000e48:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000e4c:	e001      	b.n	8000e52 <bno055_gyro_z+0x66>
 8000e4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000e68 <bno055_gyro_z+0x7c>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e5c:	2300      	movs	r3, #0
};
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd90      	pop	{r4, r7, pc}
 8000e66:	bf00      	nop
 8000e68:	44610000 	.word	0x44610000

08000e6c <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b0b1      	sub	sp, #196	; 0xc4
 8000e70:	af2a      	add	r7, sp, #168	; 0xa8
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000e76:	687c      	ldr	r4, [r7, #4]
 8000e78:	2306      	movs	r3, #6
 8000e7a:	9329      	str	r3, [sp, #164]	; 0xa4
 8000e7c:	f107 0308 	add.w	r3, r7, #8
 8000e80:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e82:	2314      	movs	r3, #20
 8000e84:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e86:	4668      	mov	r0, sp
 8000e88:	f104 0310 	add.w	r3, r4, #16
 8000e8c:	229c      	movs	r2, #156	; 0x9c
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f00b fb39 	bl	800c506 <memcpy>
 8000e94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e98:	f000 ff59 	bl	8001d4e <bno055_read_regs>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	75fb      	strb	r3, [r7, #23]
 8000ea0:	7dfb      	ldrb	r3, [r7, #23]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <bno055_gyro+0x3e>
        return err;
 8000ea6:	7dfb      	ldrb	r3, [r7, #23]
 8000ea8:	e03f      	b.n	8000f2a <bno055_gyro+0xbe>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d102      	bne.n	8000eb8 <bno055_gyro+0x4c>
 8000eb2:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8000eb6:	e000      	b.n	8000eba <bno055_gyro+0x4e>
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <bno055_gyro+0xc8>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8000eba:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000ebc:	7a7b      	ldrb	r3, [r7, #9]
 8000ebe:	021b      	lsls	r3, r3, #8
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	7a3b      	ldrb	r3, [r7, #8]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	ee07 3a90 	vmov	s15, r3
 8000ece:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ed2:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ed6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000ee0:	7afb      	ldrb	r3, [r7, #11]
 8000ee2:	021b      	lsls	r3, r3, #8
 8000ee4:	b21a      	sxth	r2, r3
 8000ee6:	7abb      	ldrb	r3, [r7, #10]
 8000ee8:	b21b      	sxth	r3, r3
 8000eea:	4313      	orrs	r3, r2
 8000eec:	b21b      	sxth	r3, r3
 8000eee:	ee07 3a90 	vmov	s15, r3
 8000ef2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ef6:	ed97 7a04 	vldr	s14, [r7, #16]
 8000efa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000f04:	7b7b      	ldrb	r3, [r7, #13]
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	b21a      	sxth	r2, r3
 8000f0a:	7b3b      	ldrb	r3, [r7, #12]
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	ee07 3a90 	vmov	s15, r3
 8000f16:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	371c      	adds	r7, #28
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	44610000 	.word	0x44610000

08000f38 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b0af      	sub	sp, #188	; 0xbc
 8000f3c:	af2a      	add	r7, sp, #168	; 0xa8
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000f42:	687c      	ldr	r4, [r7, #4]
 8000f44:	2302      	movs	r3, #2
 8000f46:	9329      	str	r3, [sp, #164]	; 0xa4
 8000f48:	f107 030c 	add.w	r3, r7, #12
 8000f4c:	9328      	str	r3, [sp, #160]	; 0xa0
 8000f4e:	230e      	movs	r3, #14
 8000f50:	9327      	str	r3, [sp, #156]	; 0x9c
 8000f52:	4668      	mov	r0, sp
 8000f54:	f104 0310 	add.w	r3, r4, #16
 8000f58:	229c      	movs	r2, #156	; 0x9c
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f00b fad3 	bl	800c506 <memcpy>
 8000f60:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f64:	f000 fef3 	bl	8001d4e <bno055_read_regs>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	73fb      	strb	r3, [r7, #15]
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <bno055_mag_x+0x3e>
        return err;
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
 8000f74:	e012      	b.n	8000f9c <bno055_mag_x+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8000f76:	7b7b      	ldrb	r3, [r7, #13]
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	b21a      	sxth	r2, r3
 8000f7c:	7b3b      	ldrb	r3, [r7, #12]
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	ee07 3a90 	vmov	s15, r3
 8000f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f8c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000f90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd90      	pop	{r4, r7, pc}

08000fa4 <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b0af      	sub	sp, #188	; 0xbc
 8000fa8:	af2a      	add	r7, sp, #168	; 0xa8
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000fae:	687c      	ldr	r4, [r7, #4]
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	9329      	str	r3, [sp, #164]	; 0xa4
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	9328      	str	r3, [sp, #160]	; 0xa0
 8000fba:	2310      	movs	r3, #16
 8000fbc:	9327      	str	r3, [sp, #156]	; 0x9c
 8000fbe:	4668      	mov	r0, sp
 8000fc0:	f104 0310 	add.w	r3, r4, #16
 8000fc4:	229c      	movs	r2, #156	; 0x9c
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f00b fa9d 	bl	800c506 <memcpy>
 8000fcc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000fd0:	f000 febd 	bl	8001d4e <bno055_read_regs>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	73fb      	strb	r3, [r7, #15]
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <bno055_mag_y+0x3e>
        return err;
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	e012      	b.n	8001008 <bno055_mag_y+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8000fe2:	7b7b      	ldrb	r3, [r7, #13]
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	7b3b      	ldrb	r3, [r7, #12]
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	4313      	orrs	r3, r2
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	ee07 3a90 	vmov	s15, r3
 8000ff4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000ffc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001006:	2300      	movs	r3, #0
}
 8001008:	4618      	mov	r0, r3
 800100a:	3714      	adds	r7, #20
 800100c:	46bd      	mov	sp, r7
 800100e:	bd90      	pop	{r4, r7, pc}

08001010 <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b0af      	sub	sp, #188	; 0xbc
 8001014:	af2a      	add	r7, sp, #168	; 0xa8
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800101a:	687c      	ldr	r4, [r7, #4]
 800101c:	2302      	movs	r3, #2
 800101e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	9328      	str	r3, [sp, #160]	; 0xa0
 8001026:	2312      	movs	r3, #18
 8001028:	9327      	str	r3, [sp, #156]	; 0x9c
 800102a:	4668      	mov	r0, sp
 800102c:	f104 0310 	add.w	r3, r4, #16
 8001030:	229c      	movs	r2, #156	; 0x9c
 8001032:	4619      	mov	r1, r3
 8001034:	f00b fa67 	bl	800c506 <memcpy>
 8001038:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800103c:	f000 fe87 	bl	8001d4e <bno055_read_regs>
 8001040:	4603      	mov	r3, r0
 8001042:	73fb      	strb	r3, [r7, #15]
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <bno055_mag_z+0x3e>
        return err;
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	e012      	b.n	8001074 <bno055_mag_z+0x64>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800104e:	7b7b      	ldrb	r3, [r7, #13]
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	b21a      	sxth	r2, r3
 8001054:	7b3b      	ldrb	r3, [r7, #12]
 8001056:	b21b      	sxth	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b21b      	sxth	r3, r3
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001064:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001068:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	bd90      	pop	{r4, r7, pc}

0800107c <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b0af      	sub	sp, #188	; 0xbc
 8001080:	af2a      	add	r7, sp, #168	; 0xa8
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001086:	687c      	ldr	r4, [r7, #4]
 8001088:	2306      	movs	r3, #6
 800108a:	9329      	str	r3, [sp, #164]	; 0xa4
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	9328      	str	r3, [sp, #160]	; 0xa0
 8001092:	230e      	movs	r3, #14
 8001094:	9327      	str	r3, [sp, #156]	; 0x9c
 8001096:	4668      	mov	r0, sp
 8001098:	f104 0310 	add.w	r3, r4, #16
 800109c:	229c      	movs	r2, #156	; 0x9c
 800109e:	4619      	mov	r1, r3
 80010a0:	f00b fa31 	bl	800c506 <memcpy>
 80010a4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010a8:	f000 fe51 	bl	8001d4e <bno055_read_regs>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <bno055_mag+0x3e>
        return err;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	e036      	b.n	8001128 <bno055_mag+0xac>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80010ba:	7a7b      	ldrb	r3, [r7, #9]
 80010bc:	021b      	lsls	r3, r3, #8
 80010be:	b21a      	sxth	r2, r3
 80010c0:	7a3b      	ldrb	r3, [r7, #8]
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	7abb      	ldrb	r3, [r7, #10]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	ee07 3a90 	vmov	s15, r3
 80010f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010f4:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80010f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 8001102:	7b7b      	ldrb	r3, [r7, #13]
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	b21a      	sxth	r2, r3
 8001108:	7b3b      	ldrb	r3, [r7, #12]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21b      	sxth	r3, r3
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001118:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800111c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001126:	2300      	movs	r3, #0
};
 8001128:	4618      	mov	r0, r3
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	bd90      	pop	{r4, r7, pc}

08001130 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b0b1      	sub	sp, #196	; 0xc4
 8001134:	af2a      	add	r7, sp, #168	; 0xa8
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 800113a:	687c      	ldr	r4, [r7, #4]
 800113c:	2302      	movs	r3, #2
 800113e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	9328      	str	r3, [sp, #160]	; 0xa0
 8001146:	232e      	movs	r3, #46	; 0x2e
 8001148:	9327      	str	r3, [sp, #156]	; 0x9c
 800114a:	4668      	mov	r0, sp
 800114c:	f104 0310 	add.w	r3, r4, #16
 8001150:	229c      	movs	r2, #156	; 0x9c
 8001152:	4619      	mov	r1, r3
 8001154:	f00b f9d7 	bl	800c506 <memcpy>
 8001158:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800115c:	f000 fdf7 	bl	8001d4e <bno055_read_regs>
 8001160:	4603      	mov	r3, r0
 8001162:	75fb      	strb	r3, [r7, #23]
 8001164:	7dfb      	ldrb	r3, [r7, #23]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <bno055_gravity_x+0x3e>
        return err;
 800116a:	7dfb      	ldrb	r3, [r7, #23]
 800116c:	e01b      	b.n	80011a6 <bno055_gravity_x+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <bno055_gravity_x+0x4a>
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <bno055_gravity_x+0x80>)
 8001178:	e001      	b.n	800117e <bno055_gravity_x+0x4e>
 800117a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800117e:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001180:	7b7b      	ldrb	r3, [r7, #13]
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	b21a      	sxth	r2, r3
 8001186:	7b3b      	ldrb	r3, [r7, #12]
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	ee07 3a90 	vmov	s15, r3
 8001192:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001196:	ed97 7a04 	vldr	s14, [r7, #16]
 800119a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	371c      	adds	r7, #28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd90      	pop	{r4, r7, pc}
 80011ae:	bf00      	nop
 80011b0:	42c80000 	.word	0x42c80000

080011b4 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b0b1      	sub	sp, #196	; 0xc4
 80011b8:	af2a      	add	r7, sp, #168	; 0xa8
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80011be:	687c      	ldr	r4, [r7, #4]
 80011c0:	2302      	movs	r3, #2
 80011c2:	9329      	str	r3, [sp, #164]	; 0xa4
 80011c4:	f107 030c 	add.w	r3, r7, #12
 80011c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80011ca:	2330      	movs	r3, #48	; 0x30
 80011cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80011ce:	4668      	mov	r0, sp
 80011d0:	f104 0310 	add.w	r3, r4, #16
 80011d4:	229c      	movs	r2, #156	; 0x9c
 80011d6:	4619      	mov	r1, r3
 80011d8:	f00b f995 	bl	800c506 <memcpy>
 80011dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011e0:	f000 fdb5 	bl	8001d4e <bno055_read_regs>
 80011e4:	4603      	mov	r3, r0
 80011e6:	75fb      	strb	r3, [r7, #23]
 80011e8:	7dfb      	ldrb	r3, [r7, #23]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <bno055_gravity_y+0x3e>
        return err;
 80011ee:	7dfb      	ldrb	r3, [r7, #23]
 80011f0:	e01b      	b.n	800122a <bno055_gravity_y+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <bno055_gravity_y+0x4a>
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <bno055_gravity_y+0x80>)
 80011fc:	e001      	b.n	8001202 <bno055_gravity_y+0x4e>
 80011fe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001202:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001204:	7b7b      	ldrb	r3, [r7, #13]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	b21a      	sxth	r2, r3
 800120a:	7b3b      	ldrb	r3, [r7, #12]
 800120c:	b21b      	sxth	r3, r3
 800120e:	4313      	orrs	r3, r2
 8001210:	b21b      	sxth	r3, r3
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800121a:	ed97 7a04 	vldr	s14, [r7, #16]
 800121e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	371c      	adds	r7, #28
 800122e:	46bd      	mov	sp, r7
 8001230:	bd90      	pop	{r4, r7, pc}
 8001232:	bf00      	nop
 8001234:	42c80000 	.word	0x42c80000

08001238 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b0b1      	sub	sp, #196	; 0xc4
 800123c:	af2a      	add	r7, sp, #168	; 0xa8
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001242:	687c      	ldr	r4, [r7, #4]
 8001244:	2302      	movs	r3, #2
 8001246:	9329      	str	r3, [sp, #164]	; 0xa4
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	9328      	str	r3, [sp, #160]	; 0xa0
 800124e:	2332      	movs	r3, #50	; 0x32
 8001250:	9327      	str	r3, [sp, #156]	; 0x9c
 8001252:	4668      	mov	r0, sp
 8001254:	f104 0310 	add.w	r3, r4, #16
 8001258:	229c      	movs	r2, #156	; 0x9c
 800125a:	4619      	mov	r1, r3
 800125c:	f00b f953 	bl	800c506 <memcpy>
 8001260:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001264:	f000 fd73 	bl	8001d4e <bno055_read_regs>
 8001268:	4603      	mov	r3, r0
 800126a:	75fb      	strb	r3, [r7, #23]
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <bno055_gravity_z+0x3e>
        return err;
 8001272:	7dfb      	ldrb	r3, [r7, #23]
 8001274:	e01b      	b.n	80012ae <bno055_gravity_z+0x76>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <bno055_gravity_z+0x4a>
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <bno055_gravity_z+0x80>)
 8001280:	e001      	b.n	8001286 <bno055_gravity_z+0x4e>
 8001282:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001286:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001288:	7b7b      	ldrb	r3, [r7, #13]
 800128a:	021b      	lsls	r3, r3, #8
 800128c:	b21a      	sxth	r2, r3
 800128e:	7b3b      	ldrb	r3, [r7, #12]
 8001290:	b21b      	sxth	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b21b      	sxth	r3, r3
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800129e:	ed97 7a04 	vldr	s14, [r7, #16]
 80012a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	371c      	adds	r7, #28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd90      	pop	{r4, r7, pc}
 80012b6:	bf00      	nop
 80012b8:	42c80000 	.word	0x42c80000

080012bc <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b0b1      	sub	sp, #196	; 0xc4
 80012c0:	af2a      	add	r7, sp, #168	; 0xa8
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 80012c6:	687c      	ldr	r4, [r7, #4]
 80012c8:	2306      	movs	r3, #6
 80012ca:	9329      	str	r3, [sp, #164]	; 0xa4
 80012cc:	f107 0308 	add.w	r3, r7, #8
 80012d0:	9328      	str	r3, [sp, #160]	; 0xa0
 80012d2:	232e      	movs	r3, #46	; 0x2e
 80012d4:	9327      	str	r3, [sp, #156]	; 0x9c
 80012d6:	4668      	mov	r0, sp
 80012d8:	f104 0310 	add.w	r3, r4, #16
 80012dc:	229c      	movs	r2, #156	; 0x9c
 80012de:	4619      	mov	r1, r3
 80012e0:	f00b f911 	bl	800c506 <memcpy>
 80012e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012e8:	f000 fd31 	bl	8001d4e <bno055_read_regs>
 80012ec:	4603      	mov	r3, r0
 80012ee:	75fb      	strb	r3, [r7, #23]
 80012f0:	7dfb      	ldrb	r3, [r7, #23]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <bno055_gravity+0x3e>
        return err;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	e03f      	b.n	800137a <bno055_gravity+0xbe>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d101      	bne.n	8001306 <bno055_gravity+0x4a>
 8001302:	4b20      	ldr	r3, [pc, #128]	; (8001384 <bno055_gravity+0xc8>)
 8001304:	e001      	b.n	800130a <bno055_gravity+0x4e>
 8001306:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800130a:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 800130c:	7a7b      	ldrb	r3, [r7, #9]
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	b21a      	sxth	r2, r3
 8001312:	7a3b      	ldrb	r3, [r7, #8]
 8001314:	b21b      	sxth	r3, r3
 8001316:	4313      	orrs	r3, r2
 8001318:	b21b      	sxth	r3, r3
 800131a:	ee07 3a90 	vmov	s15, r3
 800131e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001322:	ed97 7a04 	vldr	s14, [r7, #16]
 8001326:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001330:	7afb      	ldrb	r3, [r7, #11]
 8001332:	021b      	lsls	r3, r3, #8
 8001334:	b21a      	sxth	r2, r3
 8001336:	7abb      	ldrb	r3, [r7, #10]
 8001338:	b21b      	sxth	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	ee07 3a90 	vmov	s15, r3
 8001342:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001346:	ed97 7a04 	vldr	s14, [r7, #16]
 800134a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001354:	7b7b      	ldrb	r3, [r7, #13]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7b3b      	ldrb	r3, [r7, #12]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800136a:	ed97 7a04 	vldr	s14, [r7, #16]
 800136e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	371c      	adds	r7, #28
 800137e:	46bd      	mov	sp, r7
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	bf00      	nop
 8001384:	42c80000 	.word	0x42c80000

08001388 <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b0b1      	sub	sp, #196	; 0xc4
 800138c:	af2a      	add	r7, sp, #168	; 0xa8
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001392:	687c      	ldr	r4, [r7, #4]
 8001394:	2302      	movs	r3, #2
 8001396:	9329      	str	r3, [sp, #164]	; 0xa4
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	9328      	str	r3, [sp, #160]	; 0xa0
 800139e:	231a      	movs	r3, #26
 80013a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80013a2:	4668      	mov	r0, sp
 80013a4:	f104 0310 	add.w	r3, r4, #16
 80013a8:	229c      	movs	r2, #156	; 0x9c
 80013aa:	4619      	mov	r1, r3
 80013ac:	f00b f8ab 	bl	800c506 <memcpy>
 80013b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013b4:	f000 fccb 	bl	8001d4e <bno055_read_regs>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]
 80013bc:	7dfb      	ldrb	r3, [r7, #23]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <bno055_euler_yaw+0x3e>
        BNO_OK) {
        return err;
 80013c2:	7dfb      	ldrb	r3, [r7, #23]
 80013c4:	e01b      	b.n	80013fe <bno055_euler_yaw+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d102      	bne.n	80013d4 <bno055_euler_yaw+0x4c>
 80013ce:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80013d2:	e000      	b.n	80013d6 <bno055_euler_yaw+0x4e>
 80013d4:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <bno055_euler_yaw+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80013d6:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80013d8:	7b7b      	ldrb	r3, [r7, #13]
 80013da:	021b      	lsls	r3, r3, #8
 80013dc:	b21a      	sxth	r2, r3
 80013de:	7b3b      	ldrb	r3, [r7, #12]
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80013f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	371c      	adds	r7, #28
 8001402:	46bd      	mov	sp, r7
 8001404:	bd90      	pop	{r4, r7, pc}
 8001406:	bf00      	nop
 8001408:	44610000 	.word	0x44610000

0800140c <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b0b1      	sub	sp, #196	; 0xc4
 8001410:	af2a      	add	r7, sp, #168	; 0xa8
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001416:	687c      	ldr	r4, [r7, #4]
 8001418:	2302      	movs	r3, #2
 800141a:	9329      	str	r3, [sp, #164]	; 0xa4
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	9328      	str	r3, [sp, #160]	; 0xa0
 8001422:	231c      	movs	r3, #28
 8001424:	9327      	str	r3, [sp, #156]	; 0x9c
 8001426:	4668      	mov	r0, sp
 8001428:	f104 0310 	add.w	r3, r4, #16
 800142c:	229c      	movs	r2, #156	; 0x9c
 800142e:	4619      	mov	r1, r3
 8001430:	f00b f869 	bl	800c506 <memcpy>
 8001434:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001438:	f000 fc89 	bl	8001d4e <bno055_read_regs>
 800143c:	4603      	mov	r3, r0
 800143e:	75fb      	strb	r3, [r7, #23]
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <bno055_euler_roll+0x3e>
        return err;
 8001446:	7dfb      	ldrb	r3, [r7, #23]
 8001448:	e01b      	b.n	8001482 <bno055_euler_roll+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 800144e:	2b00      	cmp	r3, #0
 8001450:	d102      	bne.n	8001458 <bno055_euler_roll+0x4c>
 8001452:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001456:	e000      	b.n	800145a <bno055_euler_roll+0x4e>
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <bno055_euler_roll+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 800145a:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800145c:	7b7b      	ldrb	r3, [r7, #13]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	b21a      	sxth	r2, r3
 8001462:	7b3b      	ldrb	r3, [r7, #12]
 8001464:	b21b      	sxth	r3, r3
 8001466:	4313      	orrs	r3, r2
 8001468:	b21b      	sxth	r3, r3
 800146a:	ee07 3a90 	vmov	s15, r3
 800146e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001472:	ed97 7a04 	vldr	s14, [r7, #16]
 8001476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	371c      	adds	r7, #28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd90      	pop	{r4, r7, pc}
 800148a:	bf00      	nop
 800148c:	44610000 	.word	0x44610000

08001490 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b0b1      	sub	sp, #196	; 0xc4
 8001494:	af2a      	add	r7, sp, #168	; 0xa8
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 800149a:	687c      	ldr	r4, [r7, #4]
 800149c:	2302      	movs	r3, #2
 800149e:	9329      	str	r3, [sp, #164]	; 0xa4
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80014a6:	231e      	movs	r3, #30
 80014a8:	9327      	str	r3, [sp, #156]	; 0x9c
 80014aa:	4668      	mov	r0, sp
 80014ac:	f104 0310 	add.w	r3, r4, #16
 80014b0:	229c      	movs	r2, #156	; 0x9c
 80014b2:	4619      	mov	r1, r3
 80014b4:	f00b f827 	bl	800c506 <memcpy>
 80014b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014bc:	f000 fc47 	bl	8001d4e <bno055_read_regs>
 80014c0:	4603      	mov	r3, r0
 80014c2:	75fb      	strb	r3, [r7, #23]
 80014c4:	7dfb      	ldrb	r3, [r7, #23]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <bno055_euler_pitch+0x3e>
        return err;
 80014ca:	7dfb      	ldrb	r3, [r7, #23]
 80014cc:	e01b      	b.n	8001506 <bno055_euler_pitch+0x76>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d102      	bne.n	80014dc <bno055_euler_pitch+0x4c>
 80014d6:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80014da:	e000      	b.n	80014de <bno055_euler_pitch+0x4e>
 80014dc:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <bno055_euler_pitch+0x80>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 80014de:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80014e0:	7b7b      	ldrb	r3, [r7, #13]
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	7b3b      	ldrb	r3, [r7, #12]
 80014e8:	b21b      	sxth	r3, r3
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b21b      	sxth	r3, r3
 80014ee:	ee07 3a90 	vmov	s15, r3
 80014f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80014fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	371c      	adds	r7, #28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd90      	pop	{r4, r7, pc}
 800150e:	bf00      	nop
 8001510:	44610000 	.word	0x44610000

08001514 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b0b1      	sub	sp, #196	; 0xc4
 8001518:	af2a      	add	r7, sp, #168	; 0xa8
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 800151e:	687c      	ldr	r4, [r7, #4]
 8001520:	2306      	movs	r3, #6
 8001522:	9329      	str	r3, [sp, #164]	; 0xa4
 8001524:	f107 0308 	add.w	r3, r7, #8
 8001528:	9328      	str	r3, [sp, #160]	; 0xa0
 800152a:	231a      	movs	r3, #26
 800152c:	9327      	str	r3, [sp, #156]	; 0x9c
 800152e:	4668      	mov	r0, sp
 8001530:	f104 0310 	add.w	r3, r4, #16
 8001534:	229c      	movs	r2, #156	; 0x9c
 8001536:	4619      	mov	r1, r3
 8001538:	f00a ffe5 	bl	800c506 <memcpy>
 800153c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001540:	f000 fc05 	bl	8001d4e <bno055_read_regs>
 8001544:	4603      	mov	r3, r0
 8001546:	75fb      	strb	r3, [r7, #23]
 8001548:	7dfb      	ldrb	r3, [r7, #23]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <bno055_euler+0x3e>
        BNO_OK) {
        return err;
 800154e:	7dfb      	ldrb	r3, [r7, #23]
 8001550:	e03f      	b.n	80015d2 <bno055_euler+0xbe>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001556:	2b00      	cmp	r3, #0
 8001558:	d102      	bne.n	8001560 <bno055_euler+0x4c>
 800155a:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 800155e:	e000      	b.n	8001562 <bno055_euler+0x4e>
 8001560:	4b1e      	ldr	r3, [pc, #120]	; (80015dc <bno055_euler+0xc8>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001562:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001564:	7a7b      	ldrb	r3, [r7, #9]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b21a      	sxth	r2, r3
 800156a:	7a3b      	ldrb	r3, [r7, #8]
 800156c:	b21b      	sxth	r3, r3
 800156e:	4313      	orrs	r3, r2
 8001570:	b21b      	sxth	r3, r3
 8001572:	ee07 3a90 	vmov	s15, r3
 8001576:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800157a:	ed97 7a04 	vldr	s14, [r7, #16]
 800157e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001588:	7afb      	ldrb	r3, [r7, #11]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	b21a      	sxth	r2, r3
 800158e:	7abb      	ldrb	r3, [r7, #10]
 8001590:	b21b      	sxth	r3, r3
 8001592:	4313      	orrs	r3, r2
 8001594:	b21b      	sxth	r3, r3
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800159e:	ed97 7a04 	vldr	s14, [r7, #16]
 80015a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 80015ac:	7b7b      	ldrb	r3, [r7, #13]
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	7b3b      	ldrb	r3, [r7, #12]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015c2:	ed97 7a04 	vldr	s14, [r7, #16]
 80015c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	371c      	adds	r7, #28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd90      	pop	{r4, r7, pc}
 80015da:	bf00      	nop
 80015dc:	44610000 	.word	0x44610000

080015e0 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b0af      	sub	sp, #188	; 0xbc
 80015e4:	af2a      	add	r7, sp, #168	; 0xa8
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 80015ea:	687c      	ldr	r4, [r7, #4]
 80015ec:	2302      	movs	r3, #2
 80015ee:	9329      	str	r3, [sp, #164]	; 0xa4
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	9328      	str	r3, [sp, #160]	; 0xa0
 80015f6:	2320      	movs	r3, #32
 80015f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80015fa:	4668      	mov	r0, sp
 80015fc:	f104 0310 	add.w	r3, r4, #16
 8001600:	229c      	movs	r2, #156	; 0x9c
 8001602:	4619      	mov	r1, r3
 8001604:	f00a ff7f 	bl	800c506 <memcpy>
 8001608:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800160c:	f000 fb9f 	bl	8001d4e <bno055_read_regs>
 8001610:	4603      	mov	r3, r0
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <bno055_quaternion_w+0x3e>
        return err;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	e012      	b.n	8001644 <bno055_quaternion_w+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 800161e:	7b7b      	ldrb	r3, [r7, #13]
 8001620:	021b      	lsls	r3, r3, #8
 8001622:	b21a      	sxth	r2, r3
 8001624:	7b3b      	ldrb	r3, [r7, #12]
 8001626:	b21b      	sxth	r3, r3
 8001628:	4313      	orrs	r3, r2
 800162a:	b21b      	sxth	r3, r3
 800162c:	ee07 3a90 	vmov	s15, r3
 8001630:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001634:	eddf 6a05 	vldr	s13, [pc, #20]	; 800164c <bno055_quaternion_w+0x6c>
 8001638:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	bd90      	pop	{r4, r7, pc}
 800164c:	46800000 	.word	0x46800000

08001650 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b0af      	sub	sp, #188	; 0xbc
 8001654:	af2a      	add	r7, sp, #168	; 0xa8
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 800165a:	687c      	ldr	r4, [r7, #4]
 800165c:	2302      	movs	r3, #2
 800165e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	9328      	str	r3, [sp, #160]	; 0xa0
 8001666:	2322      	movs	r3, #34	; 0x22
 8001668:	9327      	str	r3, [sp, #156]	; 0x9c
 800166a:	4668      	mov	r0, sp
 800166c:	f104 0310 	add.w	r3, r4, #16
 8001670:	229c      	movs	r2, #156	; 0x9c
 8001672:	4619      	mov	r1, r3
 8001674:	f00a ff47 	bl	800c506 <memcpy>
 8001678:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800167c:	f000 fb67 	bl	8001d4e <bno055_read_regs>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <bno055_quaternion_x+0x3e>
        return err;
 800168a:	7bfb      	ldrb	r3, [r7, #15]
 800168c:	e012      	b.n	80016b4 <bno055_quaternion_x+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 800168e:	7b7b      	ldrb	r3, [r7, #13]
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b21a      	sxth	r2, r3
 8001694:	7b3b      	ldrb	r3, [r7, #12]
 8001696:	b21b      	sxth	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	b21b      	sxth	r3, r3
 800169c:	ee07 3a90 	vmov	s15, r3
 80016a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016a4:	eddf 6a05 	vldr	s13, [pc, #20]	; 80016bc <bno055_quaternion_x+0x6c>
 80016a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	46800000 	.word	0x46800000

080016c0 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 80016c0:	b590      	push	{r4, r7, lr}
 80016c2:	b0af      	sub	sp, #188	; 0xbc
 80016c4:	af2a      	add	r7, sp, #168	; 0xa8
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80016ca:	687c      	ldr	r4, [r7, #4]
 80016cc:	2302      	movs	r3, #2
 80016ce:	9329      	str	r3, [sp, #164]	; 0xa4
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80016d6:	2324      	movs	r3, #36	; 0x24
 80016d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80016da:	4668      	mov	r0, sp
 80016dc:	f104 0310 	add.w	r3, r4, #16
 80016e0:	229c      	movs	r2, #156	; 0x9c
 80016e2:	4619      	mov	r1, r3
 80016e4:	f00a ff0f 	bl	800c506 <memcpy>
 80016e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80016ec:	f000 fb2f 	bl	8001d4e <bno055_read_regs>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <bno055_quaternion_y+0x3e>
        return err;
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	e012      	b.n	8001724 <bno055_quaternion_y+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80016fe:	7b7b      	ldrb	r3, [r7, #13]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	b21a      	sxth	r2, r3
 8001704:	7b3b      	ldrb	r3, [r7, #12]
 8001706:	b21b      	sxth	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b21b      	sxth	r3, r3
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001714:	eddf 6a05 	vldr	s13, [pc, #20]	; 800172c <bno055_quaternion_y+0x6c>
 8001718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001722:	2300      	movs	r3, #0
}
 8001724:	4618      	mov	r0, r3
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bd90      	pop	{r4, r7, pc}
 800172c:	46800000 	.word	0x46800000

08001730 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b0af      	sub	sp, #188	; 0xbc
 8001734:	af2a      	add	r7, sp, #168	; 0xa8
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800173a:	687c      	ldr	r4, [r7, #4]
 800173c:	2302      	movs	r3, #2
 800173e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	9328      	str	r3, [sp, #160]	; 0xa0
 8001746:	2326      	movs	r3, #38	; 0x26
 8001748:	9327      	str	r3, [sp, #156]	; 0x9c
 800174a:	4668      	mov	r0, sp
 800174c:	f104 0310 	add.w	r3, r4, #16
 8001750:	229c      	movs	r2, #156	; 0x9c
 8001752:	4619      	mov	r1, r3
 8001754:	f00a fed7 	bl	800c506 <memcpy>
 8001758:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800175c:	f000 faf7 	bl	8001d4e <bno055_read_regs>
 8001760:	4603      	mov	r3, r0
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <bno055_quaternion_z+0x3e>
        return err;
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	e012      	b.n	8001794 <bno055_quaternion_z+0x64>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 800176e:	7b7b      	ldrb	r3, [r7, #13]
 8001770:	021b      	lsls	r3, r3, #8
 8001772:	b21a      	sxth	r2, r3
 8001774:	7b3b      	ldrb	r3, [r7, #12]
 8001776:	b21b      	sxth	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b21b      	sxth	r3, r3
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001784:	eddf 6a05 	vldr	s13, [pc, #20]	; 800179c <bno055_quaternion_z+0x6c>
 8001788:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	bd90      	pop	{r4, r7, pc}
 800179c:	46800000 	.word	0x46800000

080017a0 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b0b1      	sub	sp, #196	; 0xc4
 80017a4:	af2a      	add	r7, sp, #168	; 0xa8
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 80017aa:	687c      	ldr	r4, [r7, #4]
 80017ac:	2308      	movs	r3, #8
 80017ae:	9329      	str	r3, [sp, #164]	; 0xa4
 80017b0:	f107 030c 	add.w	r3, r7, #12
 80017b4:	9328      	str	r3, [sp, #160]	; 0xa0
 80017b6:	2320      	movs	r3, #32
 80017b8:	9327      	str	r3, [sp, #156]	; 0x9c
 80017ba:	4668      	mov	r0, sp
 80017bc:	f104 0310 	add.w	r3, r4, #16
 80017c0:	229c      	movs	r2, #156	; 0x9c
 80017c2:	4619      	mov	r1, r3
 80017c4:	f00a fe9f 	bl	800c506 <memcpy>
 80017c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017cc:	f000 fabf 	bl	8001d4e <bno055_read_regs>
 80017d0:	4603      	mov	r3, r0
 80017d2:	75fb      	strb	r3, [r7, #23]
 80017d4:	7dfb      	ldrb	r3, [r7, #23]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <bno055_quaternion+0x3e>
        return err;
 80017da:	7dfb      	ldrb	r3, [r7, #23]
 80017dc:	e048      	b.n	8001870 <bno055_quaternion+0xd0>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 80017de:	7b7b      	ldrb	r3, [r7, #13]
 80017e0:	021b      	lsls	r3, r3, #8
 80017e2:	b21a      	sxth	r2, r3
 80017e4:	7b3b      	ldrb	r3, [r7, #12]
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	4313      	orrs	r3, r2
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	ee07 3a90 	vmov	s15, r3
 80017f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017f4:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001878 <bno055_quaternion+0xd8>
 80017f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	b21a      	sxth	r2, r3
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	b21b      	sxth	r3, r3
 800180c:	4313      	orrs	r3, r2
 800180e:	b21b      	sxth	r3, r3
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001818:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001878 <bno055_quaternion+0xd8>
 800181c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 8001826:	7c7b      	ldrb	r3, [r7, #17]
 8001828:	021b      	lsls	r3, r3, #8
 800182a:	b21a      	sxth	r2, r3
 800182c:	7c3b      	ldrb	r3, [r7, #16]
 800182e:	b21b      	sxth	r3, r3
 8001830:	4313      	orrs	r3, r2
 8001832:	b21b      	sxth	r3, r3
 8001834:	ee07 3a90 	vmov	s15, r3
 8001838:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800183c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001878 <bno055_quaternion+0xd8>
 8001840:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 800184a:	7cfb      	ldrb	r3, [r7, #19]
 800184c:	021b      	lsls	r3, r3, #8
 800184e:	b21a      	sxth	r2, r3
 8001850:	7cbb      	ldrb	r3, [r7, #18]
 8001852:	b21b      	sxth	r3, r3
 8001854:	4313      	orrs	r3, r2
 8001856:	b21b      	sxth	r3, r3
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001860:	eddf 6a05 	vldr	s13, [pc, #20]	; 8001878 <bno055_quaternion+0xd8>
 8001864:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	371c      	adds	r7, #28
 8001874:	46bd      	mov	sp, r7
 8001876:	bd90      	pop	{r4, r7, pc}
 8001878:	46800000 	.word	0x46800000

0800187c <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b0af      	sub	sp, #188	; 0xbc
 8001880:	af2a      	add	r7, sp, #168	; 0xa8
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	4608      	mov	r0, r1
 8001886:	4611      	mov	r1, r2
 8001888:	461a      	mov	r2, r3
 800188a:	4603      	mov	r3, r0
 800188c:	70fb      	strb	r3, [r7, #3]
 800188e:	460b      	mov	r3, r1
 8001890:	70bb      	strb	r3, [r7, #2]
 8001892:	4613      	mov	r3, r2
 8001894:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001896:	2101      	movs	r1, #1
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 fabb 	bl	8001e14 <bno055_set_page>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <bno055_acc_conf+0x30>
        return err;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	e04b      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80018ac:	2100      	movs	r1, #0
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 f91b 	bl	8001aea <bno055_set_opmode>
 80018b4:	4603      	mov	r3, r0
 80018b6:	73fb      	strb	r3, [r7, #15]
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <bno055_acc_conf+0x46>
        return err;
 80018be:	7bfb      	ldrb	r3, [r7, #15]
 80018c0:	e040      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80018c2:	200c      	movs	r0, #12
 80018c4:	f002 fc0e 	bl	80040e4 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 80018c8:	78fa      	ldrb	r2, [r7, #3]
 80018ca:	78bb      	ldrb	r3, [r7, #2]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	787b      	ldrb	r3, [r7, #1]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 80018d8:	687c      	ldr	r4, [r7, #4]
 80018da:	2301      	movs	r3, #1
 80018dc:	9329      	str	r3, [sp, #164]	; 0xa4
 80018de:	f107 030e 	add.w	r3, r7, #14
 80018e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80018e4:	2308      	movs	r3, #8
 80018e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80018e8:	4668      	mov	r0, sp
 80018ea:	f104 0310 	add.w	r3, r4, #16
 80018ee:	229c      	movs	r2, #156	; 0x9c
 80018f0:	4619      	mov	r1, r3
 80018f2:	f00a fe08 	bl	800c506 <memcpy>
 80018f6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018fa:	f000 fa5e 	bl	8001dba <bno055_write_regs>
 80018fe:	4603      	mov	r3, r0
 8001900:	73fb      	strb	r3, [r7, #15]
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <bno055_acc_conf+0x90>
        return err;
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	e01b      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	791b      	ldrb	r3, [r3, #4]
 8001910:	4619      	mov	r1, r3
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f000 f8e9 	bl	8001aea <bno055_set_opmode>
 8001918:	4603      	mov	r3, r0
 800191a:	73fb      	strb	r3, [r7, #15]
 800191c:	7bfb      	ldrb	r3, [r7, #15]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <bno055_acc_conf+0xaa>
        return err;
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	e00e      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001926:	2018      	movs	r0, #24
 8001928:	f002 fbdc 	bl	80040e4 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800192c:	2100      	movs	r1, #0
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f000 fa70 	bl	8001e14 <bno055_set_page>
 8001934:	4603      	mov	r3, r0
 8001936:	73fb      	strb	r3, [r7, #15]
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <bno055_acc_conf+0xc6>
        return err;
 800193e:	7bfb      	ldrb	r3, [r7, #15]
 8001940:	e000      	b.n	8001944 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bd90      	pop	{r4, r7, pc}

0800194c <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b0af      	sub	sp, #188	; 0xbc
 8001950:	af2a      	add	r7, sp, #168	; 0xa8
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	4608      	mov	r0, r1
 8001956:	4611      	mov	r1, r2
 8001958:	461a      	mov	r2, r3
 800195a:	4603      	mov	r3, r0
 800195c:	70fb      	strb	r3, [r7, #3]
 800195e:	460b      	mov	r3, r1
 8001960:	70bb      	strb	r3, [r7, #2]
 8001962:	4613      	mov	r3, r2
 8001964:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001966:	2101      	movs	r1, #1
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 fa53 	bl	8001e14 <bno055_set_page>
 800196e:	4603      	mov	r3, r0
 8001970:	73fb      	strb	r3, [r7, #15]
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <bno055_gyr_conf+0x30>
        return err;
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	e04a      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800197c:	2100      	movs	r1, #0
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f8b3 	bl	8001aea <bno055_set_opmode>
 8001984:	4603      	mov	r3, r0
 8001986:	73fb      	strb	r3, [r7, #15]
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <bno055_gyr_conf+0x46>
        return err;
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	e03f      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001992:	200c      	movs	r0, #12
 8001994:	f002 fba6 	bl	80040e4 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	78bb      	ldrb	r3, [r7, #2]
 800199c:	4313      	orrs	r3, r2
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	733b      	strb	r3, [r7, #12]
 80019a2:	787b      	ldrb	r3, [r7, #1]
 80019a4:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 80019a6:	687c      	ldr	r4, [r7, #4]
 80019a8:	2302      	movs	r3, #2
 80019aa:	9329      	str	r3, [sp, #164]	; 0xa4
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	9328      	str	r3, [sp, #160]	; 0xa0
 80019b2:	230a      	movs	r3, #10
 80019b4:	9327      	str	r3, [sp, #156]	; 0x9c
 80019b6:	4668      	mov	r0, sp
 80019b8:	f104 0310 	add.w	r3, r4, #16
 80019bc:	229c      	movs	r2, #156	; 0x9c
 80019be:	4619      	mov	r1, r3
 80019c0:	f00a fda1 	bl	800c506 <memcpy>
 80019c4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019c8:	f000 f9f7 	bl	8001dba <bno055_write_regs>
 80019cc:	4603      	mov	r3, r0
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	e01b      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	791b      	ldrb	r3, [r3, #4]
 80019de:	4619      	mov	r1, r3
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f000 f882 	bl	8001aea <bno055_set_opmode>
 80019e6:	4603      	mov	r3, r0
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	7bfb      	ldrb	r3, [r7, #15]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <bno055_gyr_conf+0xa8>
        return err;
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	e00e      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80019f4:	2018      	movs	r0, #24
 80019f6:	f002 fb75 	bl	80040e4 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80019fa:	2100      	movs	r1, #0
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f000 fa09 	bl	8001e14 <bno055_set_page>
 8001a02:	4603      	mov	r3, r0
 8001a04:	73fb      	strb	r3, [r7, #15]
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <bno055_gyr_conf+0xc4>
        return err;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	e000      	b.n	8001a12 <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd90      	pop	{r4, r7, pc}

08001a1a <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 8001a1a:	b590      	push	{r4, r7, lr}
 8001a1c:	b0af      	sub	sp, #188	; 0xbc
 8001a1e:	af2a      	add	r7, sp, #168	; 0xa8
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	4608      	mov	r0, r1
 8001a24:	4611      	mov	r1, r2
 8001a26:	461a      	mov	r2, r3
 8001a28:	4603      	mov	r3, r0
 8001a2a:	70fb      	strb	r3, [r7, #3]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	70bb      	strb	r3, [r7, #2]
 8001a30:	4613      	mov	r3, r2
 8001a32:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8001a34:	2101      	movs	r1, #1
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f000 f9ec 	bl	8001e14 <bno055_set_page>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	73fb      	strb	r3, [r7, #15]
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <bno055_mag_conf+0x30>
        return err;
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	e04b      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f000 f84c 	bl	8001aea <bno055_set_opmode>
 8001a52:	4603      	mov	r3, r0
 8001a54:	73fb      	strb	r3, [r7, #15]
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <bno055_mag_conf+0x46>
        return err;
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	e040      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8001a60:	200c      	movs	r0, #12
 8001a62:	f002 fb3f 	bl	80040e4 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	78bb      	ldrb	r3, [r7, #2]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	787b      	ldrb	r3, [r7, #1]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 8001a76:	687c      	ldr	r4, [r7, #4]
 8001a78:	2301      	movs	r3, #1
 8001a7a:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a7c:	f107 030e 	add.w	r3, r7, #14
 8001a80:	9328      	str	r3, [sp, #160]	; 0xa0
 8001a82:	2309      	movs	r3, #9
 8001a84:	9327      	str	r3, [sp, #156]	; 0x9c
 8001a86:	4668      	mov	r0, sp
 8001a88:	f104 0310 	add.w	r3, r4, #16
 8001a8c:	229c      	movs	r2, #156	; 0x9c
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f00a fd39 	bl	800c506 <memcpy>
 8001a94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a98:	f000 f98f 	bl	8001dba <bno055_write_regs>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <bno055_mag_conf+0x90>
        return err;
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	e01b      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	791b      	ldrb	r3, [r3, #4]
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f81a 	bl	8001aea <bno055_set_opmode>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	73fb      	strb	r3, [r7, #15]
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <bno055_mag_conf+0xaa>
        return err;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	e00e      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001ac4:	2018      	movs	r0, #24
 8001ac6:	f002 fb0d 	bl	80040e4 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001aca:	2100      	movs	r1, #0
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f000 f9a1 	bl	8001e14 <bno055_set_page>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	73fb      	strb	r3, [r7, #15]
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <bno055_mag_conf+0xc6>
        return err;
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	e000      	b.n	8001ae2 <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd90      	pop	{r4, r7, pc}

08001aea <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 8001aea:	b590      	push	{r4, r7, lr}
 8001aec:	b0af      	sub	sp, #188	; 0xbc
 8001aee:	af2a      	add	r7, sp, #168	; 0xa8
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70fb      	strb	r3, [r7, #3]
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
        return err;
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 8001af6:	687c      	ldr	r4, [r7, #4]
 8001af8:	2301      	movs	r3, #1
 8001afa:	9329      	str	r3, [sp, #164]	; 0xa4
 8001afc:	1cfb      	adds	r3, r7, #3
 8001afe:	9328      	str	r3, [sp, #160]	; 0xa0
 8001b00:	233d      	movs	r3, #61	; 0x3d
 8001b02:	9327      	str	r3, [sp, #156]	; 0x9c
 8001b04:	4668      	mov	r0, sp
 8001b06:	f104 0310 	add.w	r3, r4, #16
 8001b0a:	229c      	movs	r2, #156	; 0x9c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f00a fcfa 	bl	800c506 <memcpy>
 8001b12:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b16:	f000 f950 	bl	8001dba <bno055_write_regs>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	73fb      	strb	r3, [r7, #15]
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <bno055_set_opmode+0x3e>
        BNO_OK) {
        return err;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	e003      	b.n	8001b30 <bno055_set_opmode+0x46>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8001b28:	2018      	movs	r0, #24
 8001b2a:	f002 fadb 	bl	80040e4 <HAL_Delay>
    return BNO_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd90      	pop	{r4, r7, pc}

08001b38 <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b0af      	sub	sp, #188	; 0xbc
 8001b3c:	af2a      	add	r7, sp, #168	; 0xa8
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	4608      	mov	r0, r1
 8001b42:	4611      	mov	r1, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	70fb      	strb	r3, [r7, #3]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	70bb      	strb	r3, [r7, #2]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 8001b52:	2100      	movs	r1, #0
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff ffc8 	bl	8001aea <bno055_set_opmode>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <bno055_set_unit+0x30>
        return err;
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
 8001b66:	e04b      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 8001b68:	2100      	movs	r1, #0
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f952 	bl	8001e14 <bno055_set_page>
 8001b70:	4603      	mov	r3, r0
 8001b72:	73fb      	strb	r3, [r7, #15]
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <bno055_set_unit+0x46>
        return err;
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	e040      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8001b7e:	78fa      	ldrb	r2, [r7, #3]
 8001b80:	78bb      	ldrb	r3, [r7, #2]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	787b      	ldrb	r3, [r7, #1]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 8001b96:	687c      	ldr	r4, [r7, #4]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b9c:	f107 030e 	add.w	r3, r7, #14
 8001ba0:	9328      	str	r3, [sp, #160]	; 0xa0
 8001ba2:	233b      	movs	r3, #59	; 0x3b
 8001ba4:	9327      	str	r3, [sp, #156]	; 0x9c
 8001ba6:	4668      	mov	r0, sp
 8001ba8:	f104 0310 	add.w	r3, r4, #16
 8001bac:	229c      	movs	r2, #156	; 0x9c
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f00a fca9 	bl	800c506 <memcpy>
 8001bb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bb8:	f000 f8ff 	bl	8001dba <bno055_write_regs>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	73fb      	strb	r3, [r7, #15]
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <bno055_set_unit+0x92>
        return err;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	e01a      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	78ba      	ldrb	r2, [r7, #2]
 8001bce:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	787a      	ldrb	r2, [r7, #1]
 8001bd4:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bdc:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	78fa      	ldrb	r2, [r7, #3]
 8001be2:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	791b      	ldrb	r3, [r3, #4]
 8001be8:	4619      	mov	r1, r3
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff ff7d 	bl	8001aea <bno055_set_opmode>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	73fb      	strb	r3, [r7, #15]
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <bno055_set_unit+0xc6>
        return err;
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	e000      	b.n	8001c00 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd90      	pop	{r4, r7, pc}

08001c08 <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b0af      	sub	sp, #188	; 0xbc
 8001c0c:	af2a      	add	r7, sp, #168	; 0xa8
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	e04d      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8001c1e:	2100      	movs	r1, #0
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff ff62 	bl	8001aea <bno055_set_opmode>
 8001c26:	4603      	mov	r3, r0
 8001c28:	73fb      	strb	r3, [r7, #15]
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <bno055_set_pwr_mode+0x2c>
        return err;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	e042      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c34:	2100      	movs	r1, #0
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f8ec 	bl	8001e14 <bno055_set_page>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	73fb      	strb	r3, [r7, #15]
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <bno055_set_pwr_mode+0x42>
        return err;
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	e037      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 8001c4a:	687c      	ldr	r4, [r7, #4]
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	9329      	str	r3, [sp, #164]	; 0xa4
 8001c50:	1cfb      	adds	r3, r7, #3
 8001c52:	9328      	str	r3, [sp, #160]	; 0xa0
 8001c54:	233e      	movs	r3, #62	; 0x3e
 8001c56:	9327      	str	r3, [sp, #156]	; 0x9c
 8001c58:	4668      	mov	r0, sp
 8001c5a:	f104 0310 	add.w	r3, r4, #16
 8001c5e:	229c      	movs	r2, #156	; 0x9c
 8001c60:	4619      	mov	r1, r3
 8001c62:	f00a fc50 	bl	800c506 <memcpy>
 8001c66:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c6a:	f000 f8a6 	bl	8001dba <bno055_write_regs>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	73fb      	strb	r3, [r7, #15]
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	e01e      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8001c7c:	78fa      	ldrb	r2, [r7, #3]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c82:	2100      	movs	r1, #0
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f8c5 	bl	8001e14 <bno055_set_page>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	73fb      	strb	r3, [r7, #15]
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <bno055_set_pwr_mode+0x90>
        return err;
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	e010      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	791b      	ldrb	r3, [r3, #4]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff23 	bl	8001aea <bno055_set_opmode>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <bno055_set_pwr_mode+0xaa>
        return err;
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
 8001cb0:	e003      	b.n	8001cba <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 8001cb2:	2002      	movs	r0, #2
 8001cb4:	f002 fa16 	bl	80040e4 <HAL_Delay>
    return BNO_OK;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd90      	pop	{r4, r7, pc}

08001cc2 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 8001cc2:	b590      	push	{r4, r7, lr}
 8001cc4:	b0af      	sub	sp, #188	; 0xbc
 8001cc6:	af2a      	add	r7, sp, #168	; 0xa8
 8001cc8:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 8001cca:	2320      	movs	r3, #32
 8001ccc:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8001cce:	687c      	ldr	r4, [r7, #4]
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	9329      	str	r3, [sp, #164]	; 0xa4
 8001cd4:	f107 030f 	add.w	r3, r7, #15
 8001cd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8001cda:	233f      	movs	r3, #63	; 0x3f
 8001cdc:	9327      	str	r3, [sp, #156]	; 0x9c
 8001cde:	4668      	mov	r0, sp
 8001ce0:	f104 0310 	add.w	r3, r4, #16
 8001ce4:	229c      	movs	r2, #156	; 0x9c
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f00a fc0d 	bl	800c506 <memcpy>
 8001cec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cf0:	f000 f863 	bl	8001dba <bno055_write_regs>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <bno055_reset+0x3e>
    }
    return BNO_OK;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd90      	pop	{r4, r7, pc}

08001d08 <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 8001d08:	b590      	push	{r4, r7, lr}
 8001d0a:	b0af      	sub	sp, #188	; 0xbc
 8001d0c:	af2a      	add	r7, sp, #168	; 0xa8
 8001d0e:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8001d14:	687c      	ldr	r4, [r7, #4]
 8001d16:	2301      	movs	r3, #1
 8001d18:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d1a:	f107 030f 	add.w	r3, r7, #15
 8001d1e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001d20:	233f      	movs	r3, #63	; 0x3f
 8001d22:	9327      	str	r3, [sp, #156]	; 0x9c
 8001d24:	4668      	mov	r0, sp
 8001d26:	f104 0310 	add.w	r3, r4, #16
 8001d2a:	229c      	movs	r2, #156	; 0x9c
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f00a fbea 	bl	800c506 <memcpy>
 8001d32:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d36:	f000 f840 	bl	8001dba <bno055_write_regs>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <bno055_on+0x3c>
        return BNO_ERR_I2C;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e000      	b.n	8001d46 <bno055_on+0x3e>
    }
    return BNO_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd90      	pop	{r4, r7, pc}

08001d4e <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 8001d4e:	b084      	sub	sp, #16
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af02      	add	r7, sp, #8
 8001d56:	f107 0c10 	add.w	ip, r7, #16
 8001d5a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8001d5e:	6938      	ldr	r0, [r7, #16]
 8001d60:	7dbb      	ldrb	r3, [r7, #22]
 8001d62:	b299      	uxth	r1, r3
 8001d64:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f004 fd28 	bl	80067c4 <HAL_I2C_Master_Transmit>
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e014      	b.n	8001dac <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8001d82:	6938      	ldr	r0, [r7, #16]
 8001d84:	7dbb      	ldrb	r3, [r7, #22]
 8001d86:	b299      	uxth	r1, r3
 8001d88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d92:	9200      	str	r2, [sp, #0]
 8001d94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001d98:	f004 fe2c 	bl	80069f4 <HAL_I2C_Master_Receive>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001db6:	b004      	add	sp, #16
 8001db8:	4770      	bx	lr

08001dba <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 8001dba:	b084      	sub	sp, #16
 8001dbc:	b5b0      	push	{r4, r5, r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af04      	add	r7, sp, #16
 8001dc2:	f107 0418 	add.w	r4, r7, #24
 8001dc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 8001dca:	69b8      	ldr	r0, [r7, #24]
 8001dcc:	7fbb      	ldrb	r3, [r7, #30]
 8001dce:	b299      	uxth	r1, r3
 8001dd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dda:	b29c      	uxth	r4, r3
 8001ddc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	f04f 35ff 	mov.w	r5, #4294967295
 8001de6:	9502      	str	r5, [sp, #8]
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	4623      	mov	r3, r4
 8001df2:	f005 f8f9 	bl	8006fe8 <HAL_I2C_Mem_Write>
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <bno055_write_regs+0x4a>
        return BNO_ERR_I2C;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <bno055_write_regs+0x4c>
    }
    return BNO_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001e10:	b004      	add	sp, #16
 8001e12:	4770      	bx	lr

08001e14 <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b0af      	sub	sp, #188	; 0xbc
 8001e18:	af2a      	add	r7, sp, #168	; 0xa8
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7b5a      	ldrb	r2, [r3, #13]
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d001      	beq.n	8001e2e <bno055_set_page+0x1a>
        return BNO_OK;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	e024      	b.n	8001e78 <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 8001e2e:	78fb      	ldrb	r3, [r7, #3]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d901      	bls.n	8001e38 <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 8001e34:	2302      	movs	r3, #2
 8001e36:	e01f      	b.n	8001e78 <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 8001e38:	687c      	ldr	r4, [r7, #4]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001e3e:	1cfb      	adds	r3, r7, #3
 8001e40:	9328      	str	r3, [sp, #160]	; 0xa0
 8001e42:	2307      	movs	r3, #7
 8001e44:	9327      	str	r3, [sp, #156]	; 0x9c
 8001e46:	4668      	mov	r0, sp
 8001e48:	f104 0310 	add.w	r3, r4, #16
 8001e4c:	229c      	movs	r2, #156	; 0x9c
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f00a fb59 	bl	800c506 <memcpy>
 8001e54:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e58:	f7ff ffaf 	bl	8001dba <bno055_write_regs>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <bno055_set_page+0x56>
        return err;
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
 8001e68:	e006      	b.n	8001e78 <bno055_set_page+0x64>
    }
    imu->_page = page;
 8001e6a:	78fa      	ldrb	r2, [r7, #3]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8001e70:	2002      	movs	r0, #2
 8001e72:	f002 f937 	bl	80040e4 <HAL_Delay>
    return BNO_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd90      	pop	{r4, r7, pc}

08001e80 <a_mcp9600_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mcp9600_iic_read(mcp9600_handle_t *handle, uint8_t reg, uint8_t *data, uint16_t len)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	607a      	str	r2, [r7, #4]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	72fb      	strb	r3, [r7, #11]
 8001e90:	4613      	mov	r3, r2
 8001e92:	813b      	strh	r3, [r7, #8]
    uint8_t buf[1];
    
    buf[0] = reg;                                                               /* set reg */
 8001e94:	7afb      	ldrb	r3, [r7, #11]
 8001e96:	753b      	strb	r3, [r7, #20]
    if (handle->iic_write_cmd(handle->iic_addr, (uint8_t *)buf, 1) != 0)        /* write command */
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	7e50      	ldrb	r0, [r2, #25]
 8001ea0:	f107 0114 	add.w	r1, r7, #20
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	4798      	blx	r3
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <a_mcp9600_iic_read+0x32>
    {   
        return 1;                                                               /* return error */
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00c      	b.n	8001ecc <a_mcp9600_iic_read+0x4c>
    }
    if (handle->iic_read_cmd(handle->iic_addr, data, len) != 0)                 /* read data */
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	7e50      	ldrb	r0, [r2, #25]
 8001eba:	893a      	ldrh	r2, [r7, #8]
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	4798      	blx	r3
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <a_mcp9600_iic_read+0x4a>
    {   
        return 1;                                                               /* return error */
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <a_mcp9600_iic_read+0x4c>
    }
    
    return 0;                                                                   /* success return 0 */
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <a_mcp9600_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mcp9600_iic_write(mcp9600_handle_t *handle, uint8_t reg, uint8_t *data, uint16_t len)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08a      	sub	sp, #40	; 0x28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	607a      	str	r2, [r7, #4]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	72fb      	strb	r3, [r7, #11]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	813b      	strh	r3, [r7, #8]
    uint8_t buf[16];
    uint16_t i;
        
    if ((len + 1) > 16)                                                             /* check length */
 8001ee8:	893b      	ldrh	r3, [r7, #8]
 8001eea:	2b0f      	cmp	r3, #15
 8001eec:	d901      	bls.n	8001ef2 <a_mcp9600_iic_write+0x1e>
    {
        return 1;                                                                   /* return error */
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e025      	b.n	8001f3e <a_mcp9600_iic_write+0x6a>
    }
    buf[0] = reg;                                                                   /* set MSB of reg */
 8001ef2:	7afb      	ldrb	r3, [r7, #11]
 8001ef4:	753b      	strb	r3, [r7, #20]
    for (i = 0; i < len; i++)
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001efa:	e00c      	b.n	8001f16 <a_mcp9600_iic_write+0x42>
    {
        buf[1 + i] = data[i];                                                       /* copy write data */
 8001efc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	441a      	add	r2, r3
 8001f02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001f04:	3301      	adds	r3, #1
 8001f06:	7812      	ldrb	r2, [r2, #0]
 8001f08:	3328      	adds	r3, #40	; 0x28
 8001f0a:	443b      	add	r3, r7
 8001f0c:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (i = 0; i < len; i++)
 8001f10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001f12:	3301      	adds	r3, #1
 8001f14:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001f16:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001f18:	893b      	ldrh	r3, [r7, #8]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d3ee      	bcc.n	8001efc <a_mcp9600_iic_write+0x28>
    }
    if (handle->iic_write_cmd(handle->iic_addr, (uint8_t *)buf, len + 1) != 0)      /* write iic command */
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	7e50      	ldrb	r0, [r2, #25]
 8001f26:	893a      	ldrh	r2, [r7, #8]
 8001f28:	3201      	adds	r2, #1
 8001f2a:	b292      	uxth	r2, r2
 8001f2c:	f107 0114 	add.w	r1, r7, #20
 8001f30:	4798      	blx	r3
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <a_mcp9600_iic_write+0x68>
    {   
        return 1;                                                                   /* return error */
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <a_mcp9600_iic_write+0x6a>
    }
    
    return 0;                                                                       /* success return 0 */
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3728      	adds	r7, #40	; 0x28
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <mcp9600_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mcp9600_set_addr_pin(mcp9600_handle_t *handle, mcp9600_address_t addr_pin)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <mcp9600_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 8001f58:	2302      	movs	r3, #2
 8001f5a:	e003      	b.n	8001f64 <mcp9600_set_addr_pin+0x1e>
    }
    
    handle->iic_addr = (uint8_t)addr_pin;        /* set pin */
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	78fa      	ldrb	r2, [r7, #3]
 8001f60:	765a      	strb	r2, [r3, #25]
    
    return 0;                                    /* success return 0 */
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <mcp9600_init>:
 *            - 3 linked functions is NULL
 *            - 4 id is invalid
 * @note      none
 */
uint8_t mcp9600_init(mcp9600_handle_t *handle)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                             /* check handle */
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <mcp9600_init+0x12>
    {
        return 2;                                                                   /* return error */
 8001f7e:	2302      	movs	r3, #2
 8001f80:	e06f      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <mcp9600_init+0x1e>
    {
        return 3;                                                                   /* return error */
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e069      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <mcp9600_init+0x32>
    {
        handle->debug_print("mcp9600: iic_init is null.\n");                        /* iic_init is null */
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	4834      	ldr	r0, [pc, #208]	; (800206c <mcp9600_init+0xfc>)
 8001f9c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e05f      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d105      	bne.n	8001fb6 <mcp9600_init+0x46>
    {
        handle->debug_print("mcp9600: iic_deinit is null.\n");                      /* iic_deinit is null */
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	4830      	ldr	r0, [pc, #192]	; (8002070 <mcp9600_init+0x100>)
 8001fb0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e055      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (handle->iic_read_cmd == NULL)                                               /* check iic_read_cmd */
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d105      	bne.n	8001fca <mcp9600_init+0x5a>
    {
        handle->debug_print("mcp9600: iic_read_cmd is null.\n");                    /* iic_read_cmd is null */
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	482c      	ldr	r0, [pc, #176]	; (8002074 <mcp9600_init+0x104>)
 8001fc4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e04b      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (handle->iic_write_cmd == NULL)                                              /* check iic_write_cmd */
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d105      	bne.n	8001fde <mcp9600_init+0x6e>
    {
        handle->debug_print("mcp9600: iic_write_cmd is null.\n");                   /* iic_write_cmd is null */
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4828      	ldr	r0, [pc, #160]	; (8002078 <mcp9600_init+0x108>)
 8001fd8:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e041      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d105      	bne.n	8001ff2 <mcp9600_init+0x82>
    {
        handle->debug_print("mcp9600: delay_ms is null.\n");                        /* delay_ms is null */
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	4824      	ldr	r0, [pc, #144]	; (800207c <mcp9600_init+0x10c>)
 8001fec:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e037      	b.n	8002062 <mcp9600_init+0xf2>
    }
    
    if (handle->iic_init() != 0)                                                    /* iic init */
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4798      	blx	r3
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d005      	beq.n	800200a <mcp9600_init+0x9a>
    {
        handle->debug_print("mcp9600: iic init failed.\n");                         /* iic init failed */
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	481f      	ldr	r0, [pc, #124]	; (8002080 <mcp9600_init+0x110>)
 8002004:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 8002006:	2301      	movs	r3, #1
 8002008:	e02b      	b.n	8002062 <mcp9600_init+0xf2>
    }
    memset(buf, 0, sizeof(uint8_t) * 2);                                            /* clear the buffer */
 800200a:	f107 030c 	add.w	r3, r7, #12
 800200e:	2202      	movs	r2, #2
 8002010:	2100      	movs	r1, #0
 8002012:	4618      	mov	r0, r3
 8002014:	f00a f9ec 	bl	800c3f0 <memset>
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_ID_REVISON,
 8002018:	f107 020c 	add.w	r2, r7, #12
 800201c:	2302      	movs	r3, #2
 800201e:	2120      	movs	r1, #32
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f7ff ff2d 	bl	8001e80 <a_mcp9600_iic_read>
 8002026:	4603      	mov	r3, r0
 8002028:	73fb      	strb	r3, [r7, #15]
                            (uint8_t *)buf, 2);                                     /* read device id */
    if (res != 0)                                                                   /* check result */
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <mcp9600_init+0xd2>
    {
        handle->debug_print("mcp9600: read device id failed.\n");                   /* read device id failed */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	4813      	ldr	r0, [pc, #76]	; (8002084 <mcp9600_init+0x114>)
 8002036:	4798      	blx	r3
        (void)handle->iic_deinit();                                                 /* iic deinit */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4798      	blx	r3
        
        return 1;                                                                   /* return error */
 800203e:	2301      	movs	r3, #1
 8002040:	e00f      	b.n	8002062 <mcp9600_init+0xf2>
    }
    if (buf[0] != 0x40)                                                             /* check id */
 8002042:	7b3b      	ldrb	r3, [r7, #12]
 8002044:	2b40      	cmp	r3, #64	; 0x40
 8002046:	d008      	beq.n	800205a <mcp9600_init+0xea>
    {
        handle->debug_print("mcp9600: id is invalid.\n");                           /* id is invalid */
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	480e      	ldr	r0, [pc, #56]	; (8002088 <mcp9600_init+0x118>)
 800204e:	4798      	blx	r3
        (void)handle->iic_deinit();                                                 /* iic deinit */
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	4798      	blx	r3
        
        return 4;                                                                   /* return error */
 8002056:	2304      	movs	r3, #4
 8002058:	e003      	b.n	8002062 <mcp9600_init+0xf2>
    }
    handle->inited = 1;                                                             /* set inited */
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	761a      	strb	r2, [r3, #24]
    
    return 0;                                                                       /* success return 0 */
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	0800c874 	.word	0x0800c874
 8002070:	0800c890 	.word	0x0800c890
 8002074:	0800c8b0 	.word	0x0800c8b0
 8002078:	0800c8d0 	.word	0x0800c8d0
 800207c:	0800c8f4 	.word	0x0800c8f4
 8002080:	0800c910 	.word	0x0800c910
 8002084:	0800c92c 	.word	0x0800c92c
 8002088:	0800c950 	.word	0x0800c950

0800208c <mcp9600_deinit>:
 *            - 3 handle is not initialized
 *            - 4 power down failed
 * @note      none
 */
uint8_t mcp9600_deinit(mcp9600_handle_t *handle)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <mcp9600_deinit+0x12>
    {
        return 2;                                                                                 /* return error */
 800209a:	2302      	movs	r3, #2
 800209c:	e045      	b.n	800212a <mcp9600_deinit+0x9e>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	7e1b      	ldrb	r3, [r3, #24]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d001      	beq.n	80020aa <mcp9600_deinit+0x1e>
    {
        return 3;                                                                                 /* return error */
 80020a6:	2303      	movs	r3, #3
 80020a8:	e03f      	b.n	800212a <mcp9600_deinit+0x9e>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 80020aa:	f107 020e 	add.w	r2, r7, #14
 80020ae:	2301      	movs	r3, #1
 80020b0:	2106      	movs	r1, #6
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f7ff fee4 	bl	8001e80 <a_mcp9600_iic_read>
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d005      	beq.n	80020ce <mcp9600_deinit+0x42>
    {
        handle->debug_print("mcp9600: power down failed.\n");                                     /* power down failed */
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	481b      	ldr	r0, [pc, #108]	; (8002134 <mcp9600_deinit+0xa8>)
 80020c8:	4798      	blx	r3
       
        return 4;                                                                                 /* return error */
 80020ca:	2304      	movs	r3, #4
 80020cc:	e02d      	b.n	800212a <mcp9600_deinit+0x9e>
    }
    
    reg &= ~(3 << 0);                                                                             /* clear configure */
 80020ce:	7bbb      	ldrb	r3, [r7, #14]
 80020d0:	f023 0303 	bic.w	r3, r3, #3
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	73bb      	strb	r3, [r7, #14]
    reg |= 0x1 << 0;                                                                              /* set configure */
 80020d8:	7bbb      	ldrb	r3, [r7, #14]
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 80020e2:	f107 020e 	add.w	r2, r7, #14
 80020e6:	2301      	movs	r3, #1
 80020e8:	2106      	movs	r1, #6
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff fef2 	bl	8001ed4 <a_mcp9600_iic_write>
 80020f0:	4603      	mov	r3, r0
 80020f2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <mcp9600_deinit+0x7a>
    {
        handle->debug_print("mcp9600: power down failed.\n");                                     /* power down failed */
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	480d      	ldr	r0, [pc, #52]	; (8002134 <mcp9600_deinit+0xa8>)
 8002100:	4798      	blx	r3
       
        return 4;                                                                                 /* return error */
 8002102:	2304      	movs	r3, #4
 8002104:	e011      	b.n	800212a <mcp9600_deinit+0x9e>
    }
    res = handle->iic_deinit();                                                                   /* iic deinit */
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	4798      	blx	r3
 800210c:	4603      	mov	r3, r0
 800210e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d005      	beq.n	8002122 <mcp9600_deinit+0x96>
    {
        handle->debug_print("mcp9600: iic deinit failed.\n");                                     /* iic deinit failed */
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	4807      	ldr	r0, [pc, #28]	; (8002138 <mcp9600_deinit+0xac>)
 800211c:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 800211e:	2301      	movs	r3, #1
 8002120:	e003      	b.n	800212a <mcp9600_deinit+0x9e>
    }
    handle->inited = 0;                                                                           /* clear flag */
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	761a      	strb	r2, [r3, #24]
    
    return 0;                                                                                     /* success return 0 */
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	0800c96c 	.word	0x0800c96c
 8002138:	0800c98c 	.word	0x0800c98c

0800213c <mcp9600_set_cold_junction_resolution>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_cold_junction_resolution(mcp9600_handle_t *handle, mcp9600_cold_junction_resolution_t resolution)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <mcp9600_set_cold_junction_resolution+0x16>
    {
        return 2;                                                                                 /* return error */
 800214e:	2302      	movs	r3, #2
 8002150:	e038      	b.n	80021c4 <mcp9600_set_cold_junction_resolution+0x88>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	7e1b      	ldrb	r3, [r3, #24]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d001      	beq.n	800215e <mcp9600_set_cold_junction_resolution+0x22>
    {
        return 3;                                                                                 /* return error */
 800215a:	2303      	movs	r3, #3
 800215c:	e032      	b.n	80021c4 <mcp9600_set_cold_junction_resolution+0x88>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 800215e:	f107 020e 	add.w	r2, r7, #14
 8002162:	2301      	movs	r3, #1
 8002164:	2106      	movs	r1, #6
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff fe8a 	bl	8001e80 <a_mcp9600_iic_read>
 800216c:	4603      	mov	r3, r0
 800216e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002170:	7bfb      	ldrb	r3, [r7, #15]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d005      	beq.n	8002182 <mcp9600_set_cold_junction_resolution+0x46>
    {
        handle->debug_print("mcp9600: read device configuration failed.\n");                      /* read device configuration failed */
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	4814      	ldr	r0, [pc, #80]	; (80021cc <mcp9600_set_cold_junction_resolution+0x90>)
 800217c:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 800217e:	2301      	movs	r3, #1
 8002180:	e020      	b.n	80021c4 <mcp9600_set_cold_junction_resolution+0x88>
    }
    
    reg &= ~(1 << 7);                                                                             /* clear configure */
 8002182:	7bbb      	ldrb	r3, [r7, #14]
 8002184:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002188:	b2db      	uxtb	r3, r3
 800218a:	73bb      	strb	r3, [r7, #14]
    reg |= resolution << 7;                                                                       /* set configure */
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	01db      	lsls	r3, r3, #7
 8002190:	b25a      	sxtb	r2, r3
 8002192:	7bbb      	ldrb	r3, [r7, #14]
 8002194:	b25b      	sxtb	r3, r3
 8002196:	4313      	orrs	r3, r2
 8002198:	b25b      	sxtb	r3, r3
 800219a:	b2db      	uxtb	r3, r3
 800219c:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 800219e:	f107 020e 	add.w	r2, r7, #14
 80021a2:	2301      	movs	r3, #1
 80021a4:	2106      	movs	r1, #6
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff fe94 	bl	8001ed4 <a_mcp9600_iic_write>
 80021ac:	4603      	mov	r3, r0
 80021ae:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d005      	beq.n	80021c2 <mcp9600_set_cold_junction_resolution+0x86>
    {
        handle->debug_print("mcp9600: write device configuration failed.\n");                     /* write device configuration failed */
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	4805      	ldr	r0, [pc, #20]	; (80021d0 <mcp9600_set_cold_junction_resolution+0x94>)
 80021bc:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 80021be:	2301      	movs	r3, #1
 80021c0:	e000      	b.n	80021c4 <mcp9600_set_cold_junction_resolution+0x88>
    }
    
    return 0;                                                                                     /* success return 0 */
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	0800c9ac 	.word	0x0800c9ac
 80021d0:	0800c9d8 	.word	0x0800c9d8

080021d4 <mcp9600_set_adc_resolution>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_adc_resolution(mcp9600_handle_t *handle, mcp9600_adc_resolution_t resolution)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <mcp9600_set_adc_resolution+0x16>
    {
        return 2;                                                                                 /* return error */
 80021e6:	2302      	movs	r3, #2
 80021e8:	e038      	b.n	800225c <mcp9600_set_adc_resolution+0x88>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	7e1b      	ldrb	r3, [r3, #24]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d001      	beq.n	80021f6 <mcp9600_set_adc_resolution+0x22>
    {
        return 3;                                                                                 /* return error */
 80021f2:	2303      	movs	r3, #3
 80021f4:	e032      	b.n	800225c <mcp9600_set_adc_resolution+0x88>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 80021f6:	f107 020e 	add.w	r2, r7, #14
 80021fa:	2301      	movs	r3, #1
 80021fc:	2106      	movs	r1, #6
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff fe3e 	bl	8001e80 <a_mcp9600_iic_read>
 8002204:	4603      	mov	r3, r0
 8002206:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d005      	beq.n	800221a <mcp9600_set_adc_resolution+0x46>
    {
        handle->debug_print("mcp9600: read device configuration failed.\n");                      /* read device configuration failed */
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	4814      	ldr	r0, [pc, #80]	; (8002264 <mcp9600_set_adc_resolution+0x90>)
 8002214:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 8002216:	2301      	movs	r3, #1
 8002218:	e020      	b.n	800225c <mcp9600_set_adc_resolution+0x88>
    }
    
    reg &= ~(3 << 5);                                                                             /* clear configure */
 800221a:	7bbb      	ldrb	r3, [r7, #14]
 800221c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002220:	b2db      	uxtb	r3, r3
 8002222:	73bb      	strb	r3, [r7, #14]
    reg |= resolution << 5;                                                                       /* set configure */
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	015b      	lsls	r3, r3, #5
 8002228:	b25a      	sxtb	r2, r3
 800222a:	7bbb      	ldrb	r3, [r7, #14]
 800222c:	b25b      	sxtb	r3, r3
 800222e:	4313      	orrs	r3, r2
 8002230:	b25b      	sxtb	r3, r3
 8002232:	b2db      	uxtb	r3, r3
 8002234:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 8002236:	f107 020e 	add.w	r2, r7, #14
 800223a:	2301      	movs	r3, #1
 800223c:	2106      	movs	r1, #6
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff fe48 	bl	8001ed4 <a_mcp9600_iic_write>
 8002244:	4603      	mov	r3, r0
 8002246:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d005      	beq.n	800225a <mcp9600_set_adc_resolution+0x86>
    {
        handle->debug_print("mcp9600: write device configuration failed.\n");                     /* write device configuration failed */
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	4805      	ldr	r0, [pc, #20]	; (8002268 <mcp9600_set_adc_resolution+0x94>)
 8002254:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 8002256:	2301      	movs	r3, #1
 8002258:	e000      	b.n	800225c <mcp9600_set_adc_resolution+0x88>
    }
    
    return 0;                                                                                     /* success return 0 */
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	0800c9ac 	.word	0x0800c9ac
 8002268:	0800c9d8 	.word	0x0800c9d8

0800226c <mcp9600_set_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_mode(mcp9600_handle_t *handle, mcp9600_mode_t mode)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                           /* check handle */
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <mcp9600_set_mode+0x16>
    {
        return 2;                                                                                 /* return error */
 800227e:	2302      	movs	r3, #2
 8002280:	e034      	b.n	80022ec <mcp9600_set_mode+0x80>
    }
    if (handle->inited != 1)                                                                      /* check handle initialization */
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7e1b      	ldrb	r3, [r3, #24]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d001      	beq.n	800228e <mcp9600_set_mode+0x22>
    {
        return 3;                                                                                 /* return error */
 800228a:	2303      	movs	r3, #3
 800228c:	e02e      	b.n	80022ec <mcp9600_set_mode+0x80>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 800228e:	f107 020e 	add.w	r2, r7, #14
 8002292:	2301      	movs	r3, #1
 8002294:	2106      	movs	r1, #6
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff fdf2 	bl	8001e80 <a_mcp9600_iic_read>
 800229c:	4603      	mov	r3, r0
 800229e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d005      	beq.n	80022b2 <mcp9600_set_mode+0x46>
    {
        handle->debug_print("mcp9600: read device configuration failed.\n");                      /* read device configuration failed */
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	4812      	ldr	r0, [pc, #72]	; (80022f4 <mcp9600_set_mode+0x88>)
 80022ac:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 80022ae:	2301      	movs	r3, #1
 80022b0:	e01c      	b.n	80022ec <mcp9600_set_mode+0x80>
    }
    
    reg &= ~(3 << 0);                                                                             /* clear configure */
 80022b2:	7bbb      	ldrb	r3, [r7, #14]
 80022b4:	f023 0303 	bic.w	r3, r3, #3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	73bb      	strb	r3, [r7, #14]
    reg |= mode << 0;                                                                             /* set configure */
 80022bc:	7bba      	ldrb	r2, [r7, #14]
 80022be:	78fb      	ldrb	r3, [r7, #3]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_DEVICE_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 80022c6:	f107 020e 	add.w	r2, r7, #14
 80022ca:	2301      	movs	r3, #1
 80022cc:	2106      	movs	r1, #6
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7ff fe00 	bl	8001ed4 <a_mcp9600_iic_write>
 80022d4:	4603      	mov	r3, r0
 80022d6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                 /* check result */
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <mcp9600_set_mode+0x7e>
    {
        handle->debug_print("mcp9600: write device configuration failed.\n");                     /* write device configuration failed */
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	4805      	ldr	r0, [pc, #20]	; (80022f8 <mcp9600_set_mode+0x8c>)
 80022e4:	4798      	blx	r3
       
        return 1;                                                                                 /* return error */
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <mcp9600_set_mode+0x80>
    }
    
    return 0;                                                                                     /* success return 0 */
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	0800c9ac 	.word	0x0800c9ac
 80022f8:	0800c9d8 	.word	0x0800c9d8

080022fc <mcp9600_set_thermocouple_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_thermocouple_type(mcp9600_handle_t *handle, mcp9600_thermocouple_type_t type)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                                        /* check handle */
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <mcp9600_set_thermocouple_type+0x16>
    {
        return 2;                                                                                              /* return error */
 800230e:	2302      	movs	r3, #2
 8002310:	e038      	b.n	8002384 <mcp9600_set_thermocouple_type+0x88>
    }
    if (handle->inited != 1)                                                                                   /* check handle initialization */
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	7e1b      	ldrb	r3, [r3, #24]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d001      	beq.n	800231e <mcp9600_set_thermocouple_type+0x22>
    {
        return 3;                                                                                              /* return error */
 800231a:	2303      	movs	r3, #3
 800231c:	e032      	b.n	8002384 <mcp9600_set_thermocouple_type+0x88>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 800231e:	f107 020e 	add.w	r2, r7, #14
 8002322:	2301      	movs	r3, #1
 8002324:	2105      	movs	r1, #5
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7ff fdaa 	bl	8001e80 <a_mcp9600_iic_read>
 800232c:	4603      	mov	r3, r0
 800232e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 8002330:	7bfb      	ldrb	r3, [r7, #15]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d005      	beq.n	8002342 <mcp9600_set_thermocouple_type+0x46>
    {
        handle->debug_print("mcp9600: read thermocouple sensor configuration failed.\n");                      /* read thermocouple sensor configuration failed */
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	4814      	ldr	r0, [pc, #80]	; (800238c <mcp9600_set_thermocouple_type+0x90>)
 800233c:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 800233e:	2301      	movs	r3, #1
 8002340:	e020      	b.n	8002384 <mcp9600_set_thermocouple_type+0x88>
    }
    
    reg &= ~(0x7 << 4);                                                                                        /* clear configure */
 8002342:	7bbb      	ldrb	r3, [r7, #14]
 8002344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002348:	b2db      	uxtb	r3, r3
 800234a:	73bb      	strb	r3, [r7, #14]
    reg |= type << 4;                                                                                          /* set configure */
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	011b      	lsls	r3, r3, #4
 8002350:	b25a      	sxtb	r2, r3
 8002352:	7bbb      	ldrb	r3, [r7, #14]
 8002354:	b25b      	sxtb	r3, r3
 8002356:	4313      	orrs	r3, r2
 8002358:	b25b      	sxtb	r3, r3
 800235a:	b2db      	uxtb	r3, r3
 800235c:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 800235e:	f107 020e 	add.w	r2, r7, #14
 8002362:	2301      	movs	r3, #1
 8002364:	2105      	movs	r1, #5
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7ff fdb4 	bl	8001ed4 <a_mcp9600_iic_write>
 800236c:	4603      	mov	r3, r0
 800236e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d005      	beq.n	8002382 <mcp9600_set_thermocouple_type+0x86>
    {
        handle->debug_print("mcp9600: write thermocouple sensor configuration failed.\n");                     /* write thermocouple sensor configuration failed */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	4805      	ldr	r0, [pc, #20]	; (8002390 <mcp9600_set_thermocouple_type+0x94>)
 800237c:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <mcp9600_set_thermocouple_type+0x88>
    }
    
    return 0;                                                                                                  /* success return 0 */
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	0800cb1c 	.word	0x0800cb1c
 8002390:	0800cb58 	.word	0x0800cb58

08002394 <mcp9600_set_filter_coefficient>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mcp9600_set_filter_coefficient(mcp9600_handle_t *handle, mcp9600_filter_coefficient_t coefficient)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t reg;
    
    if (handle == NULL)                                                                                        /* check handle */
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <mcp9600_set_filter_coefficient+0x16>
    {
        return 2;                                                                                              /* return error */
 80023a6:	2302      	movs	r3, #2
 80023a8:	e034      	b.n	8002414 <mcp9600_set_filter_coefficient+0x80>
    }
    if (handle->inited != 1)                                                                                   /* check handle initialization */
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	7e1b      	ldrb	r3, [r3, #24]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d001      	beq.n	80023b6 <mcp9600_set_filter_coefficient+0x22>
    {
        return 3;                                                                                              /* return error */
 80023b2:	2303      	movs	r3, #3
 80023b4:	e02e      	b.n	8002414 <mcp9600_set_filter_coefficient+0x80>
    }
    
    res = a_mcp9600_iic_read(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);       /* read config */
 80023b6:	f107 020e 	add.w	r2, r7, #14
 80023ba:	2301      	movs	r3, #1
 80023bc:	2105      	movs	r1, #5
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff fd5e 	bl	8001e80 <a_mcp9600_iic_read>
 80023c4:	4603      	mov	r3, r0
 80023c6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 80023c8:	7bfb      	ldrb	r3, [r7, #15]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d005      	beq.n	80023da <mcp9600_set_filter_coefficient+0x46>
    {
        handle->debug_print("mcp9600: read thermocouple sensor configuration failed.\n");                      /* read thermocouple sensor configuration failed */
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	4812      	ldr	r0, [pc, #72]	; (800241c <mcp9600_set_filter_coefficient+0x88>)
 80023d4:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 80023d6:	2301      	movs	r3, #1
 80023d8:	e01c      	b.n	8002414 <mcp9600_set_filter_coefficient+0x80>
    }
    
    reg &= ~(0x7 << 0);                                                                                        /* clear configure */
 80023da:	7bbb      	ldrb	r3, [r7, #14]
 80023dc:	f023 0307 	bic.w	r3, r3, #7
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	73bb      	strb	r3, [r7, #14]
    reg |= coefficient << 0;                                                                                   /* set configure */
 80023e4:	7bba      	ldrb	r2, [r7, #14]
 80023e6:	78fb      	ldrb	r3, [r7, #3]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	73bb      	strb	r3, [r7, #14]
    res = a_mcp9600_iic_write(handle, MCP9600_REG_THERMOCOUPLE_SENSOR_CONFIGURATION, (uint8_t *)&reg, 1);      /* write config */
 80023ee:	f107 020e 	add.w	r2, r7, #14
 80023f2:	2301      	movs	r3, #1
 80023f4:	2105      	movs	r1, #5
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff fd6c 	bl	8001ed4 <a_mcp9600_iic_write>
 80023fc:	4603      	mov	r3, r0
 80023fe:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                                              /* check result */
 8002400:	7bfb      	ldrb	r3, [r7, #15]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d005      	beq.n	8002412 <mcp9600_set_filter_coefficient+0x7e>
    {
        handle->debug_print("mcp9600: write thermocouple sensor configuration failed.\n");                     /* write thermocouple sensor configuration failed */
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	4805      	ldr	r0, [pc, #20]	; (8002420 <mcp9600_set_filter_coefficient+0x8c>)
 800240c:	4798      	blx	r3
       
        return 1;                                                                                              /* return error */
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <mcp9600_set_filter_coefficient+0x80>
    }
    
    return 0;                                                                                                  /* success return 0 */
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	0800cb1c 	.word	0x0800cb1c
 8002420:	0800cb58 	.word	0x0800cb58

08002424 <mcp9600_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mcp9600_interface_iic_init(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
    return 0;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <mcp9600_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mcp9600_interface_iic_deinit(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
    return 0;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <mcp9600_interface_iic_write_cmd>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mcp9600_interface_iic_write_cmd(uint8_t addr, uint8_t *buf, uint16_t len)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	71fb      	strb	r3, [r7, #7]
 8002450:	4613      	mov	r3, r2
 8002452:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit_DMA(&hi2c1,addr,buf,len);
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	b299      	uxth	r1, r3
 8002458:	88bb      	ldrh	r3, [r7, #4]
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	4803      	ldr	r0, [pc, #12]	; (800246c <mcp9600_interface_iic_write_cmd+0x28>)
 800245e:	f004 fbbf 	bl	8006be0 <HAL_I2C_Master_Transmit_DMA>
    return 0;
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	200003f8 	.word	0x200003f8

08002470 <mcp9600_interface_iic_read_cmd>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mcp9600_interface_iic_read_cmd(uint8_t addr, uint8_t *buf, uint16_t len)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	6039      	str	r1, [r7, #0]
 800247a:	71fb      	strb	r3, [r7, #7]
 800247c:	4613      	mov	r3, r2
 800247e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Receive_DMA(&hi2c1, addr, buf, len);
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	b299      	uxth	r1, r3
 8002484:	88bb      	ldrh	r3, [r7, #4]
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	4803      	ldr	r0, [pc, #12]	; (8002498 <mcp9600_interface_iic_read_cmd+0x28>)
 800248a:	f004 fcbd 	bl	8006e08 <HAL_I2C_Master_Receive_DMA>
    return 0;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	200003f8 	.word	0x200003f8

0800249c <mcp9600_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms
 * @note      none
 */
void mcp9600_interface_delay_ms(uint32_t ms)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f001 fe1d 	bl	80040e4 <HAL_Delay>
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <mcp9600_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void mcp9600_interface_debug_print(const char *const fmt, ...)
{
 80024b2:	b40f      	push	{r0, r1, r2, r3}
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
	return;
 80024b8:	bf00      	nop
    
}
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	b004      	add	sp, #16
 80024c2:	4770      	bx	lr

080024c4 <Run_State>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t Run_State(enum PodState state) {
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	73fb      	strb	r3, [r7, #15]

    switch (state) {
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b09      	cmp	r3, #9
 80024d6:	d83d      	bhi.n	8002554 <Run_State+0x90>
 80024d8:	a201      	add	r2, pc, #4	; (adr r2, 80024e0 <Run_State+0x1c>)
 80024da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024de:	bf00      	nop
 80024e0:	08002509 	.word	0x08002509
 80024e4:	08002531 	.word	0x08002531
 80024e8:	08002535 	.word	0x08002535
 80024ec:	08002539 	.word	0x08002539
 80024f0:	0800253d 	.word	0x0800253d
 80024f4:	08002541 	.word	0x08002541
 80024f8:	08002545 	.word	0x08002545
 80024fc:	08002549 	.word	0x08002549
 8002500:	0800254d 	.word	0x0800254d
 8002504:	08002551 	.word	0x08002551
        case INIT:
        	status = tempsensor_init();
 8002508:	f001 fccc 	bl	8003ea4 <tempsensor_init>
 800250c:	4603      	mov	r3, r0
 800250e:	73fb      	strb	r3, [r7, #15]
        	if(status != 0){
 8002510:	7bfb      	ldrb	r3, [r7, #15]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <Run_State+0x56>
        		return 1;
 8002516:	2301      	movs	r3, #1
 8002518:	e01d      	b.n	8002556 <Run_State+0x92>
        	}
        	status = acc_init();
 800251a:	f7fd fffb 	bl	8000514 <acc_init>
 800251e:	4603      	mov	r3, r0
 8002520:	73fb      	strb	r3, [r7, #15]
        	if(status != 0){
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <Run_State+0x68>
        		return 1;
 8002528:	2301      	movs	r3, #1
 800252a:	e014      	b.n	8002556 <Run_State+0x92>
        	}
        	return status;
 800252c:	7bfb      	ldrb	r3, [r7, #15]
 800252e:	e012      	b.n	8002556 <Run_State+0x92>
            break;
        case FAULT:

        	return status;
 8002530:	7bfb      	ldrb	r3, [r7, #15]
 8002532:	e010      	b.n	8002556 <Run_State+0x92>
            break;
        case SAFE_TO_APPROACH:

        	return status;
 8002534:	7bfb      	ldrb	r3, [r7, #15]
 8002536:	e00e      	b.n	8002556 <Run_State+0x92>
            break;
        case READY:

        	return status;
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	e00c      	b.n	8002556 <Run_State+0x92>
            break;
        case LAUNCH:

        	return status;
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	e00a      	b.n	8002556 <Run_State+0x92>
            break;
        case COAST:

        	return status;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	e008      	b.n	8002556 <Run_State+0x92>
            break;
        case BRAKE:

        	return status;
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	e006      	b.n	8002556 <Run_State+0x92>
            break;
        case CRAWL:

        	return status;
 8002548:	7bfb      	ldrb	r3, [r7, #15]
 800254a:	e004      	b.n	8002556 <Run_State+0x92>
            break;
        case GROUNDWARNING:

        	return status;
 800254c:	7bfb      	ldrb	r3, [r7, #15]
 800254e:	e002      	b.n	8002556 <Run_State+0x92>
            break;
        case STDBY:

        	return status;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	e000      	b.n	8002556 <Run_State+0x92>
            break;
        default:
        	//invalid state
            return 1;
 8002554:	2301      	movs	r3, #1
            break;
    }
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop

08002560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002566:	f001 fd4c 	bl	8004002 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800256a:	f000 f82d 	bl	80025c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800256e:	f000 fcc1 	bl	8002ef4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002572:	f000 fc75 	bl	8002e60 <MX_DMA_Init>
  MX_ADC1_Init();
 8002576:	f000 f87d 	bl	8002674 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 800257a:	f000 f97d 	bl	8002878 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 800257e:	f000 f9c3 	bl	8002908 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 8002582:	f000 fa09 	bl	8002998 <MX_FDCAN3_Init>
  MX_I2C1_Init();
 8002586:	f000 fa4f 	bl	8002a28 <MX_I2C1_Init>
  MX_SPI1_Init();
 800258a:	f000 fb77 	bl	8002c7c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800258e:	f000 fc3f 	bl	8002e10 <MX_USB_PCD_Init>
  MX_I2C2_Init();
 8002592:	f000 fa89 	bl	8002aa8 <MX_I2C2_Init>
  MX_IWDG_Init();
 8002596:	f000 fb07 	bl	8002ba8 <MX_IWDG_Init>
  MX_ADC5_Init();
 800259a:	f000 f907 	bl	80027ac <MX_ADC5_Init>
  MX_I2C3_Init();
 800259e:	f000 fac3 	bl	8002b28 <MX_I2C3_Init>
  MX_SPI3_Init();
 80025a2:	f000 fba9 	bl	8002cf8 <MX_SPI3_Init>
  MX_LPUART1_UART_Init();
 80025a6:	f000 fb1d 	bl	8002be4 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80025aa:	f000 fbe3 	bl	8002d74 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  enum PodState Curr_State = INIT;
 80025ae:	2300      	movs	r3, #0
 80025b0:	71fb      	strb	r3, [r7, #7]
  Fault_Flag = Run_State(Curr_State);
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff85 	bl	80024c4 <Run_State>
 80025ba:	4603      	mov	r3, r0
 80025bc:	461a      	mov	r2, r3
 80025be:	4b01      	ldr	r3, [pc, #4]	; (80025c4 <main+0x64>)
 80025c0:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80025c2:	e7fe      	b.n	80025c2 <main+0x62>
 80025c4:	20000aa8 	.word	0x20000aa8

080025c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b094      	sub	sp, #80	; 0x50
 80025cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025ce:	f107 0318 	add.w	r3, r7, #24
 80025d2:	2238      	movs	r2, #56	; 0x38
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f009 ff0a 	bl	800c3f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025dc:	1d3b      	adds	r3, r7, #4
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
 80025e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80025ea:	2000      	movs	r0, #0
 80025ec:	f006 febc 	bl	8009368 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48
 80025f0:	232b      	movs	r3, #43	; 0x2b
 80025f2:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025f8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025fe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002600:	2340      	movs	r3, #64	; 0x40
 8002602:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002604:	2301      	movs	r3, #1
 8002606:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002608:	2301      	movs	r3, #1
 800260a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800260c:	2302      	movs	r3, #2
 800260e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002610:	2303      	movs	r3, #3
 8002612:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002614:	2302      	movs	r3, #2
 8002616:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002618:	2355      	movs	r3, #85	; 0x55
 800261a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800261c:	2302      	movs	r3, #2
 800261e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002620:	2302      	movs	r3, #2
 8002622:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002624:	2302      	movs	r3, #2
 8002626:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002628:	f107 0318 	add.w	r3, r7, #24
 800262c:	4618      	mov	r0, r3
 800262e:	f006 ff4f 	bl	80094d0 <HAL_RCC_OscConfig>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002638:	f000 fd2c 	bl	8003094 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800263c:	230f      	movs	r3, #15
 800263e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002640:	2303      	movs	r3, #3
 8002642:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002648:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800264c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800264e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002652:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002654:	1d3b      	adds	r3, r7, #4
 8002656:	2104      	movs	r1, #4
 8002658:	4618      	mov	r0, r3
 800265a:	f007 fa4b 	bl	8009af4 <HAL_RCC_ClockConfig>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002664:	f000 fd16 	bl	8003094 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002668:	f007 fc1a 	bl	8009ea0 <HAL_RCC_EnableCSS>
}
 800266c:	bf00      	nop
 800266e:	3750      	adds	r7, #80	; 0x50
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08c      	sub	sp, #48	; 0x30
 8002678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800267a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	2220      	movs	r2, #32
 800268a:	2100      	movs	r1, #0
 800268c:	4618      	mov	r0, r3
 800268e:	f009 feaf 	bl	800c3f0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002692:	4b44      	ldr	r3, [pc, #272]	; (80027a4 <MX_ADC1_Init+0x130>)
 8002694:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002698:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800269a:	4b42      	ldr	r3, [pc, #264]	; (80027a4 <MX_ADC1_Init+0x130>)
 800269c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80026a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026a2:	4b40      	ldr	r3, [pc, #256]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026a8:	4b3e      	ldr	r3, [pc, #248]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80026ae:	4b3d      	ldr	r3, [pc, #244]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80026b4:	4b3b      	ldr	r3, [pc, #236]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80026ba:	4b3a      	ldr	r3, [pc, #232]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026bc:	2204      	movs	r2, #4
 80026be:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80026c0:	4b38      	ldr	r3, [pc, #224]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80026c6:	4b37      	ldr	r3, [pc, #220]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 80026cc:	4b35      	ldr	r3, [pc, #212]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026ce:	2204      	movs	r2, #4
 80026d0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026d2:	4b34      	ldr	r3, [pc, #208]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026da:	4b32      	ldr	r3, [pc, #200]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026dc:	2200      	movs	r2, #0
 80026de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026e0:	4b30      	ldr	r3, [pc, #192]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80026e6:	4b2f      	ldr	r3, [pc, #188]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80026ee:	4b2d      	ldr	r3, [pc, #180]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80026f4:	4b2b      	ldr	r3, [pc, #172]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80026fc:	4829      	ldr	r0, [pc, #164]	; (80027a4 <MX_ADC1_Init+0x130>)
 80026fe:	f001 ff31 	bl	8004564 <HAL_ADC_Init>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002708:	f000 fcc4 	bl	8003094 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800270c:	2300      	movs	r3, #0
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002714:	4619      	mov	r1, r3
 8002716:	4823      	ldr	r0, [pc, #140]	; (80027a4 <MX_ADC1_Init+0x130>)
 8002718:	f002 ff58 	bl	80055cc <HAL_ADCEx_MultiModeConfigChannel>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002722:	f000 fcb7 	bl	8003094 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002726:	4b20      	ldr	r3, [pc, #128]	; (80027a8 <MX_ADC1_Init+0x134>)
 8002728:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800272a:	2306      	movs	r3, #6
 800272c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002732:	237f      	movs	r3, #127	; 0x7f
 8002734:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002736:	2304      	movs	r3, #4
 8002738:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800273e:	1d3b      	adds	r3, r7, #4
 8002740:	4619      	mov	r1, r3
 8002742:	4818      	ldr	r0, [pc, #96]	; (80027a4 <MX_ADC1_Init+0x130>)
 8002744:	f002 f9b2 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800274e:	f000 fca1 	bl	8003094 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002752:	230c      	movs	r3, #12
 8002754:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002756:	1d3b      	adds	r3, r7, #4
 8002758:	4619      	mov	r1, r3
 800275a:	4812      	ldr	r0, [pc, #72]	; (80027a4 <MX_ADC1_Init+0x130>)
 800275c:	f002 f9a6 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8002766:	f000 fc95 	bl	8003094 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800276a:	2312      	movs	r3, #18
 800276c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	4619      	mov	r1, r3
 8002772:	480c      	ldr	r0, [pc, #48]	; (80027a4 <MX_ADC1_Init+0x130>)
 8002774:	f002 f99a 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 800277e:	f000 fc89 	bl	8003094 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002782:	2318      	movs	r3, #24
 8002784:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	4619      	mov	r1, r3
 800278a:	4806      	ldr	r0, [pc, #24]	; (80027a4 <MX_ADC1_Init+0x130>)
 800278c:	f002 f98e 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8002796:	f000 fc7d 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800279a:	bf00      	nop
 800279c:	3730      	adds	r7, #48	; 0x30
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000134 	.word	0x20000134
 80027a8:	04300002 	.word	0x04300002

080027ac <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80027b2:	463b      	mov	r3, r7
 80027b4:	2220      	movs	r2, #32
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f009 fe19 	bl	800c3f0 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 80027be:	4b2b      	ldr	r3, [pc, #172]	; (800286c <MX_ADC5_Init+0xc0>)
 80027c0:	4a2b      	ldr	r2, [pc, #172]	; (8002870 <MX_ADC5_Init+0xc4>)
 80027c2:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80027c4:	4b29      	ldr	r3, [pc, #164]	; (800286c <MX_ADC5_Init+0xc0>)
 80027c6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80027ca:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 80027cc:	4b27      	ldr	r3, [pc, #156]	; (800286c <MX_ADC5_Init+0xc0>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027d2:	4b26      	ldr	r3, [pc, #152]	; (800286c <MX_ADC5_Init+0xc0>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 80027d8:	4b24      	ldr	r3, [pc, #144]	; (800286c <MX_ADC5_Init+0xc0>)
 80027da:	2200      	movs	r2, #0
 80027dc:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80027de:	4b23      	ldr	r3, [pc, #140]	; (800286c <MX_ADC5_Init+0xc0>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027e4:	4b21      	ldr	r3, [pc, #132]	; (800286c <MX_ADC5_Init+0xc0>)
 80027e6:	2204      	movs	r2, #4
 80027e8:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80027ea:	4b20      	ldr	r3, [pc, #128]	; (800286c <MX_ADC5_Init+0xc0>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = DISABLE;
 80027f0:	4b1e      	ldr	r3, [pc, #120]	; (800286c <MX_ADC5_Init+0xc0>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 80027f6:	4b1d      	ldr	r3, [pc, #116]	; (800286c <MX_ADC5_Init+0xc0>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 80027fc:	4b1b      	ldr	r3, [pc, #108]	; (800286c <MX_ADC5_Init+0xc0>)
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002804:	4b19      	ldr	r3, [pc, #100]	; (800286c <MX_ADC5_Init+0xc0>)
 8002806:	2200      	movs	r2, #0
 8002808:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800280a:	4b18      	ldr	r3, [pc, #96]	; (800286c <MX_ADC5_Init+0xc0>)
 800280c:	2200      	movs	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc5.Init.DMAContinuousRequests = DISABLE;
 8002810:	4b16      	ldr	r3, [pc, #88]	; (800286c <MX_ADC5_Init+0xc0>)
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002818:	4b14      	ldr	r3, [pc, #80]	; (800286c <MX_ADC5_Init+0xc0>)
 800281a:	2200      	movs	r2, #0
 800281c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc5.Init.OversamplingMode = DISABLE;
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <MX_ADC5_Init+0xc0>)
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8002826:	4811      	ldr	r0, [pc, #68]	; (800286c <MX_ADC5_Init+0xc0>)
 8002828:	f001 fe9c 	bl	8004564 <HAL_ADC_Init>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <MX_ADC5_Init+0x8a>
  {
    Error_Handler();
 8002832:	f000 fc2f 	bl	8003094 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002836:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <MX_ADC5_Init+0xc8>)
 8002838:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800283a:	2306      	movs	r3, #6
 800283c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002842:	237f      	movs	r3, #127	; 0x7f
 8002844:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002846:	2304      	movs	r3, #4
 8002848:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800284e:	463b      	mov	r3, r7
 8002850:	4619      	mov	r1, r3
 8002852:	4806      	ldr	r0, [pc, #24]	; (800286c <MX_ADC5_Init+0xc0>)
 8002854:	f002 f92a 	bl	8004aac <HAL_ADC_ConfigChannel>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_ADC5_Init+0xb6>
  {
    Error_Handler();
 800285e:	f000 fc19 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8002862:	bf00      	nop
 8002864:	3720      	adds	r7, #32
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	200001a0 	.word	0x200001a0
 8002870:	50000600 	.word	0x50000600
 8002874:	08600004 	.word	0x08600004

08002878 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800287c:	4b20      	ldr	r3, [pc, #128]	; (8002900 <MX_FDCAN1_Init+0x88>)
 800287e:	4a21      	ldr	r2, [pc, #132]	; (8002904 <MX_FDCAN1_Init+0x8c>)
 8002880:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002882:	4b1f      	ldr	r3, [pc, #124]	; (8002900 <MX_FDCAN1_Init+0x88>)
 8002884:	2200      	movs	r2, #0
 8002886:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002888:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <MX_FDCAN1_Init+0x88>)
 800288a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800288e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002890:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <MX_FDCAN1_Init+0x88>)
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002896:	4b1a      	ldr	r3, [pc, #104]	; (8002900 <MX_FDCAN1_Init+0x88>)
 8002898:	2200      	movs	r2, #0
 800289a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800289c:	4b18      	ldr	r3, [pc, #96]	; (8002900 <MX_FDCAN1_Init+0x88>)
 800289e:	2200      	movs	r2, #0
 80028a0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80028a2:	4b17      	ldr	r3, [pc, #92]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80028a8:	4b15      	ldr	r3, [pc, #84]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028aa:	2210      	movs	r2, #16
 80028ac:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80028ae:	4b14      	ldr	r3, [pc, #80]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 80028b4:	4b12      	ldr	r3, [pc, #72]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028b6:	2202      	movs	r2, #2
 80028b8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80028ba:	4b11      	ldr	r3, [pc, #68]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028bc:	2202      	movs	r2, #2
 80028be:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80028c0:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028c2:	2201      	movs	r2, #1
 80028c4:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80028c6:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80028d2:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028d4:	2201      	movs	r2, #1
 80028d6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80028d8:	4b09      	ldr	r3, [pc, #36]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028da:	2200      	movs	r2, #0
 80028dc:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80028de:	4b08      	ldr	r3, [pc, #32]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80028e4:	4b06      	ldr	r3, [pc, #24]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80028ea:	4805      	ldr	r0, [pc, #20]	; (8002900 <MX_FDCAN1_Init+0x88>)
 80028ec:	f003 fb6e 	bl	8005fcc <HAL_FDCAN_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80028f6:	f000 fbcd 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	200002cc 	.word	0x200002cc
 8002904:	40006400 	.word	0x40006400

08002908 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800290c:	4b20      	ldr	r3, [pc, #128]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800290e:	4a21      	ldr	r2, [pc, #132]	; (8002994 <MX_FDCAN2_Init+0x8c>)
 8002910:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002912:	4b1f      	ldr	r3, [pc, #124]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002914:	2200      	movs	r2, #0
 8002916:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002918:	4b1d      	ldr	r3, [pc, #116]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800291a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800291e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002920:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002922:	2200      	movs	r2, #0
 8002924:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002926:	4b1a      	ldr	r3, [pc, #104]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002928:	2200      	movs	r2, #0
 800292a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800292c:	4b18      	ldr	r3, [pc, #96]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800292e:	2200      	movs	r2, #0
 8002930:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8002932:	4b17      	ldr	r3, [pc, #92]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002934:	2200      	movs	r2, #0
 8002936:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8002938:	4b15      	ldr	r3, [pc, #84]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800293a:	2210      	movs	r2, #16
 800293c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800293e:	4b14      	ldr	r3, [pc, #80]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002940:	2201      	movs	r2, #1
 8002942:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8002944:	4b12      	ldr	r3, [pc, #72]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002946:	2202      	movs	r2, #2
 8002948:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800294a:	4b11      	ldr	r3, [pc, #68]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800294c:	2202      	movs	r2, #2
 800294e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8002950:	4b0f      	ldr	r3, [pc, #60]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002952:	2201      	movs	r2, #1
 8002954:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8002956:	4b0e      	ldr	r3, [pc, #56]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002958:	2201      	movs	r2, #1
 800295a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800295c:	4b0c      	ldr	r3, [pc, #48]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800295e:	2201      	movs	r2, #1
 8002960:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8002962:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002964:	2201      	movs	r2, #1
 8002966:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8002968:	4b09      	ldr	r3, [pc, #36]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800296a:	2200      	movs	r2, #0
 800296c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 800296e:	4b08      	ldr	r3, [pc, #32]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002970:	2200      	movs	r2, #0
 8002972:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002974:	4b06      	ldr	r3, [pc, #24]	; (8002990 <MX_FDCAN2_Init+0x88>)
 8002976:	2200      	movs	r2, #0
 8002978:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800297a:	4805      	ldr	r0, [pc, #20]	; (8002990 <MX_FDCAN2_Init+0x88>)
 800297c:	f003 fb26 	bl	8005fcc <HAL_FDCAN_Init>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 8002986:	f000 fb85 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000330 	.word	0x20000330
 8002994:	40006800 	.word	0x40006800

08002998 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 800299c:	4b20      	ldr	r3, [pc, #128]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 800299e:	4a21      	ldr	r2, [pc, #132]	; (8002a24 <MX_FDCAN3_Init+0x8c>)
 80029a0:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80029a2:	4b1f      	ldr	r3, [pc, #124]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80029a8:	4b1d      	ldr	r3, [pc, #116]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029aa:	f44f 7240 	mov.w	r2, #768	; 0x300
 80029ae:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80029b0:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 80029b6:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 80029bc:	4b18      	ldr	r3, [pc, #96]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029be:	2200      	movs	r2, #0
 80029c0:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 80029c2:	4b17      	ldr	r3, [pc, #92]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 16;
 80029c8:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029ca:	2210      	movs	r2, #16
 80029cc:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 80029ce:	4b14      	ldr	r3, [pc, #80]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 80029d4:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029d6:	2202      	movs	r2, #2
 80029d8:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 80029da:	4b11      	ldr	r3, [pc, #68]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029dc:	2202      	movs	r2, #2
 80029de:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 80029e0:	4b0f      	ldr	r3, [pc, #60]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 80029e6:	4b0e      	ldr	r3, [pc, #56]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 80029f2:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.StdFiltersNbr = 0;
 80029f8:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 80029fe:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002a04:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8002a0a:	4805      	ldr	r0, [pc, #20]	; (8002a20 <MX_FDCAN3_Init+0x88>)
 8002a0c:	f003 fade 	bl	8005fcc <HAL_FDCAN_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 8002a16:	f000 fb3d 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	20000394 	.word	0x20000394
 8002a24:	40006c00 	.word	0x40006c00

08002a28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a2c:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a2e:	4a1c      	ldr	r2, [pc, #112]	; (8002aa0 <MX_I2C1_Init+0x78>)
 8002a30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10A0A6FB;
 8002a32:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a34:	4a1b      	ldr	r2, [pc, #108]	; (8002aa4 <MX_I2C1_Init+0x7c>)
 8002a36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a38:	4b18      	ldr	r3, [pc, #96]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a3e:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a40:	2201      	movs	r2, #1
 8002a42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a44:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a4a:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a50:	4b12      	ldr	r3, [pc, #72]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a56:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a5c:	4b0f      	ldr	r3, [pc, #60]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a62:	480e      	ldr	r0, [pc, #56]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a64:	f003 fe12 	bl	800668c <HAL_I2C_Init>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002a6e:	f000 fb11 	bl	8003094 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002a72:	2100      	movs	r1, #0
 8002a74:	4809      	ldr	r0, [pc, #36]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a76:	f006 fa99 	bl	8008fac <HAL_I2CEx_ConfigAnalogFilter>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a80:	f000 fb08 	bl	8003094 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a84:	2100      	movs	r1, #0
 8002a86:	4805      	ldr	r0, [pc, #20]	; (8002a9c <MX_I2C1_Init+0x74>)
 8002a88:	f006 fadb 	bl	8009042 <HAL_I2CEx_ConfigDigitalFilter>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a92:	f000 faff 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	200003f8 	.word	0x200003f8
 8002aa0:	40005400 	.word	0x40005400
 8002aa4:	10a0a6fb 	.word	0x10a0a6fb

08002aa8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002aac:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002aae:	4a1c      	ldr	r2, [pc, #112]	; (8002b20 <MX_I2C2_Init+0x78>)
 8002ab0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10A0A6FB;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ab4:	4a1b      	ldr	r2, [pc, #108]	; (8002b24 <MX_I2C2_Init+0x7c>)
 8002ab6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002ab8:	4b18      	ldr	r3, [pc, #96]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002abe:	4b17      	ldr	r3, [pc, #92]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ac4:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002aca:	4b14      	ldr	r3, [pc, #80]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ad0:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ad6:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002adc:	4b0f      	ldr	r3, [pc, #60]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002ae2:	480e      	ldr	r0, [pc, #56]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002ae4:	f003 fdd2 	bl	800668c <HAL_I2C_Init>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002aee:	f000 fad1 	bl	8003094 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002af2:	2100      	movs	r1, #0
 8002af4:	4809      	ldr	r0, [pc, #36]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002af6:	f006 fa59 	bl	8008fac <HAL_I2CEx_ConfigAnalogFilter>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002b00:	f000 fac8 	bl	8003094 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002b04:	2100      	movs	r1, #0
 8002b06:	4805      	ldr	r0, [pc, #20]	; (8002b1c <MX_I2C2_Init+0x74>)
 8002b08:	f006 fa9b 	bl	8009042 <HAL_I2CEx_ConfigDigitalFilter>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002b12:	f000 fabf 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b16:	bf00      	nop
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	2000044c 	.word	0x2000044c
 8002b20:	40005800 	.word	0x40005800
 8002b24:	10a0a6fb 	.word	0x10a0a6fb

08002b28 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002b2c:	4b1b      	ldr	r3, [pc, #108]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b2e:	4a1c      	ldr	r2, [pc, #112]	; (8002ba0 <MX_I2C3_Init+0x78>)
 8002b30:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10A0A6FB;
 8002b32:	4b1a      	ldr	r3, [pc, #104]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b34:	4a1b      	ldr	r2, [pc, #108]	; (8002ba4 <MX_I2C3_Init+0x7c>)
 8002b36:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002b38:	4b18      	ldr	r3, [pc, #96]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b3e:	4b17      	ldr	r3, [pc, #92]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b44:	4b15      	ldr	r3, [pc, #84]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002b4a:	4b14      	ldr	r3, [pc, #80]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b50:	4b12      	ldr	r3, [pc, #72]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b56:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002b62:	480e      	ldr	r0, [pc, #56]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b64:	f003 fd92 	bl	800668c <HAL_I2C_Init>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002b6e:	f000 fa91 	bl	8003094 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b72:	2100      	movs	r1, #0
 8002b74:	4809      	ldr	r0, [pc, #36]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b76:	f006 fa19 	bl	8008fac <HAL_I2CEx_ConfigAnalogFilter>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002b80:	f000 fa88 	bl	8003094 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002b84:	2100      	movs	r1, #0
 8002b86:	4805      	ldr	r0, [pc, #20]	; (8002b9c <MX_I2C3_Init+0x74>)
 8002b88:	f006 fa5b 	bl	8009042 <HAL_I2CEx_ConfigDigitalFilter>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002b92:	f000 fa7f 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	200004a0 	.word	0x200004a0
 8002ba0:	40007800 	.word	0x40007800
 8002ba4:	10a0a6fb 	.word	0x10a0a6fb

08002ba8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002bac:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <MX_IWDG_Init+0x34>)
 8002bae:	4a0c      	ldr	r2, [pc, #48]	; (8002be0 <MX_IWDG_Init+0x38>)
 8002bb0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8002bb2:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <MX_IWDG_Init+0x34>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002bb8:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <MX_IWDG_Init+0x34>)
 8002bba:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002bbe:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8002bc0:	4b06      	ldr	r3, [pc, #24]	; (8002bdc <MX_IWDG_Init+0x34>)
 8002bc2:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002bc6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002bc8:	4804      	ldr	r0, [pc, #16]	; (8002bdc <MX_IWDG_Init+0x34>)
 8002bca:	f006 fa86 	bl	80090da <HAL_IWDG_Init>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002bd4:	f000 fa5e 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002bd8:	bf00      	nop
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000614 	.word	0x20000614
 8002be0:	40003000 	.word	0x40003000

08002be4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002be8:	4b22      	ldr	r3, [pc, #136]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002bea:	4a23      	ldr	r2, [pc, #140]	; (8002c78 <MX_LPUART1_UART_Init+0x94>)
 8002bec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8002bee:	4b21      	ldr	r3, [pc, #132]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002bf0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002bf4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bf6:	4b1f      	ldr	r3, [pc, #124]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002bfc:	4b1d      	ldr	r3, [pc, #116]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002c02:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002c08:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c0a:	220c      	movs	r2, #12
 8002c0c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c0e:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c14:	4b17      	ldr	r3, [pc, #92]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c1a:	4b16      	ldr	r3, [pc, #88]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c20:	4b14      	ldr	r3, [pc, #80]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&hlpuart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002c26:	2300      	movs	r3, #0
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	4811      	ldr	r0, [pc, #68]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c2e:	f008 ff06 	bl	800ba3e <HAL_RS485Ex_Init>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002c38:	f000 fa2c 	bl	8003094 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	480d      	ldr	r0, [pc, #52]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c40:	f008 ff9f 	bl	800bb82 <HAL_UARTEx_SetTxFifoThreshold>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002c4a:	f000 fa23 	bl	8003094 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4808      	ldr	r0, [pc, #32]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c52:	f008 ffd4 	bl	800bbfe <HAL_UARTEx_SetRxFifoThreshold>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002c5c:	f000 fa1a 	bl	8003094 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002c60:	4804      	ldr	r0, [pc, #16]	; (8002c74 <MX_LPUART1_UART_Init+0x90>)
 8002c62:	f008 ff55 	bl	800bb10 <HAL_UARTEx_DisableFifoMode>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002c6c:	f000 fa12 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002c70:	bf00      	nop
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000624 	.word	0x20000624
 8002c78:	40008000 	.word	0x40008000

08002c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002c82:	4a1c      	ldr	r2, [pc, #112]	; (8002cf4 <MX_SPI1_Init+0x78>)
 8002c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c86:	4b1a      	ldr	r3, [pc, #104]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002c88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c8e:	4b18      	ldr	r3, [pc, #96]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002c94:	4b16      	ldr	r3, [pc, #88]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002c96:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002c9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9c:	4b14      	ldr	r3, [pc, #80]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ca2:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002ca8:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002caa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc2:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002cc8:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cca:	2207      	movs	r2, #7
 8002ccc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002cce:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cd6:	2208      	movs	r2, #8
 8002cd8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002cda:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <MX_SPI1_Init+0x74>)
 8002cdc:	f007 fba0 	bl	800a420 <HAL_SPI_Init>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002ce6:	f000 f9d5 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	200006b8 	.word	0x200006b8
 8002cf4:	40013000 	.word	0x40013000

08002cf8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002cfc:	4b1b      	ldr	r3, [pc, #108]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002cfe:	4a1c      	ldr	r2, [pc, #112]	; (8002d70 <MX_SPI3_Init+0x78>)
 8002d00:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d02:	4b1a      	ldr	r3, [pc, #104]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d08:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002d0a:	4b18      	ldr	r3, [pc, #96]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002d10:	4b16      	ldr	r3, [pc, #88]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d12:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002d16:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d18:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d1e:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002d24:	4b11      	ldr	r3, [pc, #68]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d2a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d2c:	4b0f      	ldr	r3, [pc, #60]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d32:	4b0e      	ldr	r3, [pc, #56]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d38:	4b0c      	ldr	r3, [pc, #48]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d3e:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002d44:	4b09      	ldr	r3, [pc, #36]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d46:	2207      	movs	r2, #7
 8002d48:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002d4a:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002d50:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d52:	2208      	movs	r2, #8
 8002d54:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002d56:	4805      	ldr	r0, [pc, #20]	; (8002d6c <MX_SPI3_Init+0x74>)
 8002d58:	f007 fb62 	bl	800a420 <HAL_SPI_Init>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002d62:	f000 f997 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002d66:	bf00      	nop
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	2000071c 	.word	0x2000071c
 8002d70:	40003c00 	.word	0x40003c00

08002d74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b088      	sub	sp, #32
 8002d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d7a:	f107 0310 	add.w	r3, r7, #16
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	605a      	str	r2, [r3, #4]
 8002d84:	609a      	str	r2, [r3, #8]
 8002d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d88:	1d3b      	adds	r3, r7, #4
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d92:	4b1e      	ldr	r3, [pc, #120]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002d94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16999;
 8002d9a:	4b1c      	ldr	r3, [pc, #112]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002d9c:	f244 2267 	movw	r2, #16999	; 0x4267
 8002da0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002da2:	4b1a      	ldr	r3, [pc, #104]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002da4:	2210      	movs	r2, #16
 8002da6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002da8:	4b18      	ldr	r3, [pc, #96]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002daa:	f242 7210 	movw	r2, #10000	; 0x2710
 8002dae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002db0:	4b16      	ldr	r3, [pc, #88]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002db6:	4b15      	ldr	r3, [pc, #84]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002dbc:	4813      	ldr	r0, [pc, #76]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002dbe:	f007 fbda 	bl	800a576 <HAL_TIM_Base_Init>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002dc8:	f000 f964 	bl	8003094 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dd0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002dd2:	f107 0310 	add.w	r3, r7, #16
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	480c      	ldr	r0, [pc, #48]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002dda:	f007 fda1 	bl	800a920 <HAL_TIM_ConfigClockSource>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002de4:	f000 f956 	bl	8003094 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002de8:	2300      	movs	r3, #0
 8002dea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002df0:	1d3b      	adds	r3, r7, #4
 8002df2:	4619      	mov	r1, r3
 8002df4:	4805      	ldr	r0, [pc, #20]	; (8002e0c <MX_TIM2_Init+0x98>)
 8002df6:	f008 f82b 	bl	800ae50 <HAL_TIMEx_MasterConfigSynchronization>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002e00:	f000 f948 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e04:	bf00      	nop
 8002e06:	3720      	adds	r7, #32
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	20000780 	.word	0x20000780

08002e10 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8002e14:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e16:	4a11      	ldr	r2, [pc, #68]	; (8002e5c <MX_USB_PCD_Init+0x4c>)
 8002e18:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8002e1a:	4b0f      	ldr	r3, [pc, #60]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e1c:	2208      	movs	r2, #8
 8002e1e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002e20:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e22:	2202      	movs	r2, #2
 8002e24:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002e26:	4b0c      	ldr	r3, [pc, #48]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e28:	2202      	movs	r2, #2
 8002e2a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8002e32:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002e38:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002e3e:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8002e44:	4804      	ldr	r0, [pc, #16]	; (8002e58 <MX_USB_PCD_Init+0x48>)
 8002e46:	f006 f997 	bl	8009178 <HAL_PCD_Init>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8002e50:	f000 f920 	bl	8003094 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8002e54:	bf00      	nop
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	200007cc 	.word	0x200007cc
 8002e5c:	40005c00 	.word	0x40005c00

08002e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002e66:	4b22      	ldr	r3, [pc, #136]	; (8002ef0 <MX_DMA_Init+0x90>)
 8002e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e6a:	4a21      	ldr	r2, [pc, #132]	; (8002ef0 <MX_DMA_Init+0x90>)
 8002e6c:	f043 0304 	orr.w	r3, r3, #4
 8002e70:	6493      	str	r3, [r2, #72]	; 0x48
 8002e72:	4b1f      	ldr	r3, [pc, #124]	; (8002ef0 <MX_DMA_Init+0x90>)
 8002e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e76:	f003 0304 	and.w	r3, r3, #4
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e7e:	4b1c      	ldr	r3, [pc, #112]	; (8002ef0 <MX_DMA_Init+0x90>)
 8002e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e82:	4a1b      	ldr	r2, [pc, #108]	; (8002ef0 <MX_DMA_Init+0x90>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6493      	str	r3, [r2, #72]	; 0x48
 8002e8a:	4b19      	ldr	r3, [pc, #100]	; (8002ef0 <MX_DMA_Init+0x90>)
 8002e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e96:	2200      	movs	r2, #0
 8002e98:	2100      	movs	r1, #0
 8002e9a:	200b      	movs	r0, #11
 8002e9c:	f002 fd79 	bl	8005992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002ea0:	200b      	movs	r0, #11
 8002ea2:	f002 fd90 	bl	80059c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	200c      	movs	r0, #12
 8002eac:	f002 fd71 	bl	8005992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002eb0:	200c      	movs	r0, #12
 8002eb2:	f002 fd88 	bl	80059c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	2100      	movs	r1, #0
 8002eba:	200d      	movs	r0, #13
 8002ebc:	f002 fd69 	bl	8005992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002ec0:	200d      	movs	r0, #13
 8002ec2:	f002 fd80 	bl	80059c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2100      	movs	r1, #0
 8002eca:	200e      	movs	r0, #14
 8002ecc:	f002 fd61 	bl	8005992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002ed0:	200e      	movs	r0, #14
 8002ed2:	f002 fd78 	bl	80059c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	2100      	movs	r1, #0
 8002eda:	200f      	movs	r0, #15
 8002edc:	f002 fd59 	bl	8005992 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002ee0:	200f      	movs	r0, #15
 8002ee2:	f002 fd70 	bl	80059c6 <HAL_NVIC_EnableIRQ>

}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40021000 	.word	0x40021000

08002ef4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08c      	sub	sp, #48	; 0x30
 8002ef8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efa:	f107 031c 	add.w	r3, r7, #28
 8002efe:	2200      	movs	r2, #0
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	605a      	str	r2, [r3, #4]
 8002f04:	609a      	str	r2, [r3, #8]
 8002f06:	60da      	str	r2, [r3, #12]
 8002f08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f0a:	4b5d      	ldr	r3, [pc, #372]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f0e:	4a5c      	ldr	r2, [pc, #368]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f10:	f043 0310 	orr.w	r3, r3, #16
 8002f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f16:	4b5a      	ldr	r3, [pc, #360]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f1a:	f003 0310 	and.w	r3, r3, #16
 8002f1e:	61bb      	str	r3, [r7, #24]
 8002f20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f22:	4b57      	ldr	r3, [pc, #348]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f26:	4a56      	ldr	r2, [pc, #344]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f28:	f043 0304 	orr.w	r3, r3, #4
 8002f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f2e:	4b54      	ldr	r3, [pc, #336]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f3a:	4b51      	ldr	r3, [pc, #324]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f3e:	4a50      	ldr	r2, [pc, #320]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f40:	f043 0320 	orr.w	r3, r3, #32
 8002f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f46:	4b4e      	ldr	r3, [pc, #312]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f52:	4b4b      	ldr	r3, [pc, #300]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f56:	4a4a      	ldr	r2, [pc, #296]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f5e:	4b48      	ldr	r3, [pc, #288]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6a:	4b45      	ldr	r3, [pc, #276]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6e:	4a44      	ldr	r2, [pc, #272]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f70:	f043 0302 	orr.w	r3, r3, #2
 8002f74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f76:	4b42      	ldr	r3, [pc, #264]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f82:	4b3f      	ldr	r3, [pc, #252]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f86:	4a3e      	ldr	r2, [pc, #248]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f88:	f043 0308 	orr.w	r3, r3, #8
 8002f8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f8e:	4b3c      	ldr	r3, [pc, #240]	; (8003080 <MX_GPIO_Init+0x18c>)
 8002f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	607b      	str	r3, [r7, #4]
 8002f98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f64e 71c0 	movw	r1, #61376	; 0xefc0
 8002fa0:	4838      	ldr	r0, [pc, #224]	; (8003084 <MX_GPIO_Init+0x190>)
 8002fa2:	f003 fb5b 	bl	800665c <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fac:	4836      	ldr	r0, [pc, #216]	; (8003088 <MX_GPIO_Init+0x194>)
 8002fae:	f003 fb55 	bl	800665c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002fb8:	4834      	ldr	r0, [pc, #208]	; (800308c <MX_GPIO_Init+0x198>)
 8002fba:	f003 fb4f 	bl	800665c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f64f 711c 	movw	r1, #65308	; 0xff1c
 8002fc4:	4832      	ldr	r0, [pc, #200]	; (8003090 <MX_GPIO_Init+0x19c>)
 8002fc6:	f003 fb49 	bl	800665c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002fca:	233c      	movs	r3, #60	; 0x3c
 8002fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fd6:	f107 031c 	add.w	r3, r7, #28
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4829      	ldr	r0, [pc, #164]	; (8003084 <MX_GPIO_Init+0x190>)
 8002fde:	f003 f9bb 	bl	8006358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE7 PE8 PE9
                           PE10 PE11 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002fe2:	f64e 73c0 	movw	r3, #61376	; 0xefc0
 8002fe6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ff4:	f107 031c 	add.w	r3, r7, #28
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4822      	ldr	r0, [pc, #136]	; (8003084 <MX_GPIO_Init+0x190>)
 8002ffc:	f003 f9ac 	bl	8006358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003006:	2301      	movs	r3, #1
 8003008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300a:	2300      	movs	r3, #0
 800300c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300e:	2300      	movs	r3, #0
 8003010:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003012:	f107 031c 	add.w	r3, r7, #28
 8003016:	4619      	mov	r1, r3
 8003018:	481b      	ldr	r0, [pc, #108]	; (8003088 <MX_GPIO_Init+0x194>)
 800301a:	f003 f99d 	bl	8006358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800301e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003024:	2301      	movs	r3, #1
 8003026:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003028:	2300      	movs	r3, #0
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800302c:	2300      	movs	r3, #0
 800302e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003030:	f107 031c 	add.w	r3, r7, #28
 8003034:	4619      	mov	r1, r3
 8003036:	4815      	ldr	r0, [pc, #84]	; (800308c <MX_GPIO_Init+0x198>)
 8003038:	f003 f98e 	bl	8006358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD3 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800303c:	f64f 731c 	movw	r3, #65308	; 0xff1c
 8003040:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003042:	2301      	movs	r3, #1
 8003044:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304a:	2300      	movs	r3, #0
 800304c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800304e:	f107 031c 	add.w	r3, r7, #28
 8003052:	4619      	mov	r1, r3
 8003054:	480e      	ldr	r0, [pc, #56]	; (8003090 <MX_GPIO_Init+0x19c>)
 8003056:	f003 f97f 	bl	8006358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800305a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800305e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003060:	2300      	movs	r3, #0
 8003062:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003068:	f107 031c 	add.w	r3, r7, #28
 800306c:	4619      	mov	r1, r3
 800306e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003072:	f003 f971 	bl	8006358 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003076:	bf00      	nop
 8003078:	3730      	adds	r7, #48	; 0x30
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
 8003084:	48001000 	.word	0x48001000
 8003088:	48000800 	.word	0x48000800
 800308c:	48000400 	.word	0x48000400
 8003090:	48000c00 	.word	0x48000c00

08003094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003098:	b672      	cpsid	i
}
 800309a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800309c:	e7fe      	b.n	800309c <Error_Handler+0x8>
	...

080030a0 <HV_on>:
	HAL_GPIO_WritePin(GPIOE, RELAY9, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE, RELAY15, GPIO_PIN_SET); //RESISTOR ON
	HAL_GPIO_WritePin(GPIOE, RELAY10, GPIO_PIN_SET);
	HAL_TIM_Base_Start_IT(&htim2);
}
void HV_on(void){
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, RELAY11, GPIO_PIN_SET); //HIGHSIDE ON
 80030a4:	4814      	ldr	r0, [pc, #80]	; (80030f8 <HV_on+0x58>)
 80030a6:	f008 fe70 	bl	800bd8a <atoi>
 80030aa:	4603      	mov	r3, r0
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2201      	movs	r2, #1
 80030b0:	4619      	mov	r1, r3
 80030b2:	4812      	ldr	r0, [pc, #72]	; (80030fc <HV_on+0x5c>)
 80030b4:	f003 fad2 	bl	800665c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, RELAY16, GPIO_PIN_SET);
 80030b8:	4811      	ldr	r0, [pc, #68]	; (8003100 <HV_on+0x60>)
 80030ba:	f008 fe66 	bl	800bd8a <atoi>
 80030be:	4603      	mov	r3, r0
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	2201      	movs	r2, #1
 80030c4:	4619      	mov	r1, r3
 80030c6:	480d      	ldr	r0, [pc, #52]	; (80030fc <HV_on+0x5c>)
 80030c8:	f003 fac8 	bl	800665c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, RELAY15, GPIO_PIN_RESET); //RESISTOR OFF
 80030cc:	480d      	ldr	r0, [pc, #52]	; (8003104 <HV_on+0x64>)
 80030ce:	f008 fe5c 	bl	800bd8a <atoi>
 80030d2:	4603      	mov	r3, r0
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	2200      	movs	r2, #0
 80030d8:	4619      	mov	r1, r3
 80030da:	4808      	ldr	r0, [pc, #32]	; (80030fc <HV_on+0x5c>)
 80030dc:	f003 fabe 	bl	800665c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, RELAY10, GPIO_PIN_RESET);
 80030e0:	4809      	ldr	r0, [pc, #36]	; (8003108 <HV_on+0x68>)
 80030e2:	f008 fe52 	bl	800bd8a <atoi>
 80030e6:	4603      	mov	r3, r0
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	2200      	movs	r2, #0
 80030ec:	4619      	mov	r1, r3
 80030ee:	4803      	ldr	r0, [pc, #12]	; (80030fc <HV_on+0x5c>)
 80030f0:	f003 fab4 	bl	800665c <HAL_GPIO_WritePin>

}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	0800cce4 	.word	0x0800cce4
 80030fc:	48001000 	.word	0x48001000
 8003100:	0800ccf0 	.word	0x0800ccf0
 8003104:	0800cccc 	.word	0x0800cccc
 8003108:	0800ccd8 	.word	0x0800ccd8

0800310c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003112:	4b0f      	ldr	r3, [pc, #60]	; (8003150 <HAL_MspInit+0x44>)
 8003114:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003116:	4a0e      	ldr	r2, [pc, #56]	; (8003150 <HAL_MspInit+0x44>)
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	6613      	str	r3, [r2, #96]	; 0x60
 800311e:	4b0c      	ldr	r3, [pc, #48]	; (8003150 <HAL_MspInit+0x44>)
 8003120:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	607b      	str	r3, [r7, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800312a:	4b09      	ldr	r3, [pc, #36]	; (8003150 <HAL_MspInit+0x44>)
 800312c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312e:	4a08      	ldr	r2, [pc, #32]	; (8003150 <HAL_MspInit+0x44>)
 8003130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003134:	6593      	str	r3, [r2, #88]	; 0x58
 8003136:	4b06      	ldr	r3, [pc, #24]	; (8003150 <HAL_MspInit+0x44>)
 8003138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800313e:	603b      	str	r3, [r7, #0]
 8003140:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003142:	f006 f9b5 	bl	80094b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40021000 	.word	0x40021000

08003154 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b0a0      	sub	sp, #128	; 0x80
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800315c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	605a      	str	r2, [r3, #4]
 8003166:	609a      	str	r2, [r3, #8]
 8003168:	60da      	str	r2, [r3, #12]
 800316a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800316c:	f107 0318 	add.w	r3, r7, #24
 8003170:	2254      	movs	r2, #84	; 0x54
 8003172:	2100      	movs	r1, #0
 8003174:	4618      	mov	r0, r3
 8003176:	f009 f93b 	bl	800c3f0 <memset>
  if(hadc->Instance==ADC1)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003182:	d160      	bne.n	8003246 <HAL_ADC_MspInit+0xf2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003184:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003188:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800318a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800318e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003190:	f107 0318 	add.w	r3, r7, #24
 8003194:	4618      	mov	r0, r3
 8003196:	f006 fef5 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80031a0:	f7ff ff78 	bl	8003094 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80031a4:	4b5d      	ldr	r3, [pc, #372]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 80031a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a8:	4a5c      	ldr	r2, [pc, #368]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 80031aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80031ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031b0:	4b5a      	ldr	r3, [pc, #360]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 80031b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031b8:	617b      	str	r3, [r7, #20]
 80031ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031bc:	4b57      	ldr	r3, [pc, #348]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 80031be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c0:	4a56      	ldr	r2, [pc, #344]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031c8:	4b54      	ldr	r3, [pc, #336]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 80031ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	693b      	ldr	r3, [r7, #16]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80031d4:	230f      	movs	r3, #15
 80031d6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031d8:	2303      	movs	r3, #3
 80031da:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031dc:	2300      	movs	r3, #0
 80031de:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80031e4:	4619      	mov	r1, r3
 80031e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031ea:	f003 f8b5 	bl	8006358 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80031ee:	4b4c      	ldr	r3, [pc, #304]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 80031f0:	4a4c      	ldr	r2, [pc, #304]	; (8003324 <HAL_ADC_MspInit+0x1d0>)
 80031f2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80031f4:	4b4a      	ldr	r3, [pc, #296]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 80031f6:	2205      	movs	r2, #5
 80031f8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031fa:	4b49      	ldr	r3, [pc, #292]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003200:	4b47      	ldr	r3, [pc, #284]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 8003202:	2200      	movs	r2, #0
 8003204:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003206:	4b46      	ldr	r3, [pc, #280]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 8003208:	2280      	movs	r2, #128	; 0x80
 800320a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800320c:	4b44      	ldr	r3, [pc, #272]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 800320e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003212:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003214:	4b42      	ldr	r3, [pc, #264]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 8003216:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800321a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800321c:	4b40      	ldr	r3, [pc, #256]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 800321e:	2200      	movs	r2, #0
 8003220:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003222:	4b3f      	ldr	r3, [pc, #252]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 8003224:	2200      	movs	r2, #0
 8003226:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003228:	483d      	ldr	r0, [pc, #244]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 800322a:	f002 fbe7 	bl	80059fc <HAL_DMA_Init>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8003234:	f7ff ff2e 	bl	8003094 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a39      	ldr	r2, [pc, #228]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 800323c:	655a      	str	r2, [r3, #84]	; 0x54
 800323e:	4a38      	ldr	r2, [pc, #224]	; (8003320 <HAL_ADC_MspInit+0x1cc>)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 8003244:	e065      	b.n	8003312 <HAL_ADC_MspInit+0x1be>
  else if(hadc->Instance==ADC5)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a37      	ldr	r2, [pc, #220]	; (8003328 <HAL_ADC_MspInit+0x1d4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d160      	bne.n	8003312 <HAL_ADC_MspInit+0x1be>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003254:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003256:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800325a:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800325c:	f107 0318 	add.w	r3, r7, #24
 8003260:	4618      	mov	r0, r3
 8003262:	f006 fe8f 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_ADC_MspInit+0x11c>
      Error_Handler();
 800326c:	f7ff ff12 	bl	8003094 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003270:	4b2a      	ldr	r3, [pc, #168]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 8003272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003274:	4a29      	ldr	r2, [pc, #164]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 8003276:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800327a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800327c:	4b27      	ldr	r3, [pc, #156]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 800327e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003280:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003288:	4b24      	ldr	r3, [pc, #144]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 800328a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800328c:	4a23      	ldr	r2, [pc, #140]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003294:	4b21      	ldr	r3, [pc, #132]	; (800331c <HAL_ADC_MspInit+0x1c8>)
 8003296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80032a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032a4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032a6:	2303      	movs	r3, #3
 80032a8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032aa:	2300      	movs	r3, #0
 80032ac:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032b2:	4619      	mov	r1, r3
 80032b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032b8:	f003 f84e 	bl	8006358 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel5;
 80032bc:	4b1b      	ldr	r3, [pc, #108]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032be:	4a1c      	ldr	r2, [pc, #112]	; (8003330 <HAL_ADC_MspInit+0x1dc>)
 80032c0:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 80032c2:	4b1a      	ldr	r3, [pc, #104]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032c4:	2227      	movs	r2, #39	; 0x27
 80032c6:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032c8:	4b18      	ldr	r3, [pc, #96]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 80032ce:	4b17      	ldr	r3, [pc, #92]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 80032d4:	4b15      	ldr	r3, [pc, #84]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032d6:	2280      	movs	r2, #128	; 0x80
 80032d8:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80032da:	4b14      	ldr	r3, [pc, #80]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032e0:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80032e2:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80032e8:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_NORMAL;
 80032ea:	4b10      	ldr	r3, [pc, #64]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 80032f0:	4b0e      	ldr	r3, [pc, #56]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 80032f6:	480d      	ldr	r0, [pc, #52]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 80032f8:	f002 fb80 	bl	80059fc <HAL_DMA_Init>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_ADC_MspInit+0x1b2>
      Error_Handler();
 8003302:	f7ff fec7 	bl	8003094 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a08      	ldr	r2, [pc, #32]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 800330a:	655a      	str	r2, [r3, #84]	; 0x54
 800330c:	4a07      	ldr	r2, [pc, #28]	; (800332c <HAL_ADC_MspInit+0x1d8>)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003312:	bf00      	nop
 8003314:	3780      	adds	r7, #128	; 0x80
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40021000 	.word	0x40021000
 8003320:	2000020c 	.word	0x2000020c
 8003324:	40020008 	.word	0x40020008
 8003328:	50000600 	.word	0x50000600
 800332c:	2000026c 	.word	0x2000026c
 8003330:	40020058 	.word	0x40020058

08003334 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b0a2      	sub	sp, #136	; 0x88
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800333c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	605a      	str	r2, [r3, #4]
 8003346:	609a      	str	r2, [r3, #8]
 8003348:	60da      	str	r2, [r3, #12]
 800334a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800334c:	f107 0320 	add.w	r3, r7, #32
 8003350:	2254      	movs	r2, #84	; 0x54
 8003352:	2100      	movs	r1, #0
 8003354:	4618      	mov	r0, r3
 8003356:	f009 f84b 	bl	800c3f0 <memset>
  if(hfdcan->Instance==FDCAN1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a6e      	ldr	r2, [pc, #440]	; (8003518 <HAL_FDCAN_MspInit+0x1e4>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d143      	bne.n	80033ec <HAL_FDCAN_MspInit+0xb8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003368:	623b      	str	r3, [r7, #32]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800336a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800336e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003370:	f107 0320 	add.w	r3, r7, #32
 8003374:	4618      	mov	r0, r3
 8003376:	f006 fe05 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8003380:	f7ff fe88 	bl	8003094 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8003384:	4b65      	ldr	r3, [pc, #404]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	3301      	adds	r3, #1
 800338a:	4a64      	ldr	r2, [pc, #400]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 800338c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800338e:	4b63      	ldr	r3, [pc, #396]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d10b      	bne.n	80033ae <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8003396:	4b62      	ldr	r3, [pc, #392]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 8003398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800339a:	4a61      	ldr	r2, [pc, #388]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 800339c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033a0:	6593      	str	r3, [r2, #88]	; 0x58
 80033a2:	4b5f      	ldr	r3, [pc, #380]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80033a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033aa:	61fb      	str	r3, [r7, #28]
 80033ac:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033ae:	4b5c      	ldr	r3, [pc, #368]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80033b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b2:	4a5b      	ldr	r2, [pc, #364]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80033b4:	f043 0308 	orr.w	r3, r3, #8
 80033b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033ba:	4b59      	ldr	r3, [pc, #356]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80033bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033be:	f003 0308 	and.w	r3, r3, #8
 80033c2:	61bb      	str	r3, [r7, #24]
 80033c4:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80033c6:	2303      	movs	r3, #3
 80033c8:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ca:	2302      	movs	r3, #2
 80033cc:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d2:	2300      	movs	r3, #0
 80033d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80033d8:	2309      	movs	r3, #9
 80033da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033de:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80033e2:	4619      	mov	r1, r3
 80033e4:	484f      	ldr	r0, [pc, #316]	; (8003524 <HAL_FDCAN_MspInit+0x1f0>)
 80033e6:	f002 ffb7 	bl	8006358 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 80033ea:	e091      	b.n	8003510 <HAL_FDCAN_MspInit+0x1dc>
  else if(hfdcan->Instance==FDCAN2)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a4d      	ldr	r2, [pc, #308]	; (8003528 <HAL_FDCAN_MspInit+0x1f4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d144      	bne.n	8003480 <HAL_FDCAN_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80033f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033fa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80033fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003400:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003402:	f107 0320 	add.w	r3, r7, #32
 8003406:	4618      	mov	r0, r3
 8003408:	f006 fdbc 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_FDCAN_MspInit+0xe2>
      Error_Handler();
 8003412:	f7ff fe3f 	bl	8003094 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8003416:	4b41      	ldr	r3, [pc, #260]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	3301      	adds	r3, #1
 800341c:	4a3f      	ldr	r2, [pc, #252]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 800341e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8003420:	4b3e      	ldr	r3, [pc, #248]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d10b      	bne.n	8003440 <HAL_FDCAN_MspInit+0x10c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8003428:	4b3d      	ldr	r3, [pc, #244]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 800342a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342c:	4a3c      	ldr	r2, [pc, #240]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 800342e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003432:	6593      	str	r3, [r2, #88]	; 0x58
 8003434:	4b3a      	ldr	r3, [pc, #232]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 8003436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343c:	617b      	str	r3, [r7, #20]
 800343e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003440:	4b37      	ldr	r3, [pc, #220]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 8003442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003444:	4a36      	ldr	r2, [pc, #216]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 8003446:	f043 0302 	orr.w	r3, r3, #2
 800344a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800344c:	4b34      	ldr	r3, [pc, #208]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 800344e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	613b      	str	r3, [r7, #16]
 8003456:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003458:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800345c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345e:	2302      	movs	r3, #2
 8003460:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003462:	2300      	movs	r3, #0
 8003464:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003466:	2300      	movs	r3, #0
 8003468:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800346c:	2309      	movs	r3, #9
 800346e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003472:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003476:	4619      	mov	r1, r3
 8003478:	482c      	ldr	r0, [pc, #176]	; (800352c <HAL_FDCAN_MspInit+0x1f8>)
 800347a:	f002 ff6d 	bl	8006358 <HAL_GPIO_Init>
}
 800347e:	e047      	b.n	8003510 <HAL_FDCAN_MspInit+0x1dc>
  else if(hfdcan->Instance==FDCAN3)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a2a      	ldr	r2, [pc, #168]	; (8003530 <HAL_FDCAN_MspInit+0x1fc>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d142      	bne.n	8003510 <HAL_FDCAN_MspInit+0x1dc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800348a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800348e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8003490:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003494:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003496:	f107 0320 	add.w	r3, r7, #32
 800349a:	4618      	mov	r0, r3
 800349c:	f006 fd72 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_FDCAN_MspInit+0x176>
      Error_Handler();
 80034a6:	f7ff fdf5 	bl	8003094 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80034aa:	4b1c      	ldr	r3, [pc, #112]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	3301      	adds	r3, #1
 80034b0:	4a1a      	ldr	r2, [pc, #104]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 80034b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80034b4:	4b19      	ldr	r3, [pc, #100]	; (800351c <HAL_FDCAN_MspInit+0x1e8>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d10b      	bne.n	80034d4 <HAL_FDCAN_MspInit+0x1a0>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80034bc:	4b18      	ldr	r3, [pc, #96]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80034be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80034c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80034c6:	6593      	str	r3, [r2, #88]	; 0x58
 80034c8:	4b15      	ldr	r3, [pc, #84]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80034ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034d4:	4b12      	ldr	r3, [pc, #72]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80034d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034d8:	4a11      	ldr	r2, [pc, #68]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80034da:	f043 0302 	orr.w	r3, r3, #2
 80034de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034e0:	4b0f      	ldr	r3, [pc, #60]	; (8003520 <HAL_FDCAN_MspInit+0x1ec>)
 80034e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	60bb      	str	r3, [r7, #8]
 80034ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80034ec:	2318      	movs	r3, #24
 80034ee:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f0:	2302      	movs	r3, #2
 80034f2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f4:	2300      	movs	r3, #0
 80034f6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f8:	2300      	movs	r3, #0
 80034fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 80034fe:	230b      	movs	r3, #11
 8003500:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003504:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003508:	4619      	mov	r1, r3
 800350a:	4808      	ldr	r0, [pc, #32]	; (800352c <HAL_FDCAN_MspInit+0x1f8>)
 800350c:	f002 ff24 	bl	8006358 <HAL_GPIO_Init>
}
 8003510:	bf00      	nop
 8003512:	3788      	adds	r7, #136	; 0x88
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40006400 	.word	0x40006400
 800351c:	20000aac 	.word	0x20000aac
 8003520:	40021000 	.word	0x40021000
 8003524:	48000c00 	.word	0x48000c00
 8003528:	40006800 	.word	0x40006800
 800352c:	48000400 	.word	0x48000400
 8003530:	40006c00 	.word	0x40006c00

08003534 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b0a4      	sub	sp, #144	; 0x90
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800353c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	60da      	str	r2, [r3, #12]
 800354a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800354c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003550:	2254      	movs	r2, #84	; 0x54
 8003552:	2100      	movs	r1, #0
 8003554:	4618      	mov	r0, r3
 8003556:	f008 ff4b 	bl	800c3f0 <memset>
  if(hi2c->Instance==I2C1)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a8a      	ldr	r2, [pc, #552]	; (8003788 <HAL_I2C_MspInit+0x254>)
 8003560:	4293      	cmp	r3, r2
 8003562:	f040 80af 	bne.w	80036c4 <HAL_I2C_MspInit+0x190>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003566:	2340      	movs	r3, #64	; 0x40
 8003568:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800356a:	2300      	movs	r3, #0
 800356c:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800356e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003572:	4618      	mov	r0, r3
 8003574:	f006 fd06 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800357e:	f7ff fd89 	bl	8003094 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003582:	4b82      	ldr	r3, [pc, #520]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003586:	4a81      	ldr	r2, [pc, #516]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003588:	f043 0301 	orr.w	r3, r3, #1
 800358c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800358e:	4b7f      	ldr	r3, [pc, #508]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	627b      	str	r3, [r7, #36]	; 0x24
 8003598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800359a:	4b7c      	ldr	r3, [pc, #496]	; (800378c <HAL_I2C_MspInit+0x258>)
 800359c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800359e:	4a7b      	ldr	r2, [pc, #492]	; (800378c <HAL_I2C_MspInit+0x258>)
 80035a0:	f043 0302 	orr.w	r3, r3, #2
 80035a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035a6:	4b79      	ldr	r3, [pc, #484]	; (800378c <HAL_I2C_MspInit+0x258>)
 80035a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	623b      	str	r3, [r7, #32]
 80035b0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80035b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035b6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035b8:	2312      	movs	r3, #18
 80035ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035be:	2300      	movs	r3, #0
 80035c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035c4:	2300      	movs	r3, #0
 80035c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035ca:	2304      	movs	r3, #4
 80035cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035d0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80035d4:	4619      	mov	r1, r3
 80035d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035da:	f002 febd 	bl	8006358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035e2:	2312      	movs	r3, #18
 80035e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ee:	2300      	movs	r3, #0
 80035f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035f4:	2304      	movs	r3, #4
 80035f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035fa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80035fe:	4619      	mov	r1, r3
 8003600:	4863      	ldr	r0, [pc, #396]	; (8003790 <HAL_I2C_MspInit+0x25c>)
 8003602:	f002 fea9 	bl	8006358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003606:	4b61      	ldr	r3, [pc, #388]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003608:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360a:	4a60      	ldr	r2, [pc, #384]	; (800378c <HAL_I2C_MspInit+0x258>)
 800360c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003610:	6593      	str	r3, [r2, #88]	; 0x58
 8003612:	4b5e      	ldr	r3, [pc, #376]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003616:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800361a:	61fb      	str	r3, [r7, #28]
 800361c:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel2;
 800361e:	4b5d      	ldr	r3, [pc, #372]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003620:	4a5d      	ldr	r2, [pc, #372]	; (8003798 <HAL_I2C_MspInit+0x264>)
 8003622:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8003624:	4b5b      	ldr	r3, [pc, #364]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003626:	2210      	movs	r2, #16
 8003628:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800362a:	4b5a      	ldr	r3, [pc, #360]	; (8003794 <HAL_I2C_MspInit+0x260>)
 800362c:	2200      	movs	r2, #0
 800362e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003630:	4b58      	ldr	r3, [pc, #352]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003632:	2200      	movs	r2, #0
 8003634:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003636:	4b57      	ldr	r3, [pc, #348]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003638:	2280      	movs	r2, #128	; 0x80
 800363a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800363c:	4b55      	ldr	r3, [pc, #340]	; (8003794 <HAL_I2C_MspInit+0x260>)
 800363e:	2200      	movs	r2, #0
 8003640:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003642:	4b54      	ldr	r3, [pc, #336]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003644:	2200      	movs	r2, #0
 8003646:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003648:	4b52      	ldr	r3, [pc, #328]	; (8003794 <HAL_I2C_MspInit+0x260>)
 800364a:	2200      	movs	r2, #0
 800364c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800364e:	4b51      	ldr	r3, [pc, #324]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003650:	2200      	movs	r2, #0
 8003652:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003654:	484f      	ldr	r0, [pc, #316]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003656:	f002 f9d1 	bl	80059fc <HAL_DMA_Init>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d001      	beq.n	8003664 <HAL_I2C_MspInit+0x130>
    {
      Error_Handler();
 8003660:	f7ff fd18 	bl	8003094 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a4b      	ldr	r2, [pc, #300]	; (8003794 <HAL_I2C_MspInit+0x260>)
 8003668:	63da      	str	r2, [r3, #60]	; 0x3c
 800366a:	4a4a      	ldr	r2, [pc, #296]	; (8003794 <HAL_I2C_MspInit+0x260>)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel3;
 8003670:	4b4a      	ldr	r3, [pc, #296]	; (800379c <HAL_I2C_MspInit+0x268>)
 8003672:	4a4b      	ldr	r2, [pc, #300]	; (80037a0 <HAL_I2C_MspInit+0x26c>)
 8003674:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8003676:	4b49      	ldr	r3, [pc, #292]	; (800379c <HAL_I2C_MspInit+0x268>)
 8003678:	2211      	movs	r2, #17
 800367a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800367c:	4b47      	ldr	r3, [pc, #284]	; (800379c <HAL_I2C_MspInit+0x268>)
 800367e:	2210      	movs	r2, #16
 8003680:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003682:	4b46      	ldr	r3, [pc, #280]	; (800379c <HAL_I2C_MspInit+0x268>)
 8003684:	2200      	movs	r2, #0
 8003686:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003688:	4b44      	ldr	r3, [pc, #272]	; (800379c <HAL_I2C_MspInit+0x268>)
 800368a:	2280      	movs	r2, #128	; 0x80
 800368c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800368e:	4b43      	ldr	r3, [pc, #268]	; (800379c <HAL_I2C_MspInit+0x268>)
 8003690:	2200      	movs	r2, #0
 8003692:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003694:	4b41      	ldr	r3, [pc, #260]	; (800379c <HAL_I2C_MspInit+0x268>)
 8003696:	2200      	movs	r2, #0
 8003698:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800369a:	4b40      	ldr	r3, [pc, #256]	; (800379c <HAL_I2C_MspInit+0x268>)
 800369c:	2200      	movs	r2, #0
 800369e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036a0:	4b3e      	ldr	r3, [pc, #248]	; (800379c <HAL_I2C_MspInit+0x268>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80036a6:	483d      	ldr	r0, [pc, #244]	; (800379c <HAL_I2C_MspInit+0x268>)
 80036a8:	f002 f9a8 	bl	80059fc <HAL_DMA_Init>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_I2C_MspInit+0x182>
    {
      Error_Handler();
 80036b2:	f7ff fcef 	bl	8003094 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a38      	ldr	r2, [pc, #224]	; (800379c <HAL_I2C_MspInit+0x268>)
 80036ba:	639a      	str	r2, [r3, #56]	; 0x38
 80036bc:	4a37      	ldr	r2, [pc, #220]	; (800379c <HAL_I2C_MspInit+0x268>)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80036c2:	e0dd      	b.n	8003880 <HAL_I2C_MspInit+0x34c>
  else if(hi2c->Instance==I2C2)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a36      	ldr	r2, [pc, #216]	; (80037a4 <HAL_I2C_MspInit+0x270>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d16e      	bne.n	80037ac <HAL_I2C_MspInit+0x278>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80036ce:	2380      	movs	r3, #128	; 0x80
 80036d0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80036d2:	2300      	movs	r3, #0
 80036d4:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036da:	4618      	mov	r0, r3
 80036dc:	f006 fc52 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_I2C_MspInit+0x1b6>
      Error_Handler();
 80036e6:	f7ff fcd5 	bl	8003094 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ea:	4b28      	ldr	r3, [pc, #160]	; (800378c <HAL_I2C_MspInit+0x258>)
 80036ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ee:	4a27      	ldr	r2, [pc, #156]	; (800378c <HAL_I2C_MspInit+0x258>)
 80036f0:	f043 0304 	orr.w	r3, r3, #4
 80036f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036f6:	4b25      	ldr	r3, [pc, #148]	; (800378c <HAL_I2C_MspInit+0x258>)
 80036f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	61bb      	str	r3, [r7, #24]
 8003700:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003702:	4b22      	ldr	r3, [pc, #136]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003706:	4a21      	ldr	r2, [pc, #132]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800370e:	4b1f      	ldr	r3, [pc, #124]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800371a:	2310      	movs	r3, #16
 800371c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800371e:	2312      	movs	r3, #18
 8003720:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003724:	2300      	movs	r3, #0
 8003726:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800372a:	2300      	movs	r3, #0
 800372c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003730:	2304      	movs	r3, #4
 8003732:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003736:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800373a:	4619      	mov	r1, r3
 800373c:	481a      	ldr	r0, [pc, #104]	; (80037a8 <HAL_I2C_MspInit+0x274>)
 800373e:	f002 fe0b 	bl	8006358 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003742:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003746:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003748:	2312      	movs	r3, #18
 800374a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374e:	2300      	movs	r3, #0
 8003750:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003754:	2300      	movs	r3, #0
 8003756:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800375a:	2304      	movs	r3, #4
 800375c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003760:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003764:	4619      	mov	r1, r3
 8003766:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800376a:	f002 fdf5 	bl	8006358 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800376e:	4b07      	ldr	r3, [pc, #28]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003772:	4a06      	ldr	r2, [pc, #24]	; (800378c <HAL_I2C_MspInit+0x258>)
 8003774:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003778:	6593      	str	r3, [r2, #88]	; 0x58
 800377a:	4b04      	ldr	r3, [pc, #16]	; (800378c <HAL_I2C_MspInit+0x258>)
 800377c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	693b      	ldr	r3, [r7, #16]
}
 8003786:	e07b      	b.n	8003880 <HAL_I2C_MspInit+0x34c>
 8003788:	40005400 	.word	0x40005400
 800378c:	40021000 	.word	0x40021000
 8003790:	48000400 	.word	0x48000400
 8003794:	200004f4 	.word	0x200004f4
 8003798:	4002001c 	.word	0x4002001c
 800379c:	20000554 	.word	0x20000554
 80037a0:	40020030 	.word	0x40020030
 80037a4:	40005800 	.word	0x40005800
 80037a8:	48000800 	.word	0x48000800
  else if(hi2c->Instance==I2C3)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a35      	ldr	r2, [pc, #212]	; (8003888 <HAL_I2C_MspInit+0x354>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d164      	bne.n	8003880 <HAL_I2C_MspInit+0x34c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80037b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037ba:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80037bc:	2300      	movs	r3, #0
 80037be:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037c4:	4618      	mov	r0, r3
 80037c6:	f006 fbdd 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <HAL_I2C_MspInit+0x2a0>
      Error_Handler();
 80037d0:	f7ff fc60 	bl	8003094 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037d4:	4b2d      	ldr	r3, [pc, #180]	; (800388c <HAL_I2C_MspInit+0x358>)
 80037d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037d8:	4a2c      	ldr	r2, [pc, #176]	; (800388c <HAL_I2C_MspInit+0x358>)
 80037da:	f043 0304 	orr.w	r3, r3, #4
 80037de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037e0:	4b2a      	ldr	r3, [pc, #168]	; (800388c <HAL_I2C_MspInit+0x358>)
 80037e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80037f0:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037f2:	2312      	movs	r3, #18
 80037f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fe:	2300      	movs	r3, #0
 8003800:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8003804:	2308      	movs	r3, #8
 8003806:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800380a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800380e:	4619      	mov	r1, r3
 8003810:	481f      	ldr	r0, [pc, #124]	; (8003890 <HAL_I2C_MspInit+0x35c>)
 8003812:	f002 fda1 	bl	8006358 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003816:	4b1d      	ldr	r3, [pc, #116]	; (800388c <HAL_I2C_MspInit+0x358>)
 8003818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381a:	4a1c      	ldr	r2, [pc, #112]	; (800388c <HAL_I2C_MspInit+0x358>)
 800381c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003820:	6593      	str	r3, [r2, #88]	; 0x58
 8003822:	4b1a      	ldr	r3, [pc, #104]	; (800388c <HAL_I2C_MspInit+0x358>)
 8003824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003826:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800382a:	60bb      	str	r3, [r7, #8]
 800382c:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Channel4;
 800382e:	4b19      	ldr	r3, [pc, #100]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003830:	4a19      	ldr	r2, [pc, #100]	; (8003898 <HAL_I2C_MspInit+0x364>)
 8003832:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 8003834:	4b17      	ldr	r3, [pc, #92]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003836:	2214      	movs	r2, #20
 8003838:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800383a:	4b16      	ldr	r3, [pc, #88]	; (8003894 <HAL_I2C_MspInit+0x360>)
 800383c:	2200      	movs	r2, #0
 800383e:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003840:	4b14      	ldr	r3, [pc, #80]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003842:	2200      	movs	r2, #0
 8003844:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003846:	4b13      	ldr	r3, [pc, #76]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003848:	2280      	movs	r2, #128	; 0x80
 800384a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800384c:	4b11      	ldr	r3, [pc, #68]	; (8003894 <HAL_I2C_MspInit+0x360>)
 800384e:	2200      	movs	r2, #0
 8003850:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003852:	4b10      	ldr	r3, [pc, #64]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003854:	2200      	movs	r2, #0
 8003856:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8003858:	4b0e      	ldr	r3, [pc, #56]	; (8003894 <HAL_I2C_MspInit+0x360>)
 800385a:	2200      	movs	r2, #0
 800385c:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800385e:	4b0d      	ldr	r3, [pc, #52]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003860:	2200      	movs	r2, #0
 8003862:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8003864:	480b      	ldr	r0, [pc, #44]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003866:	f002 f8c9 	bl	80059fc <HAL_DMA_Init>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <HAL_I2C_MspInit+0x340>
      Error_Handler();
 8003870:	f7ff fc10 	bl	8003094 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a07      	ldr	r2, [pc, #28]	; (8003894 <HAL_I2C_MspInit+0x360>)
 8003878:	63da      	str	r2, [r3, #60]	; 0x3c
 800387a:	4a06      	ldr	r2, [pc, #24]	; (8003894 <HAL_I2C_MspInit+0x360>)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003880:	bf00      	nop
 8003882:	3790      	adds	r7, #144	; 0x90
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40007800 	.word	0x40007800
 800388c:	40021000 	.word	0x40021000
 8003890:	48000800 	.word	0x48000800
 8003894:	200005b4 	.word	0x200005b4
 8003898:	40020044 	.word	0x40020044

0800389c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b0a0      	sub	sp, #128	; 0x80
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	605a      	str	r2, [r3, #4]
 80038ae:	609a      	str	r2, [r3, #8]
 80038b0:	60da      	str	r2, [r3, #12]
 80038b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038b4:	f107 0318 	add.w	r3, r7, #24
 80038b8:	2254      	movs	r2, #84	; 0x54
 80038ba:	2100      	movs	r1, #0
 80038bc:	4618      	mov	r0, r3
 80038be:	f008 fd97 	bl	800c3f0 <memset>
  if(huart->Instance==LPUART1)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a2d      	ldr	r2, [pc, #180]	; (800397c <HAL_UART_MspInit+0xe0>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d152      	bne.n	8003972 <HAL_UART_MspInit+0xd6>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80038cc:	2320      	movs	r3, #32
 80038ce:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 80038d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80038d4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038d6:	f107 0318 	add.w	r3, r7, #24
 80038da:	4618      	mov	r0, r3
 80038dc:	f006 fb52 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80038e6:	f7ff fbd5 	bl	8003094 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80038ea:	4b25      	ldr	r3, [pc, #148]	; (8003980 <HAL_UART_MspInit+0xe4>)
 80038ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ee:	4a24      	ldr	r2, [pc, #144]	; (8003980 <HAL_UART_MspInit+0xe4>)
 80038f0:	f043 0301 	orr.w	r3, r3, #1
 80038f4:	65d3      	str	r3, [r2, #92]	; 0x5c
 80038f6:	4b22      	ldr	r3, [pc, #136]	; (8003980 <HAL_UART_MspInit+0xe4>)
 80038f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	617b      	str	r3, [r7, #20]
 8003900:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003902:	4b1f      	ldr	r3, [pc, #124]	; (8003980 <HAL_UART_MspInit+0xe4>)
 8003904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003906:	4a1e      	ldr	r2, [pc, #120]	; (8003980 <HAL_UART_MspInit+0xe4>)
 8003908:	f043 0304 	orr.w	r3, r3, #4
 800390c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800390e:	4b1c      	ldr	r3, [pc, #112]	; (8003980 <HAL_UART_MspInit+0xe4>)
 8003910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003912:	f003 0304 	and.w	r3, r3, #4
 8003916:	613b      	str	r3, [r7, #16]
 8003918:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800391a:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_UART_MspInit+0xe4>)
 800391c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800391e:	4a18      	ldr	r2, [pc, #96]	; (8003980 <HAL_UART_MspInit+0xe4>)
 8003920:	f043 0302 	orr.w	r3, r3, #2
 8003924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003926:	4b16      	ldr	r3, [pc, #88]	; (8003980 <HAL_UART_MspInit+0xe4>)
 8003928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    PB1     ------> LPUART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003932:	2303      	movs	r3, #3
 8003934:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003936:	2302      	movs	r3, #2
 8003938:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393a:	2300      	movs	r3, #0
 800393c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800393e:	2300      	movs	r3, #0
 8003940:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003942:	2308      	movs	r3, #8
 8003944:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003946:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800394a:	4619      	mov	r1, r3
 800394c:	480d      	ldr	r0, [pc, #52]	; (8003984 <HAL_UART_MspInit+0xe8>)
 800394e:	f002 fd03 	bl	8006358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003952:	2302      	movs	r3, #2
 8003954:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	2302      	movs	r3, #2
 8003958:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800395e:	2300      	movs	r3, #0
 8003960:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003962:	230c      	movs	r3, #12
 8003964:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003966:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800396a:	4619      	mov	r1, r3
 800396c:	4806      	ldr	r0, [pc, #24]	; (8003988 <HAL_UART_MspInit+0xec>)
 800396e:	f002 fcf3 	bl	8006358 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8003972:	bf00      	nop
 8003974:	3780      	adds	r7, #128	; 0x80
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40008000 	.word	0x40008000
 8003980:	40021000 	.word	0x40021000
 8003984:	48000800 	.word	0x48000800
 8003988:	48000400 	.word	0x48000400

0800398c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b08c      	sub	sp, #48	; 0x30
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003994:	f107 031c 	add.w	r3, r7, #28
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	605a      	str	r2, [r3, #4]
 800399e:	609a      	str	r2, [r3, #8]
 80039a0:	60da      	str	r2, [r3, #12]
 80039a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a2f      	ldr	r2, [pc, #188]	; (8003a68 <HAL_SPI_MspInit+0xdc>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d129      	bne.n	8003a02 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80039ae:	4b2f      	ldr	r3, [pc, #188]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 80039b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039b2:	4a2e      	ldr	r2, [pc, #184]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 80039b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039b8:	6613      	str	r3, [r2, #96]	; 0x60
 80039ba:	4b2c      	ldr	r3, [pc, #176]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 80039bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039c2:	61bb      	str	r3, [r7, #24]
 80039c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039c6:	4b29      	ldr	r3, [pc, #164]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 80039c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ca:	4a28      	ldr	r2, [pc, #160]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039d2:	4b26      	ldr	r3, [pc, #152]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 80039d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80039de:	23e0      	movs	r3, #224	; 0xe0
 80039e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e2:	2302      	movs	r3, #2
 80039e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e6:	2300      	movs	r3, #0
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ea:	2300      	movs	r3, #0
 80039ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039ee:	2305      	movs	r3, #5
 80039f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039f2:	f107 031c 	add.w	r3, r7, #28
 80039f6:	4619      	mov	r1, r3
 80039f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039fc:	f002 fcac 	bl	8006358 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003a00:	e02d      	b.n	8003a5e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a1a      	ldr	r2, [pc, #104]	; (8003a70 <HAL_SPI_MspInit+0xe4>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d128      	bne.n	8003a5e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003a0c:	4b17      	ldr	r3, [pc, #92]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a10:	4a16      	ldr	r2, [pc, #88]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 8003a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a16:	6593      	str	r3, [r2, #88]	; 0x58
 8003a18:	4b14      	ldr	r3, [pc, #80]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a20:	613b      	str	r3, [r7, #16]
 8003a22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a24:	4b11      	ldr	r3, [pc, #68]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 8003a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a28:	4a10      	ldr	r2, [pc, #64]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 8003a2a:	f043 0304 	orr.w	r3, r3, #4
 8003a2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a30:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <HAL_SPI_MspInit+0xe0>)
 8003a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a34:	f003 0304 	and.w	r3, r3, #4
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003a3c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a42:	2302      	movs	r3, #2
 8003a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003a4e:	2306      	movs	r3, #6
 8003a50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a52:	f107 031c 	add.w	r3, r7, #28
 8003a56:	4619      	mov	r1, r3
 8003a58:	4806      	ldr	r0, [pc, #24]	; (8003a74 <HAL_SPI_MspInit+0xe8>)
 8003a5a:	f002 fc7d 	bl	8006358 <HAL_GPIO_Init>
}
 8003a5e:	bf00      	nop
 8003a60:	3730      	adds	r7, #48	; 0x30
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	40013000 	.word	0x40013000
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	40003c00 	.word	0x40003c00
 8003a74:	48000800 	.word	0x48000800

08003a78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a88:	d113      	bne.n	8003ab2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <HAL_TIM_Base_MspInit+0x44>)
 8003a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a8e:	4a0b      	ldr	r2, [pc, #44]	; (8003abc <HAL_TIM_Base_MspInit+0x44>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	6593      	str	r3, [r2, #88]	; 0x58
 8003a96:	4b09      	ldr	r3, [pc, #36]	; (8003abc <HAL_TIM_Base_MspInit+0x44>)
 8003a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	201c      	movs	r0, #28
 8003aa8:	f001 ff73 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003aac:	201c      	movs	r0, #28
 8003aae:	f001 ff8a 	bl	80059c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003ab2:	bf00      	nop
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40021000 	.word	0x40021000

08003ac0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b098      	sub	sp, #96	; 0x60
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ac8:	f107 030c 	add.w	r3, r7, #12
 8003acc:	2254      	movs	r2, #84	; 0x54
 8003ace:	2100      	movs	r1, #0
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f008 fc8d 	bl	800c3f0 <memset>
  if(hpcd->Instance==USB)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a11      	ldr	r2, [pc, #68]	; (8003b20 <HAL_PCD_MspInit+0x60>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d11a      	bne.n	8003b16 <HAL_PCD_MspInit+0x56>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ae4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003aea:	f107 030c 	add.w	r3, r7, #12
 8003aee:	4618      	mov	r0, r3
 8003af0:	f006 fa48 	bl	8009f84 <HAL_RCCEx_PeriphCLKConfig>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8003afa:	f7ff facb 	bl	8003094 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003afe:	4b09      	ldr	r3, [pc, #36]	; (8003b24 <HAL_PCD_MspInit+0x64>)
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b02:	4a08      	ldr	r2, [pc, #32]	; (8003b24 <HAL_PCD_MspInit+0x64>)
 8003b04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b08:	6593      	str	r3, [r2, #88]	; 0x58
 8003b0a:	4b06      	ldr	r3, [pc, #24]	; (8003b24 <HAL_PCD_MspInit+0x64>)
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b12:	60bb      	str	r3, [r7, #8]
 8003b14:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8003b16:	bf00      	nop
 8003b18:	3760      	adds	r7, #96	; 0x60
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40005c00 	.word	0x40005c00
 8003b24:	40021000 	.word	0x40021000

08003b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003b2c:	f006 f9c8 	bl	8009ec0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b30:	e7fe      	b.n	8003b30 <NMI_Handler+0x8>

08003b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b32:	b480      	push	{r7}
 8003b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b36:	e7fe      	b.n	8003b36 <HardFault_Handler+0x4>

08003b38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b3c:	e7fe      	b.n	8003b3c <MemManage_Handler+0x4>

08003b3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b42:	e7fe      	b.n	8003b42 <BusFault_Handler+0x4>

08003b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b48:	e7fe      	b.n	8003b48 <UsageFault_Handler+0x4>

08003b4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b4e:	bf00      	nop
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b66:	b480      	push	{r7}
 8003b68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b6a:	bf00      	nop
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b78:	f000 fa96 	bl	80040a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b7c:	bf00      	nop
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003b84:	4802      	ldr	r0, [pc, #8]	; (8003b90 <DMA1_Channel1_IRQHandler+0x10>)
 8003b86:	f002 f8c3 	bl	8005d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003b8a:	bf00      	nop
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	2000020c 	.word	0x2000020c

08003b94 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003b98:	4802      	ldr	r0, [pc, #8]	; (8003ba4 <DMA1_Channel2_IRQHandler+0x10>)
 8003b9a:	f002 f8b9 	bl	8005d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003b9e:	bf00      	nop
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	200004f4 	.word	0x200004f4

08003ba8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003bac:	4802      	ldr	r0, [pc, #8]	; (8003bb8 <DMA1_Channel3_IRQHandler+0x10>)
 8003bae:	f002 f8af 	bl	8005d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003bb2:	bf00      	nop
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	20000554 	.word	0x20000554

08003bbc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8003bc0:	4802      	ldr	r0, [pc, #8]	; (8003bcc <DMA1_Channel4_IRQHandler+0x10>)
 8003bc2:	f002 f8a5 	bl	8005d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003bc6:	bf00      	nop
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	200005b4 	.word	0x200005b4

08003bd0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8003bd4:	4802      	ldr	r0, [pc, #8]	; (8003be0 <DMA1_Channel5_IRQHandler+0x10>)
 8003bd6:	f002 f89b 	bl	8005d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003bda:	bf00      	nop
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	2000026c 	.word	0x2000026c

08003be4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003be8:	4804      	ldr	r0, [pc, #16]	; (8003bfc <TIM2_IRQHandler+0x18>)
 8003bea:	f006 fd4a 	bl	800a682 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim2);
 8003bee:	4803      	ldr	r0, [pc, #12]	; (8003bfc <TIM2_IRQHandler+0x18>)
 8003bf0:	f006 fd18 	bl	800a624 <HAL_TIM_Base_Stop_IT>
  HV_on();
 8003bf4:	f7ff fa54 	bl	80030a0 <HV_on>
  /* USER CODE END TIM2_IRQn 1 */
}
 8003bf8:	bf00      	nop
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	20000780 	.word	0x20000780

08003c00 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b086      	sub	sp, #24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	e00a      	b.n	8003c28 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c12:	f3af 8000 	nop.w
 8003c16:	4601      	mov	r1, r0
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	60ba      	str	r2, [r7, #8]
 8003c1e:	b2ca      	uxtb	r2, r1
 8003c20:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	3301      	adds	r3, #1
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	dbf0      	blt.n	8003c12 <_read+0x12>
  }

  return len;
 8003c30:	687b      	ldr	r3, [r7, #4]
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3718      	adds	r7, #24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b086      	sub	sp, #24
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	60f8      	str	r0, [r7, #12]
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c46:	2300      	movs	r3, #0
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	e009      	b.n	8003c60 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	1c5a      	adds	r2, r3, #1
 8003c50:	60ba      	str	r2, [r7, #8]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	4618      	mov	r0, r3
 8003c56:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	dbf1      	blt.n	8003c4c <_write+0x12>
  }
  return len;
 8003c68:	687b      	ldr	r3, [r7, #4]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <_close>:

int _close(int file)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr

08003c8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c9a:	605a      	str	r2, [r3, #4]
  return 0;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <_isatty>:

int _isatty(int file)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b083      	sub	sp, #12
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003cb2:	2301      	movs	r3, #1
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3714      	adds	r7, #20
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
	...

08003cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ce4:	4a14      	ldr	r2, [pc, #80]	; (8003d38 <_sbrk+0x5c>)
 8003ce6:	4b15      	ldr	r3, [pc, #84]	; (8003d3c <_sbrk+0x60>)
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003cf0:	4b13      	ldr	r3, [pc, #76]	; (8003d40 <_sbrk+0x64>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d102      	bne.n	8003cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003cf8:	4b11      	ldr	r3, [pc, #68]	; (8003d40 <_sbrk+0x64>)
 8003cfa:	4a12      	ldr	r2, [pc, #72]	; (8003d44 <_sbrk+0x68>)
 8003cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <_sbrk+0x64>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4413      	add	r3, r2
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d207      	bcs.n	8003d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d0c:	f008 fbce 	bl	800c4ac <__errno>
 8003d10:	4603      	mov	r3, r0
 8003d12:	220c      	movs	r2, #12
 8003d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d16:	f04f 33ff 	mov.w	r3, #4294967295
 8003d1a:	e009      	b.n	8003d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d1c:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <_sbrk+0x64>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d22:	4b07      	ldr	r3, [pc, #28]	; (8003d40 <_sbrk+0x64>)
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4413      	add	r3, r2
 8003d2a:	4a05      	ldr	r2, [pc, #20]	; (8003d40 <_sbrk+0x64>)
 8003d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3718      	adds	r7, #24
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	20020000 	.word	0x20020000
 8003d3c:	00000400 	.word	0x00000400
 8003d40:	20000ab0 	.word	0x20000ab0
 8003d44:	20000c50 	.word	0x20000c50

08003d48 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003d4c:	4b06      	ldr	r3, [pc, #24]	; (8003d68 <SystemInit+0x20>)
 8003d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d52:	4a05      	ldr	r2, [pc, #20]	; (8003d68 <SystemInit+0x20>)
 8003d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d5c:	bf00      	nop
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	e000ed00 	.word	0xe000ed00

08003d6c <i2c_temp_init>:
volatile int adc5_convert = 0;
volatile int32_t temps[8] = {0};
volatile int32_t pressure[1] = {0};


uint8_t i2c_temp_init(mcp9600_handle_t *handle, mcp9600_address_t addr_pin, mcp9600_thermocouple_type_t type){
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	460b      	mov	r3, r1
 8003d76:	70fb      	strb	r3, [r7, #3]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	70bb      	strb	r3, [r7, #2]
	uint8_t status;

	DRIVER_MCP9600_LINK_INIT(handle, mcp9600_handle_t);
 8003d7c:	221c      	movs	r2, #28
 8003d7e:	2100      	movs	r1, #0
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f008 fb35 	bl	800c3f0 <memset>
	DRIVER_MCP9600_LINK_IIC_INIT(handle, mcp9600_interface_iic_init);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a40      	ldr	r2, [pc, #256]	; (8003e8c <i2c_temp_init+0x120>)
 8003d8a:	601a      	str	r2, [r3, #0]
	DRIVER_MCP9600_LINK_IIC_DEINIT(handle, mcp9600_interface_iic_deinit);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a40      	ldr	r2, [pc, #256]	; (8003e90 <i2c_temp_init+0x124>)
 8003d90:	605a      	str	r2, [r3, #4]
	DRIVER_MCP9600_LINK_IIC_READ_COMMAND(handle, mcp9600_interface_iic_read_cmd);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a3f      	ldr	r2, [pc, #252]	; (8003e94 <i2c_temp_init+0x128>)
 8003d96:	60da      	str	r2, [r3, #12]
	DRIVER_MCP9600_LINK_IIC_WRITE_COMMAND(handle, mcp9600_interface_iic_write_cmd);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a3f      	ldr	r2, [pc, #252]	; (8003e98 <i2c_temp_init+0x12c>)
 8003d9c:	609a      	str	r2, [r3, #8]
	DRIVER_MCP9600_LINK_IIC_DELAY_MS(handle, mcp9600_interface_delay_ms);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a3e      	ldr	r2, [pc, #248]	; (8003e9c <i2c_temp_init+0x130>)
 8003da2:	611a      	str	r2, [r3, #16]
	DRIVER_MCP9600_LINK_DEBUG_PRINT(handle, mcp9600_interface_debug_print);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a3e      	ldr	r2, [pc, #248]	; (8003ea0 <i2c_temp_init+0x134>)
 8003da8:	615a      	str	r2, [r3, #20]

	status = mcp9600_set_addr_pin(handle, addr_pin); //set i2c address
 8003daa:	78fb      	ldrb	r3, [r7, #3]
 8003dac:	4619      	mov	r1, r3
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fe f8c9 	bl	8001f46 <mcp9600_set_addr_pin>
 8003db4:	4603      	mov	r3, r0
 8003db6:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <i2c_temp_init+0x56>
		return 1;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e05f      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_init(handle); //chip init
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7fe f8d4 	bl	8001f70 <mcp9600_init>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <i2c_temp_init+0x6a>
		return 1;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e055      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_set_mode(handle, MCP9600_MODE_NORMAL); //set normal
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7fe fa47 	bl	800226c <mcp9600_set_mode>
 8003dde:	4603      	mov	r3, r0
 8003de0:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d004      	beq.n	8003df2 <i2c_temp_init+0x86>
		(void)mcp9600_deinit(handle);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7fe f94f 	bl	800208c <mcp9600_deinit>
		return 1;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e047      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_set_filter_coefficient(handle, MCP9600_FILTER_COEFFICIENT_0); //set filter
 8003df2:	2100      	movs	r1, #0
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f7fe facd 	bl	8002394 <mcp9600_set_filter_coefficient>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d004      	beq.n	8003e0e <i2c_temp_init+0xa2>
		(void)mcp9600_deinit(handle);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7fe f941 	bl	800208c <mcp9600_deinit>
		return 1;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e039      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_set_thermocouple_type(handle, type); //thermocouple type
 8003e0e:	78bb      	ldrb	r3, [r7, #2]
 8003e10:	4619      	mov	r1, r3
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7fe fa72 	bl	80022fc <mcp9600_set_thermocouple_type>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d004      	beq.n	8003e2c <i2c_temp_init+0xc0>
		(void)mcp9600_deinit(handle);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fe f932 	bl	800208c <mcp9600_deinit>
		return 1;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e02a      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_set_cold_junction_resolution(handle,MCP9600_COLD_JUNCTION_RESOLUTION_0P0625);
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f7fe f984 	bl	800213c <mcp9600_set_cold_junction_resolution>
 8003e34:	4603      	mov	r3, r0
 8003e36:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d004      	beq.n	8003e48 <i2c_temp_init+0xdc>
		(void)mcp9600_deinit(handle);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7fe f924 	bl	800208c <mcp9600_deinit>
		return 1;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e01c      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_set_adc_resolution(handle,MCP9600_ADC_RESOLUTION_12_BIT);
 8003e48:	2103      	movs	r1, #3
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7fe f9c2 	bl	80021d4 <mcp9600_set_adc_resolution>
 8003e50:	4603      	mov	r3, r0
 8003e52:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d004      	beq.n	8003e64 <i2c_temp_init+0xf8>
		(void)mcp9600_deinit(handle);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7fe f916 	bl	800208c <mcp9600_deinit>
		return 1;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e00e      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	status = mcp9600_set_adc_resolution(handle, MCP9600_BURST_MODE_SAMPLE_4);
 8003e64:	2102      	movs	r1, #2
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f7fe f9b4 	bl	80021d4 <mcp9600_set_adc_resolution>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	73fb      	strb	r3, [r7, #15]
	if(status !=0){
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d004      	beq.n	8003e80 <i2c_temp_init+0x114>
		(void)mcp9600_deinit(handle);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7fe f908 	bl	800208c <mcp9600_deinit>
		return 1;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e000      	b.n	8003e82 <i2c_temp_init+0x116>
	}
	return 0;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	08002425 	.word	0x08002425
 8003e90:	08002435 	.word	0x08002435
 8003e94:	08002471 	.word	0x08002471
 8003e98:	08002445 	.word	0x08002445
 8003e9c:	0800249d 	.word	0x0800249d
 8003ea0:	080024b3 	.word	0x080024b3

08003ea4 <tempsensor_init>:
		return 1;
	}
	return 0;
}

uint8_t tempsensor_init(){
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
	uint8_t status;
	status = i2c_temp_init(&MCP_0, MCP9600_ADDRESS_0, MCP9600_THERMOCOUPLE_TYPE_K);
 8003eaa:	2200      	movs	r2, #0
 8003eac:	21c0      	movs	r1, #192	; 0xc0
 8003eae:	4828      	ldr	r0, [pc, #160]	; (8003f50 <tempsensor_init+0xac>)
 8003eb0:	f7ff ff5c 	bl	8003d6c <i2c_temp_init>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	70fb      	strb	r3, [r7, #3]
	if(status !=0){
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <tempsensor_init+0x1e>
		return 1;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e042      	b.n	8003f48 <tempsensor_init+0xa4>
	}
	status = i2c_temp_init(&MCP_1, MCP9600_ADDRESS_1, MCP9600_THERMOCOUPLE_TYPE_K);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	21cc      	movs	r1, #204	; 0xcc
 8003ec6:	4823      	ldr	r0, [pc, #140]	; (8003f54 <tempsensor_init+0xb0>)
 8003ec8:	f7ff ff50 	bl	8003d6c <i2c_temp_init>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	70fb      	strb	r3, [r7, #3]
	if(status !=0){
 8003ed0:	78fb      	ldrb	r3, [r7, #3]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <tempsensor_init+0x36>
		return 1;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e036      	b.n	8003f48 <tempsensor_init+0xa4>
	}
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_result_dma,adc1_count);
 8003eda:	2304      	movs	r3, #4
 8003edc:	461a      	mov	r2, r3
 8003ede:	491e      	ldr	r1, [pc, #120]	; (8003f58 <tempsensor_init+0xb4>)
 8003ee0:	481e      	ldr	r0, [pc, #120]	; (8003f5c <tempsensor_init+0xb8>)
 8003ee2:	f000 fcfb 	bl	80048dc <HAL_ADC_Start_DMA>
	while(adc1_convert == 0){
 8003ee6:	bf00      	nop
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <tempsensor_init+0xbc>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0fb      	beq.n	8003ee8 <tempsensor_init+0x44>
		//will hold until ready used to make sure all temp sensors are connected
	}
	adc1_convert = 0;
 8003ef0:	4b1b      	ldr	r3, [pc, #108]	; (8003f60 <tempsensor_init+0xbc>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < adc1_count; i++){
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	607b      	str	r3, [r7, #4]
 8003efa:	e00b      	b.n	8003f14 <tempsensor_init+0x70>
		if(adc1_result_dma[i] <= 0){
 8003efc:	4a16      	ldr	r2, [pc, #88]	; (8003f58 <tempsensor_init+0xb4>)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <tempsensor_init+0x6a>
			return 1;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e01c      	b.n	8003f48 <tempsensor_init+0xa4>
	for(int i = 0; i < adc1_count; i++){
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	3301      	adds	r3, #1
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	2204      	movs	r2, #4
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	dbef      	blt.n	8003efc <tempsensor_init+0x58>
		}
	}
	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_result_dma,adc5_count);
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	461a      	mov	r2, r3
 8003f20:	4910      	ldr	r1, [pc, #64]	; (8003f64 <tempsensor_init+0xc0>)
 8003f22:	4811      	ldr	r0, [pc, #68]	; (8003f68 <tempsensor_init+0xc4>)
 8003f24:	f000 fcda 	bl	80048dc <HAL_ADC_Start_DMA>
	while(adc5_convert == 0){
 8003f28:	bf00      	nop
 8003f2a:	4b10      	ldr	r3, [pc, #64]	; (8003f6c <tempsensor_init+0xc8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0fb      	beq.n	8003f2a <tempsensor_init+0x86>
			//will hold until ready used to make sure all pressure sensors are connected
	}
	adc5_convert = 0;
 8003f32:	4b0e      	ldr	r3, [pc, #56]	; (8003f6c <tempsensor_init+0xc8>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]
	if(adc5_result_dma[0] <= 0){
 8003f38:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <tempsensor_init+0xc0>)
 8003f3a:	881b      	ldrh	r3, [r3, #0]
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <tempsensor_init+0xa2>
		return 1;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e000      	b.n	8003f48 <tempsensor_init+0xa4>
	}
	return 0;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20000ab4 	.word	0x20000ab4
 8003f54:	20000ad0 	.word	0x20000ad0
 8003f58:	20000aec 	.word	0x20000aec
 8003f5c:	20000134 	.word	0x20000134
 8003f60:	20000af8 	.word	0x20000af8
 8003f64:	20000af4 	.word	0x20000af4
 8003f68:	200001a0 	.word	0x200001a0
 8003f6c:	20000afc 	.word	0x20000afc

08003f70 <HAL_ADC_ConvCpltCallback>:
		return 1; //temp fault
	}
	return 0;
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){ // inidcates which adc is done running conversion and raises flag
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f80:	d102      	bne.n	8003f88 <HAL_ADC_ConvCpltCallback+0x18>
		adc1_convert = 1;
 8003f82:	4b08      	ldr	r3, [pc, #32]	; (8003fa4 <HAL_ADC_ConvCpltCallback+0x34>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
	}
	if(hadc->Instance == ADC5){
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a06      	ldr	r2, [pc, #24]	; (8003fa8 <HAL_ADC_ConvCpltCallback+0x38>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d102      	bne.n	8003f98 <HAL_ADC_ConvCpltCallback+0x28>
		adc5_convert = 1;
 8003f92:	4b06      	ldr	r3, [pc, #24]	; (8003fac <HAL_ADC_ConvCpltCallback+0x3c>)
 8003f94:	2201      	movs	r2, #1
 8003f96:	601a      	str	r2, [r3, #0]
	}

}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	20000af8 	.word	0x20000af8
 8003fa8:	50000600 	.word	0x50000600
 8003fac:	20000afc 	.word	0x20000afc

08003fb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003fb0:	480d      	ldr	r0, [pc, #52]	; (8003fe8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003fb2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003fb4:	f7ff fec8 	bl	8003d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fb8:	480c      	ldr	r0, [pc, #48]	; (8003fec <LoopForever+0x6>)
  ldr r1, =_edata
 8003fba:	490d      	ldr	r1, [pc, #52]	; (8003ff0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003fbc:	4a0d      	ldr	r2, [pc, #52]	; (8003ff4 <LoopForever+0xe>)
  movs r3, #0
 8003fbe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003fc0:	e002      	b.n	8003fc8 <LoopCopyDataInit>

08003fc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fc6:	3304      	adds	r3, #4

08003fc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fcc:	d3f9      	bcc.n	8003fc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fce:	4a0a      	ldr	r2, [pc, #40]	; (8003ff8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003fd0:	4c0a      	ldr	r4, [pc, #40]	; (8003ffc <LoopForever+0x16>)
  movs r3, #0
 8003fd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fd4:	e001      	b.n	8003fda <LoopFillZerobss>

08003fd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fd8:	3204      	adds	r2, #4

08003fda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fdc:	d3fb      	bcc.n	8003fd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003fde:	f008 fa6b 	bl	800c4b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003fe2:	f7fe fabd 	bl	8002560 <main>

08003fe6 <LoopForever>:

LoopForever:
    b LoopForever
 8003fe6:	e7fe      	b.n	8003fe6 <LoopForever>
  ldr   r0, =_estack
 8003fe8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ff0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003ff4:	0800ce74 	.word	0x0800ce74
  ldr r2, =_sbss
 8003ff8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003ffc:	20000c50 	.word	0x20000c50

08004000 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004000:	e7fe      	b.n	8004000 <ADC1_2_IRQHandler>

08004002 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800400c:	2003      	movs	r0, #3
 800400e:	f001 fcb5 	bl	800597c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004012:	200f      	movs	r0, #15
 8004014:	f000 f80e 	bl	8004034 <HAL_InitTick>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d002      	beq.n	8004024 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	71fb      	strb	r3, [r7, #7]
 8004022:	e001      	b.n	8004028 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004024:	f7ff f872 	bl	800310c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004028:	79fb      	ldrb	r3, [r7, #7]

}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
	...

08004034 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800403c:	2300      	movs	r3, #0
 800403e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004040:	4b16      	ldr	r3, [pc, #88]	; (800409c <HAL_InitTick+0x68>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d022      	beq.n	800408e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004048:	4b15      	ldr	r3, [pc, #84]	; (80040a0 <HAL_InitTick+0x6c>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	4b13      	ldr	r3, [pc, #76]	; (800409c <HAL_InitTick+0x68>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004054:	fbb1 f3f3 	udiv	r3, r1, r3
 8004058:	fbb2 f3f3 	udiv	r3, r2, r3
 800405c:	4618      	mov	r0, r3
 800405e:	f001 fcc0 	bl	80059e2 <HAL_SYSTICK_Config>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10f      	bne.n	8004088 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b0f      	cmp	r3, #15
 800406c:	d809      	bhi.n	8004082 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800406e:	2200      	movs	r2, #0
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	f04f 30ff 	mov.w	r0, #4294967295
 8004076:	f001 fc8c 	bl	8005992 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800407a:	4a0a      	ldr	r2, [pc, #40]	; (80040a4 <HAL_InitTick+0x70>)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	e007      	b.n	8004092 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
 8004086:	e004      	b.n	8004092 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	73fb      	strb	r3, [r7, #15]
 800408c:	e001      	b.n	8004092 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004092:	7bfb      	ldrb	r3, [r7, #15]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	20000008 	.word	0x20000008
 80040a0:	20000000 	.word	0x20000000
 80040a4:	20000004 	.word	0x20000004

080040a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040ac:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <HAL_IncTick+0x1c>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	4b05      	ldr	r3, [pc, #20]	; (80040c8 <HAL_IncTick+0x20>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4413      	add	r3, r2
 80040b6:	4a03      	ldr	r2, [pc, #12]	; (80040c4 <HAL_IncTick+0x1c>)
 80040b8:	6013      	str	r3, [r2, #0]
}
 80040ba:	bf00      	nop
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	20000b00 	.word	0x20000b00
 80040c8:	20000008 	.word	0x20000008

080040cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  return uwTick;
 80040d0:	4b03      	ldr	r3, [pc, #12]	; (80040e0 <HAL_GetTick+0x14>)
 80040d2:	681b      	ldr	r3, [r3, #0]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	20000b00 	.word	0x20000b00

080040e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040ec:	f7ff ffee 	bl	80040cc <HAL_GetTick>
 80040f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fc:	d004      	beq.n	8004108 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80040fe:	4b09      	ldr	r3, [pc, #36]	; (8004124 <HAL_Delay+0x40>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	4413      	add	r3, r2
 8004106:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004108:	bf00      	nop
 800410a:	f7ff ffdf 	bl	80040cc <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	429a      	cmp	r2, r3
 8004118:	d8f7      	bhi.n	800410a <HAL_Delay+0x26>
  {
  }
}
 800411a:	bf00      	nop
 800411c:	bf00      	nop
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	20000008 	.word	0x20000008

08004128 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	609a      	str	r2, [r3, #8]
}
 8004142:	bf00      	nop
 8004144:	370c      	adds	r7, #12
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr

0800414e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800414e:	b480      	push	{r7}
 8004150:	b083      	sub	sp, #12
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
 8004156:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	609a      	str	r2, [r3, #8]
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004184:	4618      	mov	r0, r3
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
 800419c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	3360      	adds	r3, #96	; 0x60
 80041a2:	461a      	mov	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	4b08      	ldr	r3, [pc, #32]	; (80041d4 <LL_ADC_SetOffset+0x44>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80041ba:	683a      	ldr	r2, [r7, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	4313      	orrs	r3, r2
 80041c0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80041c8:	bf00      	nop
 80041ca:	371c      	adds	r7, #28
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	03fff000 	.word	0x03fff000

080041d8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3360      	adds	r3, #96	; 0x60
 80041e6:	461a      	mov	r2, r3
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4413      	add	r3, r2
 80041ee:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004204:	b480      	push	{r7}
 8004206:	b087      	sub	sp, #28
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3360      	adds	r3, #96	; 0x60
 8004214:	461a      	mov	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4413      	add	r3, r2
 800421c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	431a      	orrs	r2, r3
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800422e:	bf00      	nop
 8004230:	371c      	adds	r7, #28
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr

0800423a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800423a:	b480      	push	{r7}
 800423c:	b087      	sub	sp, #28
 800423e:	af00      	add	r7, sp, #0
 8004240:	60f8      	str	r0, [r7, #12]
 8004242:	60b9      	str	r1, [r7, #8]
 8004244:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	3360      	adds	r3, #96	; 0x60
 800424a:	461a      	mov	r2, r3
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	431a      	orrs	r2, r3
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004264:	bf00      	nop
 8004266:	371c      	adds	r7, #28
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	3360      	adds	r3, #96	; 0x60
 8004280:	461a      	mov	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	431a      	orrs	r2, r3
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800429a:	bf00      	nop
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	615a      	str	r2, [r3, #20]
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80042e0:	2301      	movs	r3, #1
 80042e2:	e000      	b.n	80042e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b087      	sub	sp, #28
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	3330      	adds	r3, #48	; 0x30
 8004302:	461a      	mov	r2, r3
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	0a1b      	lsrs	r3, r3, #8
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	f003 030c 	and.w	r3, r3, #12
 800430e:	4413      	add	r3, r2
 8004310:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	211f      	movs	r1, #31
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	401a      	ands	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	0e9b      	lsrs	r3, r3, #26
 800432a:	f003 011f 	and.w	r1, r3, #31
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	f003 031f 	and.w	r3, r3, #31
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	431a      	orrs	r2, r3
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800433e:	bf00      	nop
 8004340:	371c      	adds	r7, #28
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr

0800434a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800434a:	b480      	push	{r7}
 800434c:	b087      	sub	sp, #28
 800434e:	af00      	add	r7, sp, #0
 8004350:	60f8      	str	r0, [r7, #12]
 8004352:	60b9      	str	r1, [r7, #8]
 8004354:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	3314      	adds	r3, #20
 800435a:	461a      	mov	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	0e5b      	lsrs	r3, r3, #25
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	f003 0304 	and.w	r3, r3, #4
 8004366:	4413      	add	r3, r2
 8004368:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	0d1b      	lsrs	r3, r3, #20
 8004372:	f003 031f 	and.w	r3, r3, #31
 8004376:	2107      	movs	r1, #7
 8004378:	fa01 f303 	lsl.w	r3, r1, r3
 800437c:	43db      	mvns	r3, r3
 800437e:	401a      	ands	r2, r3
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	0d1b      	lsrs	r3, r3, #20
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	fa01 f303 	lsl.w	r3, r1, r3
 800438e:	431a      	orrs	r2, r3
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004394:	bf00      	nop
 8004396:	371c      	adds	r7, #28
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b8:	43db      	mvns	r3, r3
 80043ba:	401a      	ands	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f003 0318 	and.w	r3, r3, #24
 80043c2:	4908      	ldr	r1, [pc, #32]	; (80043e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80043c4:	40d9      	lsrs	r1, r3
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	400b      	ands	r3, r1
 80043ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ce:	431a      	orrs	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80043d6:	bf00      	nop
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	0007ffff 	.word	0x0007ffff

080043e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 031f 	and.w	r3, r3, #31
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004414:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6093      	str	r3, [r2, #8]
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004438:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800443c:	d101      	bne.n	8004442 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800443e:	2301      	movs	r3, #1
 8004440:	e000      	b.n	8004444 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004460:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004464:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004488:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800448c:	d101      	bne.n	8004492 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800448e:	2301      	movs	r3, #1
 8004490:	e000      	b.n	8004494 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004492:	2300      	movs	r3, #0
}
 8004494:	4618      	mov	r0, r3
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80044b4:	f043 0201 	orr.w	r2, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d101      	bne.n	80044e0 <LL_ADC_IsEnabled+0x18>
 80044dc:	2301      	movs	r3, #1
 80044de:	e000      	b.n	80044e2 <LL_ADC_IsEnabled+0x1a>
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004502:	f043 0204 	orr.w	r2, r3, #4
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 0304 	and.w	r3, r3, #4
 8004526:	2b04      	cmp	r3, #4
 8004528:	d101      	bne.n	800452e <LL_ADC_REG_IsConversionOngoing+0x18>
 800452a:	2301      	movs	r3, #1
 800452c:	e000      	b.n	8004530 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b08      	cmp	r3, #8
 800454e:	d101      	bne.n	8004554 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004550:	2301      	movs	r3, #1
 8004552:	e000      	b.n	8004556 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
	...

08004564 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004564:	b590      	push	{r4, r7, lr}
 8004566:	b089      	sub	sp, #36	; 0x24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800456c:	2300      	movs	r3, #0
 800456e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e1a9      	b.n	80048d2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004588:	2b00      	cmp	r3, #0
 800458a:	d109      	bne.n	80045a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7fe fde1 	bl	8003154 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff ff3f 	bl	8004428 <LL_ADC_IsDeepPowerDownEnabled>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d004      	beq.n	80045ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff ff25 	bl	8004404 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4618      	mov	r0, r3
 80045c0:	f7ff ff5a 	bl	8004478 <LL_ADC_IsInternalRegulatorEnabled>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d115      	bne.n	80045f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7ff ff3e 	bl	8004450 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045d4:	4b9c      	ldr	r3, [pc, #624]	; (8004848 <HAL_ADC_Init+0x2e4>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	099b      	lsrs	r3, r3, #6
 80045da:	4a9c      	ldr	r2, [pc, #624]	; (800484c <HAL_ADC_Init+0x2e8>)
 80045dc:	fba2 2303 	umull	r2, r3, r2, r3
 80045e0:	099b      	lsrs	r3, r3, #6
 80045e2:	3301      	adds	r3, #1
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045e8:	e002      	b.n	80045f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f9      	bne.n	80045ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7ff ff3c 	bl	8004478 <LL_ADC_IsInternalRegulatorEnabled>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10d      	bne.n	8004622 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800460a:	f043 0210 	orr.w	r2, r3, #16
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004616:	f043 0201 	orr.w	r2, r3, #1
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff ff75 	bl	8004516 <LL_ADC_REG_IsConversionOngoing>
 800462c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004632:	f003 0310 	and.w	r3, r3, #16
 8004636:	2b00      	cmp	r3, #0
 8004638:	f040 8142 	bne.w	80048c0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	2b00      	cmp	r3, #0
 8004640:	f040 813e 	bne.w	80048c0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004648:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800464c:	f043 0202 	orr.w	r2, r3, #2
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff ff35 	bl	80044c8 <LL_ADC_IsEnabled>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d141      	bne.n	80046e8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800466c:	d004      	beq.n	8004678 <HAL_ADC_Init+0x114>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a77      	ldr	r2, [pc, #476]	; (8004850 <HAL_ADC_Init+0x2ec>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d10f      	bne.n	8004698 <HAL_ADC_Init+0x134>
 8004678:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800467c:	f7ff ff24 	bl	80044c8 <LL_ADC_IsEnabled>
 8004680:	4604      	mov	r4, r0
 8004682:	4873      	ldr	r0, [pc, #460]	; (8004850 <HAL_ADC_Init+0x2ec>)
 8004684:	f7ff ff20 	bl	80044c8 <LL_ADC_IsEnabled>
 8004688:	4603      	mov	r3, r0
 800468a:	4323      	orrs	r3, r4
 800468c:	2b00      	cmp	r3, #0
 800468e:	bf0c      	ite	eq
 8004690:	2301      	moveq	r3, #1
 8004692:	2300      	movne	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	e012      	b.n	80046be <HAL_ADC_Init+0x15a>
 8004698:	486e      	ldr	r0, [pc, #440]	; (8004854 <HAL_ADC_Init+0x2f0>)
 800469a:	f7ff ff15 	bl	80044c8 <LL_ADC_IsEnabled>
 800469e:	4604      	mov	r4, r0
 80046a0:	486d      	ldr	r0, [pc, #436]	; (8004858 <HAL_ADC_Init+0x2f4>)
 80046a2:	f7ff ff11 	bl	80044c8 <LL_ADC_IsEnabled>
 80046a6:	4603      	mov	r3, r0
 80046a8:	431c      	orrs	r4, r3
 80046aa:	486c      	ldr	r0, [pc, #432]	; (800485c <HAL_ADC_Init+0x2f8>)
 80046ac:	f7ff ff0c 	bl	80044c8 <LL_ADC_IsEnabled>
 80046b0:	4603      	mov	r3, r0
 80046b2:	4323      	orrs	r3, r4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	bf0c      	ite	eq
 80046b8:	2301      	moveq	r3, #1
 80046ba:	2300      	movne	r3, #0
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d012      	beq.n	80046e8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046ca:	d004      	beq.n	80046d6 <HAL_ADC_Init+0x172>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a5f      	ldr	r2, [pc, #380]	; (8004850 <HAL_ADC_Init+0x2ec>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d101      	bne.n	80046da <HAL_ADC_Init+0x176>
 80046d6:	4a62      	ldr	r2, [pc, #392]	; (8004860 <HAL_ADC_Init+0x2fc>)
 80046d8:	e000      	b.n	80046dc <HAL_ADC_Init+0x178>
 80046da:	4a62      	ldr	r2, [pc, #392]	; (8004864 <HAL_ADC_Init+0x300>)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	4619      	mov	r1, r3
 80046e2:	4610      	mov	r0, r2
 80046e4:	f7ff fd20 	bl	8004128 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	7f5b      	ldrb	r3, [r3, #29]
 80046ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80046f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80046f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80046fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004706:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004708:	4313      	orrs	r3, r2
 800470a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004712:	2b01      	cmp	r3, #1
 8004714:	d106      	bne.n	8004724 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471a:	3b01      	subs	r3, #1
 800471c:	045b      	lsls	r3, r3, #17
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	4313      	orrs	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	2b00      	cmp	r3, #0
 800472a:	d009      	beq.n	8004740 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004730:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004738:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4313      	orrs	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68da      	ldr	r2, [r3, #12]
 8004746:	4b48      	ldr	r3, [pc, #288]	; (8004868 <HAL_ADC_Init+0x304>)
 8004748:	4013      	ands	r3, r2
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	69b9      	ldr	r1, [r7, #24]
 8004750:	430b      	orrs	r3, r1
 8004752:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f7ff fee4 	bl	800453c <LL_ADC_INJ_IsConversionOngoing>
 8004774:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d17f      	bne.n	800487c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d17c      	bne.n	800487c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004786:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800478e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004790:	4313      	orrs	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800479e:	f023 0302 	bic.w	r3, r3, #2
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6812      	ldr	r2, [r2, #0]
 80047a6:	69b9      	ldr	r1, [r7, #24]
 80047a8:	430b      	orrs	r3, r1
 80047aa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d017      	beq.n	80047e4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	691a      	ldr	r2, [r3, #16]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80047c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80047cc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80047d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6911      	ldr	r1, [r2, #16]
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	6812      	ldr	r2, [r2, #0]
 80047dc:	430b      	orrs	r3, r1
 80047de:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80047e2:	e013      	b.n	800480c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	691a      	ldr	r2, [r3, #16]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80047f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004804:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004808:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004812:	2b01      	cmp	r3, #1
 8004814:	d12a      	bne.n	800486c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004820:	f023 0304 	bic.w	r3, r3, #4
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800482c:	4311      	orrs	r1, r2
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004832:	4311      	orrs	r1, r2
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004838:	430a      	orrs	r2, r1
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0201 	orr.w	r2, r2, #1
 8004844:	611a      	str	r2, [r3, #16]
 8004846:	e019      	b.n	800487c <HAL_ADC_Init+0x318>
 8004848:	20000000 	.word	0x20000000
 800484c:	053e2d63 	.word	0x053e2d63
 8004850:	50000100 	.word	0x50000100
 8004854:	50000400 	.word	0x50000400
 8004858:	50000500 	.word	0x50000500
 800485c:	50000600 	.word	0x50000600
 8004860:	50000300 	.word	0x50000300
 8004864:	50000700 	.word	0x50000700
 8004868:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691a      	ldr	r2, [r3, #16]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0201 	bic.w	r2, r2, #1
 800487a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d10c      	bne.n	800489e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488a:	f023 010f 	bic.w	r1, r3, #15
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	1e5a      	subs	r2, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	631a      	str	r2, [r3, #48]	; 0x30
 800489c:	e007      	b.n	80048ae <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 020f 	bic.w	r2, r2, #15
 80048ac:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b2:	f023 0303 	bic.w	r3, r3, #3
 80048b6:	f043 0201 	orr.w	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80048be:	e007      	b.n	80048d0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048c4:	f043 0210 	orr.w	r2, r3, #16
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80048d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3724      	adds	r7, #36	; 0x24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd90      	pop	{r4, r7, pc}
 80048da:	bf00      	nop

080048dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048f0:	d004      	beq.n	80048fc <HAL_ADC_Start_DMA+0x20>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a5a      	ldr	r2, [pc, #360]	; (8004a60 <HAL_ADC_Start_DMA+0x184>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d101      	bne.n	8004900 <HAL_ADC_Start_DMA+0x24>
 80048fc:	4b59      	ldr	r3, [pc, #356]	; (8004a64 <HAL_ADC_Start_DMA+0x188>)
 80048fe:	e000      	b.n	8004902 <HAL_ADC_Start_DMA+0x26>
 8004900:	4b59      	ldr	r3, [pc, #356]	; (8004a68 <HAL_ADC_Start_DMA+0x18c>)
 8004902:	4618      	mov	r0, r3
 8004904:	f7ff fd70 	bl	80043e8 <LL_ADC_GetMultimode>
 8004908:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f7ff fe01 	bl	8004516 <LL_ADC_REG_IsConversionOngoing>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	f040 809b 	bne.w	8004a52 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004922:	2b01      	cmp	r3, #1
 8004924:	d101      	bne.n	800492a <HAL_ADC_Start_DMA+0x4e>
 8004926:	2302      	movs	r3, #2
 8004928:	e096      	b.n	8004a58 <HAL_ADC_Start_DMA+0x17c>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a4d      	ldr	r2, [pc, #308]	; (8004a6c <HAL_ADC_Start_DMA+0x190>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d008      	beq.n	800494e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d005      	beq.n	800494e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	2b05      	cmp	r3, #5
 8004946:	d002      	beq.n	800494e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	2b09      	cmp	r3, #9
 800494c:	d17a      	bne.n	8004a44 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 fcec 	bl	800532c <ADC_Enable>
 8004954:	4603      	mov	r3, r0
 8004956:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004958:	7dfb      	ldrb	r3, [r7, #23]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d16d      	bne.n	8004a3a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004962:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004966:	f023 0301 	bic.w	r3, r3, #1
 800496a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a3a      	ldr	r2, [pc, #232]	; (8004a60 <HAL_ADC_Start_DMA+0x184>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d009      	beq.n	8004990 <HAL_ADC_Start_DMA+0xb4>
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a3b      	ldr	r2, [pc, #236]	; (8004a70 <HAL_ADC_Start_DMA+0x194>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d002      	beq.n	800498c <HAL_ADC_Start_DMA+0xb0>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	e003      	b.n	8004994 <HAL_ADC_Start_DMA+0xb8>
 800498c:	4b39      	ldr	r3, [pc, #228]	; (8004a74 <HAL_ADC_Start_DMA+0x198>)
 800498e:	e001      	b.n	8004994 <HAL_ADC_Start_DMA+0xb8>
 8004990:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	6812      	ldr	r2, [r2, #0]
 8004998:	4293      	cmp	r3, r2
 800499a:	d002      	beq.n	80049a2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d105      	bne.n	80049ae <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d006      	beq.n	80049c8 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049be:	f023 0206 	bic.w	r2, r3, #6
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	661a      	str	r2, [r3, #96]	; 0x60
 80049c6:	e002      	b.n	80049ce <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d2:	4a29      	ldr	r2, [pc, #164]	; (8004a78 <HAL_ADC_Start_DMA+0x19c>)
 80049d4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049da:	4a28      	ldr	r2, [pc, #160]	; (8004a7c <HAL_ADC_Start_DMA+0x1a0>)
 80049dc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e2:	4a27      	ldr	r2, [pc, #156]	; (8004a80 <HAL_ADC_Start_DMA+0x1a4>)
 80049e4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	221c      	movs	r2, #28
 80049ec:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f042 0210 	orr.w	r2, r2, #16
 8004a04:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68da      	ldr	r2, [r3, #12]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f042 0201 	orr.w	r2, r2, #1
 8004a14:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	3340      	adds	r3, #64	; 0x40
 8004a20:	4619      	mov	r1, r3
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f001 f891 	bl	8005b4c <HAL_DMA_Start_IT>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7ff fd5b 	bl	80044ee <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004a38:	e00d      	b.n	8004a56 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8004a42:	e008      	b.n	8004a56 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004a50:	e001      	b.n	8004a56 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004a52:	2302      	movs	r3, #2
 8004a54:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	50000100 	.word	0x50000100
 8004a64:	50000300 	.word	0x50000300
 8004a68:	50000700 	.word	0x50000700
 8004a6c:	50000600 	.word	0x50000600
 8004a70:	50000500 	.word	0x50000500
 8004a74:	50000400 	.word	0x50000400
 8004a78:	08005459 	.word	0x08005459
 8004a7c:	08005531 	.word	0x08005531
 8004a80:	0800554d 	.word	0x0800554d

08004a84 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b0b6      	sub	sp, #216	; 0xd8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d102      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x24>
 8004aca:	2302      	movs	r3, #2
 8004acc:	f000 bc13 	b.w	80052f6 <HAL_ADC_ConfigChannel+0x84a>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4618      	mov	r0, r3
 8004ade:	f7ff fd1a 	bl	8004516 <LL_ADC_REG_IsConversionOngoing>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f040 83f3 	bne.w	80052d0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	6859      	ldr	r1, [r3, #4]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	461a      	mov	r2, r3
 8004af8:	f7ff fbfb 	bl	80042f2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7ff fd08 	bl	8004516 <LL_ADC_REG_IsConversionOngoing>
 8004b06:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7ff fd14 	bl	800453c <LL_ADC_INJ_IsConversionOngoing>
 8004b14:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b18:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f040 81d9 	bne.w	8004ed4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004b22:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f040 81d4 	bne.w	8004ed4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b34:	d10f      	bne.n	8004b56 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	4619      	mov	r1, r3
 8004b42:	f7ff fc02 	bl	800434a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7ff fba9 	bl	80042a6 <LL_ADC_SetSamplingTimeCommonConfig>
 8004b54:	e00e      	b.n	8004b74 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6818      	ldr	r0, [r3, #0]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	6819      	ldr	r1, [r3, #0]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f7ff fbf1 	bl	800434a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7ff fb99 	bl	80042a6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	695a      	ldr	r2, [r3, #20]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	08db      	lsrs	r3, r3, #3
 8004b80:	f003 0303 	and.w	r3, r3, #3
 8004b84:	005b      	lsls	r3, r3, #1
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d022      	beq.n	8004bdc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6818      	ldr	r0, [r3, #0]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	6919      	ldr	r1, [r3, #16]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004ba6:	f7ff faf3 	bl	8004190 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6818      	ldr	r0, [r3, #0]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	6919      	ldr	r1, [r3, #16]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f7ff fb3f 	bl	800423a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6818      	ldr	r0, [r3, #0]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d102      	bne.n	8004bd2 <HAL_ADC_ConfigChannel+0x126>
 8004bcc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bd0:	e000      	b.n	8004bd4 <HAL_ADC_ConfigChannel+0x128>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f7ff fb4b 	bl	8004270 <LL_ADC_SetOffsetSaturation>
 8004bda:	e17b      	b.n	8004ed4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2100      	movs	r1, #0
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff faf8 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004be8:	4603      	mov	r3, r0
 8004bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10a      	bne.n	8004c08 <HAL_ADC_ConfigChannel+0x15c>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7ff faed 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	0e9b      	lsrs	r3, r3, #26
 8004c02:	f003 021f 	and.w	r2, r3, #31
 8004c06:	e01e      	b.n	8004c46 <HAL_ADC_ConfigChannel+0x19a>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fae2 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004c14:	4603      	mov	r3, r0
 8004c16:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004c1e:	fa93 f3a3 	rbit	r3, r3
 8004c22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004c26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004c2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004c36:	2320      	movs	r3, #32
 8004c38:	e004      	b.n	8004c44 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004c3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004c3e:	fab3 f383 	clz	r3, r3
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d105      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x1b2>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	0e9b      	lsrs	r3, r3, #26
 8004c58:	f003 031f 	and.w	r3, r3, #31
 8004c5c:	e018      	b.n	8004c90 <HAL_ADC_ConfigChannel+0x1e4>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004c6a:	fa93 f3a3 	rbit	r3, r3
 8004c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004c72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004c76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004c7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004c82:	2320      	movs	r3, #32
 8004c84:	e004      	b.n	8004c90 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004c86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004c8a:	fab3 f383 	clz	r3, r3
 8004c8e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d106      	bne.n	8004ca2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	2100      	movs	r1, #0
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff fab1 	bl	8004204 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2101      	movs	r1, #1
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff fa95 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10a      	bne.n	8004cce <HAL_ADC_ConfigChannel+0x222>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7ff fa8a 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	0e9b      	lsrs	r3, r3, #26
 8004cc8:	f003 021f 	and.w	r2, r3, #31
 8004ccc:	e01e      	b.n	8004d0c <HAL_ADC_ConfigChannel+0x260>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff fa7f 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004ce4:	fa93 f3a3 	rbit	r3, r3
 8004ce8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004cec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004cf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004cfc:	2320      	movs	r3, #32
 8004cfe:	e004      	b.n	8004d0a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004d00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004d04:	fab3 f383 	clz	r3, r3
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d105      	bne.n	8004d24 <HAL_ADC_ConfigChannel+0x278>
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	0e9b      	lsrs	r3, r3, #26
 8004d1e:	f003 031f 	and.w	r3, r3, #31
 8004d22:	e018      	b.n	8004d56 <HAL_ADC_ConfigChannel+0x2aa>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004d30:	fa93 f3a3 	rbit	r3, r3
 8004d34:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004d38:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004d3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004d40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004d48:	2320      	movs	r3, #32
 8004d4a:	e004      	b.n	8004d56 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004d4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004d50:	fab3 f383 	clz	r3, r3
 8004d54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d106      	bne.n	8004d68 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	2101      	movs	r1, #1
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7ff fa4e 	bl	8004204 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff fa32 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004d74:	4603      	mov	r3, r0
 8004d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10a      	bne.n	8004d94 <HAL_ADC_ConfigChannel+0x2e8>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2102      	movs	r1, #2
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7ff fa27 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	0e9b      	lsrs	r3, r3, #26
 8004d8e:	f003 021f 	and.w	r2, r3, #31
 8004d92:	e01e      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0x326>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2102      	movs	r1, #2
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff fa1c 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004db2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004db6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004dba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	e004      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004dc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004dca:	fab3 f383 	clz	r3, r3
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d105      	bne.n	8004dea <HAL_ADC_ConfigChannel+0x33e>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	0e9b      	lsrs	r3, r3, #26
 8004de4:	f003 031f 	and.w	r3, r3, #31
 8004de8:	e016      	b.n	8004e18 <HAL_ADC_ConfigChannel+0x36c>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004df6:	fa93 f3a3 	rbit	r3, r3
 8004dfa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004dfc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004dfe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004e02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004e0a:	2320      	movs	r3, #32
 8004e0c:	e004      	b.n	8004e18 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004e0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e12:	fab3 f383 	clz	r3, r3
 8004e16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d106      	bne.n	8004e2a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2200      	movs	r2, #0
 8004e22:	2102      	movs	r1, #2
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff f9ed 	bl	8004204 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2103      	movs	r1, #3
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff f9d1 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004e36:	4603      	mov	r3, r0
 8004e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10a      	bne.n	8004e56 <HAL_ADC_ConfigChannel+0x3aa>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2103      	movs	r1, #3
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7ff f9c6 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	0e9b      	lsrs	r3, r3, #26
 8004e50:	f003 021f 	and.w	r2, r3, #31
 8004e54:	e017      	b.n	8004e86 <HAL_ADC_ConfigChannel+0x3da>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2103      	movs	r1, #3
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff f9bb 	bl	80041d8 <LL_ADC_GetOffsetChannel>
 8004e62:	4603      	mov	r3, r0
 8004e64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e68:	fa93 f3a3 	rbit	r3, r3
 8004e6c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004e6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e70:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004e72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004e78:	2320      	movs	r3, #32
 8004e7a:	e003      	b.n	8004e84 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004e7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e7e:	fab3 f383 	clz	r3, r3
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d105      	bne.n	8004e9e <HAL_ADC_ConfigChannel+0x3f2>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	0e9b      	lsrs	r3, r3, #26
 8004e98:	f003 031f 	and.w	r3, r3, #31
 8004e9c:	e011      	b.n	8004ec2 <HAL_ADC_ConfigChannel+0x416>
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ea6:	fa93 f3a3 	rbit	r3, r3
 8004eaa:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004eac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004eae:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004eb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004eb6:	2320      	movs	r3, #32
 8004eb8:	e003      	b.n	8004ec2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ebc:	fab3 f383 	clz	r3, r3
 8004ec0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d106      	bne.n	8004ed4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	2103      	movs	r1, #3
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7ff f998 	bl	8004204 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7ff faf5 	bl	80044c8 <LL_ADC_IsEnabled>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f040 813d 	bne.w	8005160 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6818      	ldr	r0, [r3, #0]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	6819      	ldr	r1, [r3, #0]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	f7ff fa54 	bl	80043a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	4aa2      	ldr	r2, [pc, #648]	; (8005188 <HAL_ADC_ConfigChannel+0x6dc>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	f040 812e 	bne.w	8005160 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10b      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x480>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	0e9b      	lsrs	r3, r3, #26
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	f003 031f 	and.w	r3, r3, #31
 8004f20:	2b09      	cmp	r3, #9
 8004f22:	bf94      	ite	ls
 8004f24:	2301      	movls	r3, #1
 8004f26:	2300      	movhi	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	e019      	b.n	8004f60 <HAL_ADC_ConfigChannel+0x4b4>
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f34:	fa93 f3a3 	rbit	r3, r3
 8004f38:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004f3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f3c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004f3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004f44:	2320      	movs	r3, #32
 8004f46:	e003      	b.n	8004f50 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004f48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f4a:	fab3 f383 	clz	r3, r3
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	3301      	adds	r3, #1
 8004f52:	f003 031f 	and.w	r3, r3, #31
 8004f56:	2b09      	cmp	r3, #9
 8004f58:	bf94      	ite	ls
 8004f5a:	2301      	movls	r3, #1
 8004f5c:	2300      	movhi	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d079      	beq.n	8005058 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d107      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x4d4>
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	0e9b      	lsrs	r3, r3, #26
 8004f76:	3301      	adds	r3, #1
 8004f78:	069b      	lsls	r3, r3, #26
 8004f7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f7e:	e015      	b.n	8004fac <HAL_ADC_ConfigChannel+0x500>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f88:	fa93 f3a3 	rbit	r3, r3
 8004f8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004f8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f90:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004f92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004f98:	2320      	movs	r3, #32
 8004f9a:	e003      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004f9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	069b      	lsls	r3, r3, #26
 8004fa8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d109      	bne.n	8004fcc <HAL_ADC_ConfigChannel+0x520>
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	0e9b      	lsrs	r3, r3, #26
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	f003 031f 	and.w	r3, r3, #31
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fca:	e017      	b.n	8004ffc <HAL_ADC_ConfigChannel+0x550>
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fd4:	fa93 f3a3 	rbit	r3, r3
 8004fd8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fdc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004fde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004fe4:	2320      	movs	r3, #32
 8004fe6:	e003      	b.n	8004ff0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004fe8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fea:	fab3 f383 	clz	r3, r3
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	f003 031f 	and.w	r3, r3, #31
 8004ff6:	2101      	movs	r1, #1
 8004ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffc:	ea42 0103 	orr.w	r1, r2, r3
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10a      	bne.n	8005022 <HAL_ADC_ConfigChannel+0x576>
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	0e9b      	lsrs	r3, r3, #26
 8005012:	3301      	adds	r3, #1
 8005014:	f003 021f 	and.w	r2, r3, #31
 8005018:	4613      	mov	r3, r2
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	4413      	add	r3, r2
 800501e:	051b      	lsls	r3, r3, #20
 8005020:	e018      	b.n	8005054 <HAL_ADC_ConfigChannel+0x5a8>
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502a:	fa93 f3a3 	rbit	r3, r3
 800502e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005032:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005034:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800503a:	2320      	movs	r3, #32
 800503c:	e003      	b.n	8005046 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800503e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005040:	fab3 f383 	clz	r3, r3
 8005044:	b2db      	uxtb	r3, r3
 8005046:	3301      	adds	r3, #1
 8005048:	f003 021f 	and.w	r2, r3, #31
 800504c:	4613      	mov	r3, r2
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	4413      	add	r3, r2
 8005052:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005054:	430b      	orrs	r3, r1
 8005056:	e07e      	b.n	8005156 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005060:	2b00      	cmp	r3, #0
 8005062:	d107      	bne.n	8005074 <HAL_ADC_ConfigChannel+0x5c8>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	0e9b      	lsrs	r3, r3, #26
 800506a:	3301      	adds	r3, #1
 800506c:	069b      	lsls	r3, r3, #26
 800506e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005072:	e015      	b.n	80050a0 <HAL_ADC_ConfigChannel+0x5f4>
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800507a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800507c:	fa93 f3a3 	rbit	r3, r3
 8005080:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005084:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800508c:	2320      	movs	r3, #32
 800508e:	e003      	b.n	8005098 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005092:	fab3 f383 	clz	r3, r3
 8005096:	b2db      	uxtb	r3, r3
 8005098:	3301      	adds	r3, #1
 800509a:	069b      	lsls	r3, r3, #26
 800509c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d109      	bne.n	80050c0 <HAL_ADC_ConfigChannel+0x614>
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	0e9b      	lsrs	r3, r3, #26
 80050b2:	3301      	adds	r3, #1
 80050b4:	f003 031f 	and.w	r3, r3, #31
 80050b8:	2101      	movs	r1, #1
 80050ba:	fa01 f303 	lsl.w	r3, r1, r3
 80050be:	e017      	b.n	80050f0 <HAL_ADC_ConfigChannel+0x644>
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	fa93 f3a3 	rbit	r3, r3
 80050cc:	61fb      	str	r3, [r7, #28]
  return result;
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80050d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80050d8:	2320      	movs	r3, #32
 80050da:	e003      	b.n	80050e4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80050dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050de:	fab3 f383 	clz	r3, r3
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	3301      	adds	r3, #1
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	2101      	movs	r1, #1
 80050ec:	fa01 f303 	lsl.w	r3, r1, r3
 80050f0:	ea42 0103 	orr.w	r1, r2, r3
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10d      	bne.n	800511c <HAL_ADC_ConfigChannel+0x670>
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	0e9b      	lsrs	r3, r3, #26
 8005106:	3301      	adds	r3, #1
 8005108:	f003 021f 	and.w	r2, r3, #31
 800510c:	4613      	mov	r3, r2
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	4413      	add	r3, r2
 8005112:	3b1e      	subs	r3, #30
 8005114:	051b      	lsls	r3, r3, #20
 8005116:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800511a:	e01b      	b.n	8005154 <HAL_ADC_ConfigChannel+0x6a8>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	fa93 f3a3 	rbit	r3, r3
 8005128:	613b      	str	r3, [r7, #16]
  return result;
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d101      	bne.n	8005138 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005134:	2320      	movs	r3, #32
 8005136:	e003      	b.n	8005140 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	fab3 f383 	clz	r3, r3
 800513e:	b2db      	uxtb	r3, r3
 8005140:	3301      	adds	r3, #1
 8005142:	f003 021f 	and.w	r2, r3, #31
 8005146:	4613      	mov	r3, r2
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	4413      	add	r3, r2
 800514c:	3b1e      	subs	r3, #30
 800514e:	051b      	lsls	r3, r3, #20
 8005150:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005154:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800515a:	4619      	mov	r1, r3
 800515c:	f7ff f8f5 	bl	800434a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	4b09      	ldr	r3, [pc, #36]	; (800518c <HAL_ADC_ConfigChannel+0x6e0>)
 8005166:	4013      	ands	r3, r2
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 80be 	beq.w	80052ea <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005176:	d004      	beq.n	8005182 <HAL_ADC_ConfigChannel+0x6d6>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a04      	ldr	r2, [pc, #16]	; (8005190 <HAL_ADC_ConfigChannel+0x6e4>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d10a      	bne.n	8005198 <HAL_ADC_ConfigChannel+0x6ec>
 8005182:	4b04      	ldr	r3, [pc, #16]	; (8005194 <HAL_ADC_ConfigChannel+0x6e8>)
 8005184:	e009      	b.n	800519a <HAL_ADC_ConfigChannel+0x6ee>
 8005186:	bf00      	nop
 8005188:	407f0000 	.word	0x407f0000
 800518c:	80080000 	.word	0x80080000
 8005190:	50000100 	.word	0x50000100
 8005194:	50000300 	.word	0x50000300
 8005198:	4b59      	ldr	r3, [pc, #356]	; (8005300 <HAL_ADC_ConfigChannel+0x854>)
 800519a:	4618      	mov	r0, r3
 800519c:	f7fe ffea 	bl	8004174 <LL_ADC_GetCommonPathInternalCh>
 80051a0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a56      	ldr	r2, [pc, #344]	; (8005304 <HAL_ADC_ConfigChannel+0x858>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d004      	beq.n	80051b8 <HAL_ADC_ConfigChannel+0x70c>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a55      	ldr	r2, [pc, #340]	; (8005308 <HAL_ADC_ConfigChannel+0x85c>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d13a      	bne.n	800522e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80051b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80051bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d134      	bne.n	800522e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051cc:	d005      	beq.n	80051da <HAL_ADC_ConfigChannel+0x72e>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a4e      	ldr	r2, [pc, #312]	; (800530c <HAL_ADC_ConfigChannel+0x860>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	f040 8085 	bne.w	80052e4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051e2:	d004      	beq.n	80051ee <HAL_ADC_ConfigChannel+0x742>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a49      	ldr	r2, [pc, #292]	; (8005310 <HAL_ADC_ConfigChannel+0x864>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d101      	bne.n	80051f2 <HAL_ADC_ConfigChannel+0x746>
 80051ee:	4a49      	ldr	r2, [pc, #292]	; (8005314 <HAL_ADC_ConfigChannel+0x868>)
 80051f0:	e000      	b.n	80051f4 <HAL_ADC_ConfigChannel+0x748>
 80051f2:	4a43      	ldr	r2, [pc, #268]	; (8005300 <HAL_ADC_ConfigChannel+0x854>)
 80051f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80051f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80051fc:	4619      	mov	r1, r3
 80051fe:	4610      	mov	r0, r2
 8005200:	f7fe ffa5 	bl	800414e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005204:	4b44      	ldr	r3, [pc, #272]	; (8005318 <HAL_ADC_ConfigChannel+0x86c>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	099b      	lsrs	r3, r3, #6
 800520a:	4a44      	ldr	r2, [pc, #272]	; (800531c <HAL_ADC_ConfigChannel+0x870>)
 800520c:	fba2 2303 	umull	r2, r3, r2, r3
 8005210:	099b      	lsrs	r3, r3, #6
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	4613      	mov	r3, r2
 8005216:	005b      	lsls	r3, r3, #1
 8005218:	4413      	add	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800521e:	e002      	b.n	8005226 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	3b01      	subs	r3, #1
 8005224:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1f9      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800522c:	e05a      	b.n	80052e4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a3b      	ldr	r2, [pc, #236]	; (8005320 <HAL_ADC_ConfigChannel+0x874>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d125      	bne.n	8005284 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005238:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800523c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d11f      	bne.n	8005284 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a31      	ldr	r2, [pc, #196]	; (8005310 <HAL_ADC_ConfigChannel+0x864>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d104      	bne.n	8005258 <HAL_ADC_ConfigChannel+0x7ac>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a34      	ldr	r2, [pc, #208]	; (8005324 <HAL_ADC_ConfigChannel+0x878>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d047      	beq.n	80052e8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005260:	d004      	beq.n	800526c <HAL_ADC_ConfigChannel+0x7c0>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a2a      	ldr	r2, [pc, #168]	; (8005310 <HAL_ADC_ConfigChannel+0x864>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d101      	bne.n	8005270 <HAL_ADC_ConfigChannel+0x7c4>
 800526c:	4a29      	ldr	r2, [pc, #164]	; (8005314 <HAL_ADC_ConfigChannel+0x868>)
 800526e:	e000      	b.n	8005272 <HAL_ADC_ConfigChannel+0x7c6>
 8005270:	4a23      	ldr	r2, [pc, #140]	; (8005300 <HAL_ADC_ConfigChannel+0x854>)
 8005272:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800527a:	4619      	mov	r1, r3
 800527c:	4610      	mov	r0, r2
 800527e:	f7fe ff66 	bl	800414e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005282:	e031      	b.n	80052e8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a27      	ldr	r2, [pc, #156]	; (8005328 <HAL_ADC_ConfigChannel+0x87c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d12d      	bne.n	80052ea <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800528e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d127      	bne.n	80052ea <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1c      	ldr	r2, [pc, #112]	; (8005310 <HAL_ADC_ConfigChannel+0x864>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d022      	beq.n	80052ea <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052ac:	d004      	beq.n	80052b8 <HAL_ADC_ConfigChannel+0x80c>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a17      	ldr	r2, [pc, #92]	; (8005310 <HAL_ADC_ConfigChannel+0x864>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d101      	bne.n	80052bc <HAL_ADC_ConfigChannel+0x810>
 80052b8:	4a16      	ldr	r2, [pc, #88]	; (8005314 <HAL_ADC_ConfigChannel+0x868>)
 80052ba:	e000      	b.n	80052be <HAL_ADC_ConfigChannel+0x812>
 80052bc:	4a10      	ldr	r2, [pc, #64]	; (8005300 <HAL_ADC_ConfigChannel+0x854>)
 80052be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80052c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80052c6:	4619      	mov	r1, r3
 80052c8:	4610      	mov	r0, r2
 80052ca:	f7fe ff40 	bl	800414e <LL_ADC_SetCommonPathInternalCh>
 80052ce:	e00c      	b.n	80052ea <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052d4:	f043 0220 	orr.w	r2, r3, #32
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80052e2:	e002      	b.n	80052ea <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80052e4:	bf00      	nop
 80052e6:	e000      	b.n	80052ea <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80052e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80052f2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	37d8      	adds	r7, #216	; 0xd8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	50000700 	.word	0x50000700
 8005304:	c3210000 	.word	0xc3210000
 8005308:	90c00010 	.word	0x90c00010
 800530c:	50000600 	.word	0x50000600
 8005310:	50000100 	.word	0x50000100
 8005314:	50000300 	.word	0x50000300
 8005318:	20000000 	.word	0x20000000
 800531c:	053e2d63 	.word	0x053e2d63
 8005320:	c7520000 	.word	0xc7520000
 8005324:	50000500 	.word	0x50000500
 8005328:	cb840000 	.word	0xcb840000

0800532c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005334:	2300      	movs	r3, #0
 8005336:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4618      	mov	r0, r3
 800533e:	f7ff f8c3 	bl	80044c8 <LL_ADC_IsEnabled>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d176      	bne.n	8005436 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	4b3c      	ldr	r3, [pc, #240]	; (8005440 <ADC_Enable+0x114>)
 8005350:	4013      	ands	r3, r2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00d      	beq.n	8005372 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800535a:	f043 0210 	orr.w	r2, r3, #16
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005366:	f043 0201 	orr.w	r2, r3, #1
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e062      	b.n	8005438 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4618      	mov	r0, r3
 8005378:	f7ff f892 	bl	80044a0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005384:	d004      	beq.n	8005390 <ADC_Enable+0x64>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a2e      	ldr	r2, [pc, #184]	; (8005444 <ADC_Enable+0x118>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d101      	bne.n	8005394 <ADC_Enable+0x68>
 8005390:	4b2d      	ldr	r3, [pc, #180]	; (8005448 <ADC_Enable+0x11c>)
 8005392:	e000      	b.n	8005396 <ADC_Enable+0x6a>
 8005394:	4b2d      	ldr	r3, [pc, #180]	; (800544c <ADC_Enable+0x120>)
 8005396:	4618      	mov	r0, r3
 8005398:	f7fe feec 	bl	8004174 <LL_ADC_GetCommonPathInternalCh>
 800539c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800539e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d013      	beq.n	80053ce <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053a6:	4b2a      	ldr	r3, [pc, #168]	; (8005450 <ADC_Enable+0x124>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	099b      	lsrs	r3, r3, #6
 80053ac:	4a29      	ldr	r2, [pc, #164]	; (8005454 <ADC_Enable+0x128>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	099b      	lsrs	r3, r3, #6
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	4613      	mov	r3, r2
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	4413      	add	r3, r2
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80053c0:	e002      	b.n	80053c8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	3b01      	subs	r3, #1
 80053c6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f9      	bne.n	80053c2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80053ce:	f7fe fe7d 	bl	80040cc <HAL_GetTick>
 80053d2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053d4:	e028      	b.n	8005428 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff f874 	bl	80044c8 <LL_ADC_IsEnabled>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d104      	bne.n	80053f0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7ff f858 	bl	80044a0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80053f0:	f7fe fe6c 	bl	80040cc <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d914      	bls.n	8005428 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0301 	and.w	r3, r3, #1
 8005408:	2b01      	cmp	r3, #1
 800540a:	d00d      	beq.n	8005428 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005410:	f043 0210 	orr.w	r2, r3, #16
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800541c:	f043 0201 	orr.w	r2, r3, #1
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e007      	b.n	8005438 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b01      	cmp	r3, #1
 8005434:	d1cf      	bne.n	80053d6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	8000003f 	.word	0x8000003f
 8005444:	50000100 	.word	0x50000100
 8005448:	50000300 	.word	0x50000300
 800544c:	50000700 	.word	0x50000700
 8005450:	20000000 	.word	0x20000000
 8005454:	053e2d63 	.word	0x053e2d63

08005458 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005464:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800546a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800546e:	2b00      	cmp	r3, #0
 8005470:	d14b      	bne.n	800550a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005476:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	2b00      	cmp	r3, #0
 800548a:	d021      	beq.n	80054d0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4618      	mov	r0, r3
 8005492:	f7fe ff1b 	bl	80042cc <LL_ADC_REG_IsTriggerSourceSWStart>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d032      	beq.n	8005502 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d12b      	bne.n	8005502 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d11f      	bne.n	8005502 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c6:	f043 0201 	orr.w	r2, r3, #1
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80054ce:	e018      	b.n	8005502 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d111      	bne.n	8005502 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d105      	bne.n	8005502 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054fa:	f043 0201 	orr.w	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	f7fe fd34 	bl	8003f70 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005508:	e00e      	b.n	8005528 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800550e:	f003 0310 	and.w	r3, r3, #16
 8005512:	2b00      	cmp	r3, #0
 8005514:	d003      	beq.n	800551e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f7ff fabe 	bl	8004a98 <HAL_ADC_ErrorCallback>
}
 800551c:	e004      	b.n	8005528 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	4798      	blx	r3
}
 8005528:	bf00      	nop
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800553e:	68f8      	ldr	r0, [r7, #12]
 8005540:	f7ff faa0 	bl	8004a84 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005544:	bf00      	nop
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005558:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800555e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800556a:	f043 0204 	orr.w	r2, r3, #4
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f7ff fa90 	bl	8004a98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <LL_ADC_IsEnabled>:
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <LL_ADC_IsEnabled+0x18>
 8005594:	2301      	movs	r3, #1
 8005596:	e000      	b.n	800559a <LL_ADC_IsEnabled+0x1a>
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	370c      	adds	r7, #12
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr

080055a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80055a6:	b480      	push	{r7}
 80055a8:	b083      	sub	sp, #12
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f003 0304 	and.w	r3, r3, #4
 80055b6:	2b04      	cmp	r3, #4
 80055b8:	d101      	bne.n	80055be <LL_ADC_REG_IsConversionOngoing+0x18>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e000      	b.n	80055c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80055cc:	b590      	push	{r4, r7, lr}
 80055ce:	b0a1      	sub	sp, #132	; 0x84
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d101      	bne.n	80055ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80055e6:	2302      	movs	r3, #2
 80055e8:	e0e7      	b.n	80057ba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80055f2:	2300      	movs	r3, #0
 80055f4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80055f6:	2300      	movs	r3, #0
 80055f8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005602:	d102      	bne.n	800560a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005604:	4b6f      	ldr	r3, [pc, #444]	; (80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005606:	60bb      	str	r3, [r7, #8]
 8005608:	e009      	b.n	800561e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a6e      	ldr	r2, [pc, #440]	; (80057c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d102      	bne.n	800561a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005614:	4b6d      	ldr	r3, [pc, #436]	; (80057cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005616:	60bb      	str	r3, [r7, #8]
 8005618:	e001      	b.n	800561e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800561a:	2300      	movs	r3, #0
 800561c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d10b      	bne.n	800563c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005628:	f043 0220 	orr.w	r2, r3, #32
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e0be      	b.n	80057ba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff ffb1 	bl	80055a6 <LL_ADC_REG_IsConversionOngoing>
 8005644:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff ffab 	bl	80055a6 <LL_ADC_REG_IsConversionOngoing>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	f040 80a0 	bne.w	8005798 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005658:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800565a:	2b00      	cmp	r3, #0
 800565c:	f040 809c 	bne.w	8005798 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005668:	d004      	beq.n	8005674 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a55      	ldr	r2, [pc, #340]	; (80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d101      	bne.n	8005678 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005674:	4b56      	ldr	r3, [pc, #344]	; (80057d0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005676:	e000      	b.n	800567a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005678:	4b56      	ldr	r3, [pc, #344]	; (80057d4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800567a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d04b      	beq.n	800571c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005684:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6859      	ldr	r1, [r3, #4]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005696:	035b      	lsls	r3, r3, #13
 8005698:	430b      	orrs	r3, r1
 800569a:	431a      	orrs	r2, r3
 800569c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800569e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056a8:	d004      	beq.n	80056b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a45      	ldr	r2, [pc, #276]	; (80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d10f      	bne.n	80056d4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80056b4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80056b8:	f7ff ff62 	bl	8005580 <LL_ADC_IsEnabled>
 80056bc:	4604      	mov	r4, r0
 80056be:	4841      	ldr	r0, [pc, #260]	; (80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80056c0:	f7ff ff5e 	bl	8005580 <LL_ADC_IsEnabled>
 80056c4:	4603      	mov	r3, r0
 80056c6:	4323      	orrs	r3, r4
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	bf0c      	ite	eq
 80056cc:	2301      	moveq	r3, #1
 80056ce:	2300      	movne	r3, #0
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	e012      	b.n	80056fa <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80056d4:	483c      	ldr	r0, [pc, #240]	; (80057c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80056d6:	f7ff ff53 	bl	8005580 <LL_ADC_IsEnabled>
 80056da:	4604      	mov	r4, r0
 80056dc:	483b      	ldr	r0, [pc, #236]	; (80057cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80056de:	f7ff ff4f 	bl	8005580 <LL_ADC_IsEnabled>
 80056e2:	4603      	mov	r3, r0
 80056e4:	431c      	orrs	r4, r3
 80056e6:	483c      	ldr	r0, [pc, #240]	; (80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80056e8:	f7ff ff4a 	bl	8005580 <LL_ADC_IsEnabled>
 80056ec:	4603      	mov	r3, r0
 80056ee:	4323      	orrs	r3, r4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	bf0c      	ite	eq
 80056f4:	2301      	moveq	r3, #1
 80056f6:	2300      	movne	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d056      	beq.n	80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80056fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005706:	f023 030f 	bic.w	r3, r3, #15
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	6811      	ldr	r1, [r2, #0]
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	6892      	ldr	r2, [r2, #8]
 8005712:	430a      	orrs	r2, r1
 8005714:	431a      	orrs	r2, r3
 8005716:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005718:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800571a:	e047      	b.n	80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800571c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005724:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005726:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005730:	d004      	beq.n	800573c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a23      	ldr	r2, [pc, #140]	; (80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d10f      	bne.n	800575c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800573c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005740:	f7ff ff1e 	bl	8005580 <LL_ADC_IsEnabled>
 8005744:	4604      	mov	r4, r0
 8005746:	481f      	ldr	r0, [pc, #124]	; (80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005748:	f7ff ff1a 	bl	8005580 <LL_ADC_IsEnabled>
 800574c:	4603      	mov	r3, r0
 800574e:	4323      	orrs	r3, r4
 8005750:	2b00      	cmp	r3, #0
 8005752:	bf0c      	ite	eq
 8005754:	2301      	moveq	r3, #1
 8005756:	2300      	movne	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	e012      	b.n	8005782 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800575c:	481a      	ldr	r0, [pc, #104]	; (80057c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800575e:	f7ff ff0f 	bl	8005580 <LL_ADC_IsEnabled>
 8005762:	4604      	mov	r4, r0
 8005764:	4819      	ldr	r0, [pc, #100]	; (80057cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005766:	f7ff ff0b 	bl	8005580 <LL_ADC_IsEnabled>
 800576a:	4603      	mov	r3, r0
 800576c:	431c      	orrs	r4, r3
 800576e:	481a      	ldr	r0, [pc, #104]	; (80057d8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005770:	f7ff ff06 	bl	8005580 <LL_ADC_IsEnabled>
 8005774:	4603      	mov	r3, r0
 8005776:	4323      	orrs	r3, r4
 8005778:	2b00      	cmp	r3, #0
 800577a:	bf0c      	ite	eq
 800577c:	2301      	moveq	r3, #1
 800577e:	2300      	movne	r3, #0
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b00      	cmp	r3, #0
 8005784:	d012      	beq.n	80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005786:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800578e:	f023 030f 	bic.w	r3, r3, #15
 8005792:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005794:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005796:	e009      	b.n	80057ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800579c:	f043 0220 	orr.w	r2, r3, #32
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80057aa:	e000      	b.n	80057ae <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80057ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80057b6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3784      	adds	r7, #132	; 0x84
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd90      	pop	{r4, r7, pc}
 80057c2:	bf00      	nop
 80057c4:	50000100 	.word	0x50000100
 80057c8:	50000400 	.word	0x50000400
 80057cc:	50000500 	.word	0x50000500
 80057d0:	50000300 	.word	0x50000300
 80057d4:	50000700 	.word	0x50000700
 80057d8:	50000600 	.word	0x50000600

080057dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057ec:	4b0c      	ldr	r3, [pc, #48]	; (8005820 <__NVIC_SetPriorityGrouping+0x44>)
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057f8:	4013      	ands	r3, r2
 80057fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005804:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005808:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800580c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800580e:	4a04      	ldr	r2, [pc, #16]	; (8005820 <__NVIC_SetPriorityGrouping+0x44>)
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	60d3      	str	r3, [r2, #12]
}
 8005814:	bf00      	nop
 8005816:	3714      	adds	r7, #20
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr
 8005820:	e000ed00 	.word	0xe000ed00

08005824 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005828:	4b04      	ldr	r3, [pc, #16]	; (800583c <__NVIC_GetPriorityGrouping+0x18>)
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	0a1b      	lsrs	r3, r3, #8
 800582e:	f003 0307 	and.w	r3, r3, #7
}
 8005832:	4618      	mov	r0, r3
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	e000ed00 	.word	0xe000ed00

08005840 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	4603      	mov	r3, r0
 8005848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800584a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800584e:	2b00      	cmp	r3, #0
 8005850:	db0b      	blt.n	800586a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005852:	79fb      	ldrb	r3, [r7, #7]
 8005854:	f003 021f 	and.w	r2, r3, #31
 8005858:	4907      	ldr	r1, [pc, #28]	; (8005878 <__NVIC_EnableIRQ+0x38>)
 800585a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800585e:	095b      	lsrs	r3, r3, #5
 8005860:	2001      	movs	r0, #1
 8005862:	fa00 f202 	lsl.w	r2, r0, r2
 8005866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	e000e100 	.word	0xe000e100

0800587c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	4603      	mov	r3, r0
 8005884:	6039      	str	r1, [r7, #0]
 8005886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800588c:	2b00      	cmp	r3, #0
 800588e:	db0a      	blt.n	80058a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	b2da      	uxtb	r2, r3
 8005894:	490c      	ldr	r1, [pc, #48]	; (80058c8 <__NVIC_SetPriority+0x4c>)
 8005896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589a:	0112      	lsls	r2, r2, #4
 800589c:	b2d2      	uxtb	r2, r2
 800589e:	440b      	add	r3, r1
 80058a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058a4:	e00a      	b.n	80058bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	4908      	ldr	r1, [pc, #32]	; (80058cc <__NVIC_SetPriority+0x50>)
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	f003 030f 	and.w	r3, r3, #15
 80058b2:	3b04      	subs	r3, #4
 80058b4:	0112      	lsls	r2, r2, #4
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	440b      	add	r3, r1
 80058ba:	761a      	strb	r2, [r3, #24]
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr
 80058c8:	e000e100 	.word	0xe000e100
 80058cc:	e000ed00 	.word	0xe000ed00

080058d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b089      	sub	sp, #36	; 0x24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	f1c3 0307 	rsb	r3, r3, #7
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	bf28      	it	cs
 80058ee:	2304      	movcs	r3, #4
 80058f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	3304      	adds	r3, #4
 80058f6:	2b06      	cmp	r3, #6
 80058f8:	d902      	bls.n	8005900 <NVIC_EncodePriority+0x30>
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	3b03      	subs	r3, #3
 80058fe:	e000      	b.n	8005902 <NVIC_EncodePriority+0x32>
 8005900:	2300      	movs	r3, #0
 8005902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005904:	f04f 32ff 	mov.w	r2, #4294967295
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43da      	mvns	r2, r3
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	401a      	ands	r2, r3
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005918:	f04f 31ff 	mov.w	r1, #4294967295
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	fa01 f303 	lsl.w	r3, r1, r3
 8005922:	43d9      	mvns	r1, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005928:	4313      	orrs	r3, r2
         );
}
 800592a:	4618      	mov	r0, r3
 800592c:	3724      	adds	r7, #36	; 0x24
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
	...

08005938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	3b01      	subs	r3, #1
 8005944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005948:	d301      	bcc.n	800594e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800594a:	2301      	movs	r3, #1
 800594c:	e00f      	b.n	800596e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800594e:	4a0a      	ldr	r2, [pc, #40]	; (8005978 <SysTick_Config+0x40>)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	3b01      	subs	r3, #1
 8005954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005956:	210f      	movs	r1, #15
 8005958:	f04f 30ff 	mov.w	r0, #4294967295
 800595c:	f7ff ff8e 	bl	800587c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005960:	4b05      	ldr	r3, [pc, #20]	; (8005978 <SysTick_Config+0x40>)
 8005962:	2200      	movs	r2, #0
 8005964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005966:	4b04      	ldr	r3, [pc, #16]	; (8005978 <SysTick_Config+0x40>)
 8005968:	2207      	movs	r2, #7
 800596a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	e000e010 	.word	0xe000e010

0800597c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f7ff ff29 	bl	80057dc <__NVIC_SetPriorityGrouping>
}
 800598a:	bf00      	nop
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b086      	sub	sp, #24
 8005996:	af00      	add	r7, sp, #0
 8005998:	4603      	mov	r3, r0
 800599a:	60b9      	str	r1, [r7, #8]
 800599c:	607a      	str	r2, [r7, #4]
 800599e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80059a0:	f7ff ff40 	bl	8005824 <__NVIC_GetPriorityGrouping>
 80059a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	68b9      	ldr	r1, [r7, #8]
 80059aa:	6978      	ldr	r0, [r7, #20]
 80059ac:	f7ff ff90 	bl	80058d0 <NVIC_EncodePriority>
 80059b0:	4602      	mov	r2, r0
 80059b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059b6:	4611      	mov	r1, r2
 80059b8:	4618      	mov	r0, r3
 80059ba:	f7ff ff5f 	bl	800587c <__NVIC_SetPriority>
}
 80059be:	bf00      	nop
 80059c0:	3718      	adds	r7, #24
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b082      	sub	sp, #8
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	4603      	mov	r3, r0
 80059ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7ff ff33 	bl	8005840 <__NVIC_EnableIRQ>
}
 80059da:	bf00      	nop
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b082      	sub	sp, #8
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7ff ffa4 	bl	8005938 <SysTick_Config>
 80059f0:	4603      	mov	r3, r0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
	...

080059fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e08d      	b.n	8005b2a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	4b47      	ldr	r3, [pc, #284]	; (8005b34 <HAL_DMA_Init+0x138>)
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d80f      	bhi.n	8005a3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	4b45      	ldr	r3, [pc, #276]	; (8005b38 <HAL_DMA_Init+0x13c>)
 8005a22:	4413      	add	r3, r2
 8005a24:	4a45      	ldr	r2, [pc, #276]	; (8005b3c <HAL_DMA_Init+0x140>)
 8005a26:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2a:	091b      	lsrs	r3, r3, #4
 8005a2c:	009a      	lsls	r2, r3, #2
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a42      	ldr	r2, [pc, #264]	; (8005b40 <HAL_DMA_Init+0x144>)
 8005a36:	641a      	str	r2, [r3, #64]	; 0x40
 8005a38:	e00e      	b.n	8005a58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4b40      	ldr	r3, [pc, #256]	; (8005b44 <HAL_DMA_Init+0x148>)
 8005a42:	4413      	add	r3, r2
 8005a44:	4a3d      	ldr	r2, [pc, #244]	; (8005b3c <HAL_DMA_Init+0x140>)
 8005a46:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4a:	091b      	lsrs	r3, r3, #4
 8005a4c:	009a      	lsls	r2, r3, #2
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a3c      	ldr	r2, [pc, #240]	; (8005b48 <HAL_DMA_Init+0x14c>)
 8005a56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005a7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fa2c 	bl	8005f08 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ab8:	d102      	bne.n	8005ac0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ac8:	b2d2      	uxtb	r2, r2
 8005aca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005ad4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d010      	beq.n	8005b00 <HAL_DMA_Init+0x104>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	d80c      	bhi.n	8005b00 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fa4c 	bl	8005f84 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af0:	2200      	movs	r2, #0
 8005af2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005afc:	605a      	str	r2, [r3, #4]
 8005afe:	e008      	b.n	8005b12 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	40020407 	.word	0x40020407
 8005b38:	bffdfff8 	.word	0xbffdfff8
 8005b3c:	cccccccd 	.word	0xcccccccd
 8005b40:	40020000 	.word	0x40020000
 8005b44:	bffdfbf8 	.word	0xbffdfbf8
 8005b48:	40020400 	.word	0x40020400

08005b4c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
 8005b58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_DMA_Start_IT+0x20>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e066      	b.n	8005c3a <HAL_DMA_Start_IT+0xee>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d155      	bne.n	8005c2c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0201 	bic.w	r2, r2, #1
 8005b9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	68b9      	ldr	r1, [r7, #8]
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 f970 	bl	8005e8a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d008      	beq.n	8005bc4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f042 020e 	orr.w	r2, r2, #14
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	e00f      	b.n	8005be4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f022 0204 	bic.w	r2, r2, #4
 8005bd2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 020a 	orr.w	r2, r2, #10
 8005be2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d007      	beq.n	8005c02 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c00:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d007      	beq.n	8005c1a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c18:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f042 0201 	orr.w	r2, r2, #1
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	e005      	b.n	8005c38 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005c34:	2302      	movs	r3, #2
 8005c36:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005c38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3718      	adds	r7, #24
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b084      	sub	sp, #16
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d00d      	beq.n	8005c76 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2204      	movs	r2, #4
 8005c5e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
 8005c74:	e047      	b.n	8005d06 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 020e 	bic.w	r2, r2, #14
 8005c84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0201 	bic.w	r2, r2, #1
 8005c94:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ca0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ca4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005caa:	f003 021f 	and.w	r2, r3, #31
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	2101      	movs	r1, #1
 8005cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8005cb8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005cc2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00c      	beq.n	8005ce6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cda:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005ce4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d003      	beq.n	8005d06 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	4798      	blx	r3
    }
  }
  return status;
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d2c:	f003 031f 	and.w	r3, r3, #31
 8005d30:	2204      	movs	r2, #4
 8005d32:	409a      	lsls	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d026      	beq.n	8005d8a <HAL_DMA_IRQHandler+0x7a>
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f003 0304 	and.w	r3, r3, #4
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d021      	beq.n	8005d8a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0320 	and.w	r3, r3, #32
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d107      	bne.n	8005d64 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 0204 	bic.w	r2, r2, #4
 8005d62:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d68:	f003 021f 	and.w	r2, r3, #31
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d70:	2104      	movs	r1, #4
 8005d72:	fa01 f202 	lsl.w	r2, r1, r2
 8005d76:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d071      	beq.n	8005e64 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005d88:	e06c      	b.n	8005e64 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	2202      	movs	r2, #2
 8005d94:	409a      	lsls	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	4013      	ands	r3, r2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d02e      	beq.n	8005dfc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	f003 0302 	and.w	r3, r3, #2
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d029      	beq.n	8005dfc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0320 	and.w	r3, r3, #32
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10b      	bne.n	8005dce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f022 020a 	bic.w	r2, r2, #10
 8005dc4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd2:	f003 021f 	and.w	r2, r3, #31
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dda:	2102      	movs	r1, #2
 8005ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8005de0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d038      	beq.n	8005e64 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005dfa:	e033      	b.n	8005e64 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e00:	f003 031f 	and.w	r3, r3, #31
 8005e04:	2208      	movs	r2, #8
 8005e06:	409a      	lsls	r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d02a      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d025      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 020e 	bic.w	r2, r2, #14
 8005e28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e2e:	f003 021f 	and.w	r2, r3, #31
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e36:	2101      	movs	r1, #1
 8005e38:	fa01 f202 	lsl.w	r2, r1, r2
 8005e3c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d004      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e64:	bf00      	nop
 8005e66:	bf00      	nop
}
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005e7c:	b2db      	uxtb	r3, r3
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	370c      	adds	r7, #12
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr

08005e8a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e8a:	b480      	push	{r7}
 8005e8c:	b085      	sub	sp, #20
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	60f8      	str	r0, [r7, #12]
 8005e92:	60b9      	str	r1, [r7, #8]
 8005e94:	607a      	str	r2, [r7, #4]
 8005e96:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005ea0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d004      	beq.n	8005eb4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005eb2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb8:	f003 021f 	and.w	r2, r3, #31
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	fa01 f202 	lsl.w	r2, r1, r2
 8005ec6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	2b10      	cmp	r3, #16
 8005ed6:	d108      	bne.n	8005eea <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ee8:	e007      	b.n	8005efa <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68ba      	ldr	r2, [r7, #8]
 8005ef0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	60da      	str	r2, [r3, #12]
}
 8005efa:	bf00      	nop
 8005efc:	3714      	adds	r7, #20
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
	...

08005f08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	4b16      	ldr	r3, [pc, #88]	; (8005f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d802      	bhi.n	8005f22 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005f1c:	4b15      	ldr	r3, [pc, #84]	; (8005f74 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005f1e:	617b      	str	r3, [r7, #20]
 8005f20:	e001      	b.n	8005f26 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005f22:	4b15      	ldr	r3, [pc, #84]	; (8005f78 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005f24:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	3b08      	subs	r3, #8
 8005f32:	4a12      	ldr	r2, [pc, #72]	; (8005f7c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005f34:	fba2 2303 	umull	r2, r3, r2, r3
 8005f38:	091b      	lsrs	r3, r3, #4
 8005f3a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f40:	089b      	lsrs	r3, r3, #2
 8005f42:	009a      	lsls	r2, r3, #2
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	4413      	add	r3, r2
 8005f48:	461a      	mov	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a0b      	ldr	r2, [pc, #44]	; (8005f80 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005f52:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f003 031f 	and.w	r3, r3, #31
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	409a      	lsls	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005f62:	bf00      	nop
 8005f64:	371c      	adds	r7, #28
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40020407 	.word	0x40020407
 8005f74:	40020800 	.word	0x40020800
 8005f78:	40020820 	.word	0x40020820
 8005f7c:	cccccccd 	.word	0xcccccccd
 8005f80:	40020880 	.word	0x40020880

08005f84 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	4b0b      	ldr	r3, [pc, #44]	; (8005fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005f98:	4413      	add	r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a08      	ldr	r2, [pc, #32]	; (8005fc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005fa6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	3b01      	subs	r3, #1
 8005fac:	f003 031f 	and.w	r3, r3, #31
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	409a      	lsls	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005fb8:	bf00      	nop
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	1000823f 	.word	0x1000823f
 8005fc8:	40020940 	.word	0x40020940

08005fcc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e147      	b.n	800626e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d106      	bne.n	8005ff8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f7fd f99e 	bl	8003334 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699a      	ldr	r2, [r3, #24]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f022 0210 	bic.w	r2, r2, #16
 8006006:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006008:	f7fe f860 	bl	80040cc <HAL_GetTick>
 800600c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800600e:	e012      	b.n	8006036 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006010:	f7fe f85c 	bl	80040cc <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b0a      	cmp	r3, #10
 800601c:	d90b      	bls.n	8006036 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006022:	f043 0201 	orr.w	r2, r3, #1
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2203      	movs	r2, #3
 800602e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e11b      	b.n	800626e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	f003 0308 	and.w	r3, r3, #8
 8006040:	2b08      	cmp	r3, #8
 8006042:	d0e5      	beq.n	8006010 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699a      	ldr	r2, [r3, #24]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f042 0201 	orr.w	r2, r2, #1
 8006052:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006054:	f7fe f83a 	bl	80040cc <HAL_GetTick>
 8006058:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800605a:	e012      	b.n	8006082 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800605c:	f7fe f836 	bl	80040cc <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	2b0a      	cmp	r3, #10
 8006068:	d90b      	bls.n	8006082 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800606e:	f043 0201 	orr.w	r2, r3, #1
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2203      	movs	r2, #3
 800607a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e0f5      	b.n	800626e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d0e5      	beq.n	800605c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699a      	ldr	r2, [r3, #24]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f042 0202 	orr.w	r2, r2, #2
 800609e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a74      	ldr	r2, [pc, #464]	; (8006278 <HAL_FDCAN_Init+0x2ac>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d103      	bne.n	80060b2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80060aa:	4a74      	ldr	r2, [pc, #464]	; (800627c <HAL_FDCAN_Init+0x2b0>)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	7c1b      	ldrb	r3, [r3, #16]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d108      	bne.n	80060cc <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	699a      	ldr	r2, [r3, #24]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060c8:	619a      	str	r2, [r3, #24]
 80060ca:	e007      	b.n	80060dc <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060da:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	7c5b      	ldrb	r3, [r3, #17]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d108      	bne.n	80060f6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	699a      	ldr	r2, [r3, #24]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060f2:	619a      	str	r2, [r3, #24]
 80060f4:	e007      	b.n	8006106 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	699a      	ldr	r2, [r3, #24]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006104:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	7c9b      	ldrb	r3, [r3, #18]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d108      	bne.n	8006120 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699a      	ldr	r2, [r3, #24]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800611c:	619a      	str	r2, [r3, #24]
 800611e:	e007      	b.n	8006130 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	699a      	ldr	r2, [r3, #24]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800612e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689a      	ldr	r2, [r3, #8]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	699a      	ldr	r2, [r3, #24]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8006154:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	691a      	ldr	r2, [r3, #16]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f022 0210 	bic.w	r2, r2, #16
 8006164:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d108      	bne.n	8006180 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	699a      	ldr	r2, [r3, #24]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f042 0204 	orr.w	r2, r2, #4
 800617c:	619a      	str	r2, [r3, #24]
 800617e:	e02c      	b.n	80061da <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d028      	beq.n	80061da <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	2b02      	cmp	r3, #2
 800618e:	d01c      	beq.n	80061ca <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699a      	ldr	r2, [r3, #24]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800619e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691a      	ldr	r2, [r3, #16]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0210 	orr.w	r2, r2, #16
 80061ae:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	2b03      	cmp	r3, #3
 80061b6:	d110      	bne.n	80061da <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	699a      	ldr	r2, [r3, #24]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f042 0220 	orr.w	r2, r2, #32
 80061c6:	619a      	str	r2, [r3, #24]
 80061c8:	e007      	b.n	80061da <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	699a      	ldr	r2, [r3, #24]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f042 0220 	orr.w	r2, r2, #32
 80061d8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	699b      	ldr	r3, [r3, #24]
 80061de:	3b01      	subs	r3, #1
 80061e0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80061ea:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a1b      	ldr	r3, [r3, #32]
 80061f0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80061f2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	3b01      	subs	r3, #1
 80061fc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006202:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006204:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800620e:	d115      	bne.n	800623c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006214:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621a:	3b01      	subs	r3, #1
 800621c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800621e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006224:	3b01      	subs	r3, #1
 8006226:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006228:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	3b01      	subs	r3, #1
 8006232:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006238:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800623a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f814 	bl	8006280 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	40006400 	.word	0x40006400
 800627c:	40006500 	.word	0x40006500

08006280 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006288:	4b30      	ldr	r3, [pc, #192]	; (800634c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800628a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a2f      	ldr	r2, [pc, #188]	; (8006350 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d103      	bne.n	800629e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800629c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a2c      	ldr	r2, [pc, #176]	; (8006354 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d103      	bne.n	80062b0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 80062ae:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	68ba      	ldr	r2, [r7, #8]
 80062b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062be:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062c6:	041a      	lsls	r2, r3, #16
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062e4:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ec:	061a      	lsls	r2, r3, #24
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	f503 721e 	add.w	r2, r3, #632	; 0x278
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	e005      	b.n	8006332 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	3304      	adds	r3, #4
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	429a      	cmp	r2, r3
 800633c:	d3f3      	bcc.n	8006326 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800633e:	bf00      	nop
 8006340:	bf00      	nop
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr
 800634c:	4000a400 	.word	0x4000a400
 8006350:	40006800 	.word	0x40006800
 8006354:	40006c00 	.word	0x40006c00

08006358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006362:	2300      	movs	r3, #0
 8006364:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006366:	e15a      	b.n	800661e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	2101      	movs	r1, #1
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	fa01 f303 	lsl.w	r3, r1, r3
 8006374:	4013      	ands	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 814c 	beq.w	8006618 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f003 0303 	and.w	r3, r3, #3
 8006388:	2b01      	cmp	r3, #1
 800638a:	d005      	beq.n	8006398 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006394:	2b02      	cmp	r3, #2
 8006396:	d130      	bne.n	80063fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	005b      	lsls	r3, r3, #1
 80063a2:	2203      	movs	r2, #3
 80063a4:	fa02 f303 	lsl.w	r3, r2, r3
 80063a8:	43db      	mvns	r3, r3
 80063aa:	693a      	ldr	r2, [r7, #16]
 80063ac:	4013      	ands	r3, r2
 80063ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	68da      	ldr	r2, [r3, #12]
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	fa02 f303 	lsl.w	r3, r2, r3
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	4313      	orrs	r3, r2
 80063c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80063ce:	2201      	movs	r2, #1
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	43db      	mvns	r3, r3
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	4013      	ands	r3, r2
 80063dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	091b      	lsrs	r3, r3, #4
 80063e4:	f003 0201 	and.w	r2, r3, #1
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	fa02 f303 	lsl.w	r3, r2, r3
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	693a      	ldr	r2, [r7, #16]
 80063f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f003 0303 	and.w	r3, r3, #3
 8006402:	2b03      	cmp	r3, #3
 8006404:	d017      	beq.n	8006436 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	005b      	lsls	r3, r3, #1
 8006410:	2203      	movs	r2, #3
 8006412:	fa02 f303 	lsl.w	r3, r2, r3
 8006416:	43db      	mvns	r3, r3
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	4013      	ands	r3, r2
 800641c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	689a      	ldr	r2, [r3, #8]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	fa02 f303 	lsl.w	r3, r2, r3
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	4313      	orrs	r3, r2
 800642e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f003 0303 	and.w	r3, r3, #3
 800643e:	2b02      	cmp	r3, #2
 8006440:	d123      	bne.n	800648a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	08da      	lsrs	r2, r3, #3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	3208      	adds	r2, #8
 800644a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800644e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f003 0307 	and.w	r3, r3, #7
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	220f      	movs	r2, #15
 800645a:	fa02 f303 	lsl.w	r3, r2, r3
 800645e:	43db      	mvns	r3, r3
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	4013      	ands	r3, r2
 8006464:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	691a      	ldr	r2, [r3, #16]
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f003 0307 	and.w	r3, r3, #7
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	fa02 f303 	lsl.w	r3, r2, r3
 8006476:	693a      	ldr	r2, [r7, #16]
 8006478:	4313      	orrs	r3, r2
 800647a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	08da      	lsrs	r2, r3, #3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	3208      	adds	r2, #8
 8006484:	6939      	ldr	r1, [r7, #16]
 8006486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	2203      	movs	r2, #3
 8006496:	fa02 f303 	lsl.w	r3, r2, r3
 800649a:	43db      	mvns	r3, r3
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	4013      	ands	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	f003 0203 	and.w	r2, r3, #3
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	005b      	lsls	r3, r3, #1
 80064ae:	fa02 f303 	lsl.w	r3, r2, r3
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f000 80a6 	beq.w	8006618 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064cc:	4b5b      	ldr	r3, [pc, #364]	; (800663c <HAL_GPIO_Init+0x2e4>)
 80064ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064d0:	4a5a      	ldr	r2, [pc, #360]	; (800663c <HAL_GPIO_Init+0x2e4>)
 80064d2:	f043 0301 	orr.w	r3, r3, #1
 80064d6:	6613      	str	r3, [r2, #96]	; 0x60
 80064d8:	4b58      	ldr	r3, [pc, #352]	; (800663c <HAL_GPIO_Init+0x2e4>)
 80064da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064e4:	4a56      	ldr	r2, [pc, #344]	; (8006640 <HAL_GPIO_Init+0x2e8>)
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	089b      	lsrs	r3, r3, #2
 80064ea:	3302      	adds	r3, #2
 80064ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	f003 0303 	and.w	r3, r3, #3
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	220f      	movs	r2, #15
 80064fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006500:	43db      	mvns	r3, r3
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	4013      	ands	r3, r2
 8006506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800650e:	d01f      	beq.n	8006550 <HAL_GPIO_Init+0x1f8>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a4c      	ldr	r2, [pc, #304]	; (8006644 <HAL_GPIO_Init+0x2ec>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d019      	beq.n	800654c <HAL_GPIO_Init+0x1f4>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a4b      	ldr	r2, [pc, #300]	; (8006648 <HAL_GPIO_Init+0x2f0>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d013      	beq.n	8006548 <HAL_GPIO_Init+0x1f0>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a4a      	ldr	r2, [pc, #296]	; (800664c <HAL_GPIO_Init+0x2f4>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00d      	beq.n	8006544 <HAL_GPIO_Init+0x1ec>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a49      	ldr	r2, [pc, #292]	; (8006650 <HAL_GPIO_Init+0x2f8>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d007      	beq.n	8006540 <HAL_GPIO_Init+0x1e8>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a48      	ldr	r2, [pc, #288]	; (8006654 <HAL_GPIO_Init+0x2fc>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d101      	bne.n	800653c <HAL_GPIO_Init+0x1e4>
 8006538:	2305      	movs	r3, #5
 800653a:	e00a      	b.n	8006552 <HAL_GPIO_Init+0x1fa>
 800653c:	2306      	movs	r3, #6
 800653e:	e008      	b.n	8006552 <HAL_GPIO_Init+0x1fa>
 8006540:	2304      	movs	r3, #4
 8006542:	e006      	b.n	8006552 <HAL_GPIO_Init+0x1fa>
 8006544:	2303      	movs	r3, #3
 8006546:	e004      	b.n	8006552 <HAL_GPIO_Init+0x1fa>
 8006548:	2302      	movs	r3, #2
 800654a:	e002      	b.n	8006552 <HAL_GPIO_Init+0x1fa>
 800654c:	2301      	movs	r3, #1
 800654e:	e000      	b.n	8006552 <HAL_GPIO_Init+0x1fa>
 8006550:	2300      	movs	r3, #0
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	f002 0203 	and.w	r2, r2, #3
 8006558:	0092      	lsls	r2, r2, #2
 800655a:	4093      	lsls	r3, r2
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	4313      	orrs	r3, r2
 8006560:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006562:	4937      	ldr	r1, [pc, #220]	; (8006640 <HAL_GPIO_Init+0x2e8>)
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	089b      	lsrs	r3, r3, #2
 8006568:	3302      	adds	r3, #2
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006570:	4b39      	ldr	r3, [pc, #228]	; (8006658 <HAL_GPIO_Init+0x300>)
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	43db      	mvns	r3, r3
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	4013      	ands	r3, r2
 800657e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006594:	4a30      	ldr	r2, [pc, #192]	; (8006658 <HAL_GPIO_Init+0x300>)
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800659a:	4b2f      	ldr	r3, [pc, #188]	; (8006658 <HAL_GPIO_Init+0x300>)
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	43db      	mvns	r3, r3
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	4013      	ands	r3, r2
 80065a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80065be:	4a26      	ldr	r2, [pc, #152]	; (8006658 <HAL_GPIO_Init+0x300>)
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80065c4:	4b24      	ldr	r3, [pc, #144]	; (8006658 <HAL_GPIO_Init+0x300>)
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	43db      	mvns	r3, r3
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	4013      	ands	r3, r2
 80065d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d003      	beq.n	80065e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80065e8:	4a1b      	ldr	r2, [pc, #108]	; (8006658 <HAL_GPIO_Init+0x300>)
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80065ee:	4b1a      	ldr	r3, [pc, #104]	; (8006658 <HAL_GPIO_Init+0x300>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	43db      	mvns	r3, r3
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	4013      	ands	r3, r2
 80065fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	4313      	orrs	r3, r2
 8006610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006612:	4a11      	ldr	r2, [pc, #68]	; (8006658 <HAL_GPIO_Init+0x300>)
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	3301      	adds	r3, #1
 800661c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	f47f ae9d 	bne.w	8006368 <HAL_GPIO_Init+0x10>
  }
}
 800662e:	bf00      	nop
 8006630:	bf00      	nop
 8006632:	371c      	adds	r7, #28
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	40021000 	.word	0x40021000
 8006640:	40010000 	.word	0x40010000
 8006644:	48000400 	.word	0x48000400
 8006648:	48000800 	.word	0x48000800
 800664c:	48000c00 	.word	0x48000c00
 8006650:	48001000 	.word	0x48001000
 8006654:	48001400 	.word	0x48001400
 8006658:	40010400 	.word	0x40010400

0800665c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	460b      	mov	r3, r1
 8006666:	807b      	strh	r3, [r7, #2]
 8006668:	4613      	mov	r3, r2
 800666a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800666c:	787b      	ldrb	r3, [r7, #1]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006672:	887a      	ldrh	r2, [r7, #2]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006678:	e002      	b.n	8006680 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800667a:	887a      	ldrh	r2, [r7, #2]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d101      	bne.n	800669e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e08d      	b.n	80067ba <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d106      	bne.n	80066b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f7fc ff3e 	bl	8003534 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2224      	movs	r2, #36	; 0x24
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0201 	bic.w	r2, r2, #1
 80066ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80066dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689a      	ldr	r2, [r3, #8]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d107      	bne.n	8006706 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	689a      	ldr	r2, [r3, #8]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006702:	609a      	str	r2, [r3, #8]
 8006704:	e006      	b.n	8006714 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	689a      	ldr	r2, [r3, #8]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006712:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	2b02      	cmp	r3, #2
 800671a:	d108      	bne.n	800672e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800672a:	605a      	str	r2, [r3, #4]
 800672c:	e007      	b.n	800673e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800673c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	6812      	ldr	r2, [r2, #0]
 8006748:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800674c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006750:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006760:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	691a      	ldr	r2, [r3, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	69d9      	ldr	r1, [r3, #28]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a1a      	ldr	r2, [r3, #32]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	430a      	orrs	r2, r1
 800678a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f042 0201 	orr.w	r2, r2, #1
 800679a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
	...

080067c4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	607a      	str	r2, [r7, #4]
 80067ce:	461a      	mov	r2, r3
 80067d0:	460b      	mov	r3, r1
 80067d2:	817b      	strh	r3, [r7, #10]
 80067d4:	4613      	mov	r3, r2
 80067d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b20      	cmp	r3, #32
 80067e2:	f040 80fd 	bne.w	80069e0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d101      	bne.n	80067f4 <HAL_I2C_Master_Transmit+0x30>
 80067f0:	2302      	movs	r3, #2
 80067f2:	e0f6      	b.n	80069e2 <HAL_I2C_Master_Transmit+0x21e>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067fc:	f7fd fc66 	bl	80040cc <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	2319      	movs	r3, #25
 8006808:	2201      	movs	r2, #1
 800680a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f002 f868 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e0e1      	b.n	80069e2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2221      	movs	r2, #33	; 0x21
 8006822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2210      	movs	r2, #16
 800682a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2200      	movs	r2, #0
 8006832:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	893a      	ldrh	r2, [r7, #8]
 800683e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684a:	b29b      	uxth	r3, r3
 800684c:	2bff      	cmp	r3, #255	; 0xff
 800684e:	d906      	bls.n	800685e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	22ff      	movs	r2, #255	; 0xff
 8006854:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006856:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800685a:	617b      	str	r3, [r7, #20]
 800685c:	e007      	b.n	800686e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006862:	b29a      	uxth	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006868:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800686c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006872:	2b00      	cmp	r3, #0
 8006874:	d024      	beq.n	80068c0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687a:	781a      	ldrb	r2, [r3, #0]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006890:	b29b      	uxth	r3, r3
 8006892:	3b01      	subs	r3, #1
 8006894:	b29a      	uxth	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	3301      	adds	r3, #1
 80068ae:	b2da      	uxtb	r2, r3
 80068b0:	8979      	ldrh	r1, [r7, #10]
 80068b2:	4b4e      	ldr	r3, [pc, #312]	; (80069ec <HAL_I2C_Master_Transmit+0x228>)
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f002 fa63 	bl	8008d84 <I2C_TransferConfig>
 80068be:	e066      	b.n	800698e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068c4:	b2da      	uxtb	r2, r3
 80068c6:	8979      	ldrh	r1, [r7, #10]
 80068c8:	4b48      	ldr	r3, [pc, #288]	; (80069ec <HAL_I2C_Master_Transmit+0x228>)
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f002 fa58 	bl	8008d84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80068d4:	e05b      	b.n	800698e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	6a39      	ldr	r1, [r7, #32]
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f002 f85b 	bl	8008996 <I2C_WaitOnTXISFlagUntilTimeout>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d001      	beq.n	80068ea <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e07b      	b.n	80069e2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ee:	781a      	ldrb	r2, [r3, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fa:	1c5a      	adds	r2, r3, #1
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006904:	b29b      	uxth	r3, r3
 8006906:	3b01      	subs	r3, #1
 8006908:	b29a      	uxth	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006912:	3b01      	subs	r3, #1
 8006914:	b29a      	uxth	r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800691e:	b29b      	uxth	r3, r3
 8006920:	2b00      	cmp	r3, #0
 8006922:	d034      	beq.n	800698e <HAL_I2C_Master_Transmit+0x1ca>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006928:	2b00      	cmp	r3, #0
 800692a:	d130      	bne.n	800698e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	9300      	str	r3, [sp, #0]
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	2200      	movs	r2, #0
 8006934:	2180      	movs	r1, #128	; 0x80
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	f001 ffd4 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d001      	beq.n	8006946 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e04d      	b.n	80069e2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800694a:	b29b      	uxth	r3, r3
 800694c:	2bff      	cmp	r3, #255	; 0xff
 800694e:	d90e      	bls.n	800696e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	22ff      	movs	r2, #255	; 0xff
 8006954:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800695a:	b2da      	uxtb	r2, r3
 800695c:	8979      	ldrh	r1, [r7, #10]
 800695e:	2300      	movs	r3, #0
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f002 fa0c 	bl	8008d84 <I2C_TransferConfig>
 800696c:	e00f      	b.n	800698e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006972:	b29a      	uxth	r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800697c:	b2da      	uxtb	r2, r3
 800697e:	8979      	ldrh	r1, [r7, #10]
 8006980:	2300      	movs	r3, #0
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f002 f9fb 	bl	8008d84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006992:	b29b      	uxth	r3, r3
 8006994:	2b00      	cmp	r3, #0
 8006996:	d19e      	bne.n	80068d6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	6a39      	ldr	r1, [r7, #32]
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f002 f841 	bl	8008a24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d001      	beq.n	80069ac <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e01a      	b.n	80069e2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2220      	movs	r2, #32
 80069b2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6859      	ldr	r1, [r3, #4]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	4b0c      	ldr	r3, [pc, #48]	; (80069f0 <HAL_I2C_Master_Transmit+0x22c>)
 80069c0:	400b      	ands	r3, r1
 80069c2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	e000      	b.n	80069e2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80069e0:	2302      	movs	r3, #2
  }
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	80002000 	.word	0x80002000
 80069f0:	fe00e800 	.word	0xfe00e800

080069f4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b088      	sub	sp, #32
 80069f8:	af02      	add	r7, sp, #8
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	607a      	str	r2, [r7, #4]
 80069fe:	461a      	mov	r2, r3
 8006a00:	460b      	mov	r3, r1
 8006a02:	817b      	strh	r3, [r7, #10]
 8006a04:	4613      	mov	r3, r2
 8006a06:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b20      	cmp	r3, #32
 8006a12:	f040 80db 	bne.w	8006bcc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d101      	bne.n	8006a24 <HAL_I2C_Master_Receive+0x30>
 8006a20:	2302      	movs	r3, #2
 8006a22:	e0d4      	b.n	8006bce <HAL_I2C_Master_Receive+0x1da>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006a2c:	f7fd fb4e 	bl	80040cc <HAL_GetTick>
 8006a30:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	9300      	str	r3, [sp, #0]
 8006a36:	2319      	movs	r3, #25
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f001 ff50 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d001      	beq.n	8006a4e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e0bf      	b.n	8006bce <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2222      	movs	r2, #34	; 0x22
 8006a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2210      	movs	r2, #16
 8006a5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	893a      	ldrh	r2, [r7, #8]
 8006a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	2bff      	cmp	r3, #255	; 0xff
 8006a7e:	d90e      	bls.n	8006a9e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	22ff      	movs	r2, #255	; 0xff
 8006a84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	8979      	ldrh	r1, [r7, #10]
 8006a8e:	4b52      	ldr	r3, [pc, #328]	; (8006bd8 <HAL_I2C_Master_Receive+0x1e4>)
 8006a90:	9300      	str	r3, [sp, #0]
 8006a92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	f002 f974 	bl	8008d84 <I2C_TransferConfig>
 8006a9c:	e06d      	b.n	8006b7a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	8979      	ldrh	r1, [r7, #10]
 8006ab0:	4b49      	ldr	r3, [pc, #292]	; (8006bd8 <HAL_I2C_Master_Receive+0x1e4>)
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f002 f963 	bl	8008d84 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006abe:	e05c      	b.n	8006b7a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	6a39      	ldr	r1, [r7, #32]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f001 fff1 	bl	8008aac <I2C_WaitOnRXNEFlagUntilTimeout>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d001      	beq.n	8006ad4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e07c      	b.n	8006bce <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae6:	1c5a      	adds	r2, r3, #1
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af0:	3b01      	subs	r3, #1
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d034      	beq.n	8006b7a <HAL_I2C_Master_Receive+0x186>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d130      	bne.n	8006b7a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	9300      	str	r3, [sp, #0]
 8006b1c:	6a3b      	ldr	r3, [r7, #32]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2180      	movs	r1, #128	; 0x80
 8006b22:	68f8      	ldr	r0, [r7, #12]
 8006b24:	f001 fede 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e04d      	b.n	8006bce <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	2bff      	cmp	r3, #255	; 0xff
 8006b3a:	d90e      	bls.n	8006b5a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	22ff      	movs	r2, #255	; 0xff
 8006b40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b46:	b2da      	uxtb	r2, r3
 8006b48:	8979      	ldrh	r1, [r7, #10]
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f002 f916 	bl	8008d84 <I2C_TransferConfig>
 8006b58:	e00f      	b.n	8006b7a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b5e:	b29a      	uxth	r2, r3
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b68:	b2da      	uxtb	r2, r3
 8006b6a:	8979      	ldrh	r1, [r7, #10]
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f002 f905 	bl	8008d84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d19d      	bne.n	8006ac0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b84:	697a      	ldr	r2, [r7, #20]
 8006b86:	6a39      	ldr	r1, [r7, #32]
 8006b88:	68f8      	ldr	r0, [r7, #12]
 8006b8a:	f001 ff4b 	bl	8008a24 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d001      	beq.n	8006b98 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e01a      	b.n	8006bce <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6859      	ldr	r1, [r3, #4]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	4b0c      	ldr	r3, [pc, #48]	; (8006bdc <HAL_I2C_Master_Receive+0x1e8>)
 8006bac:	400b      	ands	r3, r1
 8006bae:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	e000      	b.n	8006bce <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006bcc:	2302      	movs	r3, #2
  }
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	80002400 	.word	0x80002400
 8006bdc:	fe00e800 	.word	0xfe00e800

08006be0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08a      	sub	sp, #40	; 0x28
 8006be4:	af02      	add	r7, sp, #8
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	607a      	str	r2, [r7, #4]
 8006bea:	461a      	mov	r2, r3
 8006bec:	460b      	mov	r3, r1
 8006bee:	817b      	strh	r3, [r7, #10]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	2b20      	cmp	r3, #32
 8006c02:	f040 80ef 	bne.w	8006de4 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c14:	d101      	bne.n	8006c1a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8006c16:	2302      	movs	r3, #2
 8006c18:	e0e5      	b.n	8006de6 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_I2C_Master_Transmit_DMA+0x48>
 8006c24:	2302      	movs	r3, #2
 8006c26:	e0de      	b.n	8006de6 <HAL_I2C_Master_Transmit_DMA+0x206>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2221      	movs	r2, #33	; 0x21
 8006c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2210      	movs	r2, #16
 8006c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	893a      	ldrh	r2, [r7, #8]
 8006c50:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	4a66      	ldr	r2, [pc, #408]	; (8006df0 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8006c56:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4a66      	ldr	r2, [pc, #408]	; (8006df4 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8006c5c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2bff      	cmp	r3, #255	; 0xff
 8006c66:	d906      	bls.n	8006c76 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	22ff      	movs	r2, #255	; 0xff
 8006c6c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006c6e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c72:	61fb      	str	r3, [r7, #28]
 8006c74:	e007      	b.n	8006c86 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006c80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c84:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d01a      	beq.n	8006cc4 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c92:	781a      	ldrb	r2, [r3, #0]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c9e:	1c5a      	adds	r2, r3, #1
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	625a      	str	r2, [r3, #36]	; 0x24

      sizetoxfer = hi2c->XferSize;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ca8:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	b29a      	uxth	r2, r3
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    if (hi2c->XferSize > 0U)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d074      	beq.n	8006db6 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d022      	beq.n	8006d1a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd8:	4a47      	ldr	r2, [pc, #284]	; (8006df8 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8006cda:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce0:	4a46      	ldr	r2, [pc, #280]	; (8006dfc <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8006ce2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce8:	2200      	movs	r2, #0
 8006cea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfc:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3328      	adds	r3, #40	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006d04:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006d0a:	f7fe ff1f 	bl	8005b4c <HAL_DMA_Start_IT>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8006d12:	7dfb      	ldrb	r3, [r7, #23]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d13a      	bne.n	8006d8e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8006d18:	e013      	b.n	8006d42 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d2e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e051      	b.n	8006de6 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	3301      	adds	r3, #1
 8006d4a:	b2da      	uxtb	r2, r3
 8006d4c:	8979      	ldrh	r1, [r7, #10]
 8006d4e:	4b2c      	ldr	r3, [pc, #176]	; (8006e00 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	68f8      	ldr	r0, [r7, #12]
 8006d56:	f002 f815 	bl	8008d84 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006d74:	2110      	movs	r1, #16
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f002 f836 	bl	8008de8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	e028      	b.n	8006de0 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2220      	movs	r2, #32
 8006d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006da2:	f043 0210 	orr.w	r2, r3, #16
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e017      	b.n	8006de6 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	4a12      	ldr	r2, [pc, #72]	; (8006e04 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8006dba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	b2da      	uxtb	r2, r3
 8006dc0:	8979      	ldrh	r1, [r7, #10]
 8006dc2:	4b0f      	ldr	r3, [pc, #60]	; (8006e00 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006dca:	68f8      	ldr	r0, [r7, #12]
 8006dcc:	f001 ffda 	bl	8008d84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006dd8:	2101      	movs	r1, #1
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f002 f804 	bl	8008de8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8006de0:	2300      	movs	r3, #0
 8006de2:	e000      	b.n	8006de6 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006de4:	2302      	movs	r3, #2
  }
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3720      	adds	r7, #32
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	ffff0000 	.word	0xffff0000
 8006df4:	08007721 	.word	0x08007721
 8006df8:	0800874f 	.word	0x0800874f
 8006dfc:	0800887b 	.word	0x0800887b
 8006e00:	80002000 	.word	0x80002000
 8006e04:	080072e1 	.word	0x080072e1

08006e08 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af02      	add	r7, sp, #8
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	607a      	str	r2, [r7, #4]
 8006e12:	461a      	mov	r2, r3
 8006e14:	460b      	mov	r3, r1
 8006e16:	817b      	strh	r3, [r7, #10]
 8006e18:	4613      	mov	r3, r2
 8006e1a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	2b20      	cmp	r3, #32
 8006e26:	f040 80cd 	bne.w	8006fc4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e38:	d101      	bne.n	8006e3e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e0c3      	b.n	8006fc6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d101      	bne.n	8006e4c <HAL_I2C_Master_Receive_DMA+0x44>
 8006e48:	2302      	movs	r3, #2
 8006e4a:	e0bc      	b.n	8006fc6 <HAL_I2C_Master_Receive_DMA+0x1be>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2222      	movs	r2, #34	; 0x22
 8006e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2210      	movs	r2, #16
 8006e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	893a      	ldrh	r2, [r7, #8]
 8006e74:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	4a55      	ldr	r2, [pc, #340]	; (8006fd0 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8006e7a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	4a55      	ldr	r2, [pc, #340]	; (8006fd4 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8006e80:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	2bff      	cmp	r3, #255	; 0xff
 8006e8a:	d906      	bls.n	8006e9a <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	22ff      	movs	r2, #255	; 0xff
 8006e90:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006e92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e96:	617b      	str	r3, [r7, #20]
 8006e98:	e007      	b.n	8006eaa <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006ea4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ea8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d070      	beq.n	8006f94 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d020      	beq.n	8006efc <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ebe:	4a46      	ldr	r2, [pc, #280]	; (8006fd8 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8006ec0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec6:	4a45      	ldr	r2, [pc, #276]	; (8006fdc <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8006ec8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ece:	2200      	movs	r2, #0
 8006ed0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	3324      	adds	r3, #36	; 0x24
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8006eec:	f7fe fe2e 	bl	8005b4c <HAL_DMA_Start_IT>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8006ef4:	7cfb      	ldrb	r3, [r7, #19]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d138      	bne.n	8006f6c <HAL_I2C_Master_Receive_DMA+0x164>
 8006efa:	e013      	b.n	8006f24 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2220      	movs	r2, #32
 8006f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f10:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	e050      	b.n	8006fc6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f28:	b2da      	uxtb	r2, r3
 8006f2a:	8979      	ldrh	r1, [r7, #10]
 8006f2c:	4b2c      	ldr	r3, [pc, #176]	; (8006fe0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	68f8      	ldr	r0, [r7, #12]
 8006f34:	f001 ff26 	bl	8008d84 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f3c:	b29a      	uxth	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006f52:	2110      	movs	r1, #16
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f001 ff47 	bl	8008de8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	e029      	b.n	8006fc0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2220      	movs	r2, #32
 8006f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f80:	f043 0210 	orr.w	r2, r3, #16
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e018      	b.n	8006fc6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	4a13      	ldr	r2, [pc, #76]	; (8006fe4 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8006f98:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f9e:	b2da      	uxtb	r2, r3
 8006fa0:	8979      	ldrh	r1, [r7, #10]
 8006fa2:	4b0f      	ldr	r3, [pc, #60]	; (8006fe0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006faa:	68f8      	ldr	r0, [r7, #12]
 8006fac:	f001 feea 	bl	8008d84 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006fb8:	2102      	movs	r1, #2
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f001 ff14 	bl	8008de8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	e000      	b.n	8006fc6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8006fc4:	2302      	movs	r3, #2
  }
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3718      	adds	r7, #24
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	ffff0000 	.word	0xffff0000
 8006fd4:	08007721 	.word	0x08007721
 8006fd8:	080087e5 	.word	0x080087e5
 8006fdc:	0800887b 	.word	0x0800887b
 8006fe0:	80002400 	.word	0x80002400
 8006fe4:	080072e1 	.word	0x080072e1

08006fe8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b088      	sub	sp, #32
 8006fec:	af02      	add	r7, sp, #8
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	4608      	mov	r0, r1
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	817b      	strh	r3, [r7, #10]
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	813b      	strh	r3, [r7, #8]
 8006ffe:	4613      	mov	r3, r2
 8007000:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b20      	cmp	r3, #32
 800700c:	f040 80f9 	bne.w	8007202 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007010:	6a3b      	ldr	r3, [r7, #32]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d002      	beq.n	800701c <HAL_I2C_Mem_Write+0x34>
 8007016:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007018:	2b00      	cmp	r3, #0
 800701a:	d105      	bne.n	8007028 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007022:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e0ed      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800702e:	2b01      	cmp	r3, #1
 8007030:	d101      	bne.n	8007036 <HAL_I2C_Mem_Write+0x4e>
 8007032:	2302      	movs	r3, #2
 8007034:	e0e6      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800703e:	f7fd f845 	bl	80040cc <HAL_GetTick>
 8007042:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	9300      	str	r3, [sp, #0]
 8007048:	2319      	movs	r3, #25
 800704a:	2201      	movs	r2, #1
 800704c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f001 fc47 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e0d1      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2221      	movs	r2, #33	; 0x21
 8007064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2240      	movs	r2, #64	; 0x40
 800706c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6a3a      	ldr	r2, [r7, #32]
 800707a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007080:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007088:	88f8      	ldrh	r0, [r7, #6]
 800708a:	893a      	ldrh	r2, [r7, #8]
 800708c:	8979      	ldrh	r1, [r7, #10]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	9301      	str	r3, [sp, #4]
 8007092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	4603      	mov	r3, r0
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 fe2b 	bl	8007cf4 <I2C_RequestMemoryWrite>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d005      	beq.n	80070b0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e0a9      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	2bff      	cmp	r3, #255	; 0xff
 80070b8:	d90e      	bls.n	80070d8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	22ff      	movs	r2, #255	; 0xff
 80070be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070c4:	b2da      	uxtb	r2, r3
 80070c6:	8979      	ldrh	r1, [r7, #10]
 80070c8:	2300      	movs	r3, #0
 80070ca:	9300      	str	r3, [sp, #0]
 80070cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f001 fe57 	bl	8008d84 <I2C_TransferConfig>
 80070d6:	e00f      	b.n	80070f8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070dc:	b29a      	uxth	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070e6:	b2da      	uxtb	r2, r3
 80070e8:	8979      	ldrh	r1, [r7, #10]
 80070ea:	2300      	movs	r3, #0
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f001 fe46 	bl	8008d84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070f8:	697a      	ldr	r2, [r7, #20]
 80070fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070fc:	68f8      	ldr	r0, [r7, #12]
 80070fe:	f001 fc4a 	bl	8008996 <I2C_WaitOnTXISFlagUntilTimeout>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d001      	beq.n	800710c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	e07b      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007110:	781a      	ldrb	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007126:	b29b      	uxth	r3, r3
 8007128:	3b01      	subs	r3, #1
 800712a:	b29a      	uxth	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007134:	3b01      	subs	r3, #1
 8007136:	b29a      	uxth	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007140:	b29b      	uxth	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d034      	beq.n	80071b0 <HAL_I2C_Mem_Write+0x1c8>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800714a:	2b00      	cmp	r3, #0
 800714c:	d130      	bne.n	80071b0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007154:	2200      	movs	r2, #0
 8007156:	2180      	movs	r1, #128	; 0x80
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f001 fbc3 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d001      	beq.n	8007168 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e04d      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800716c:	b29b      	uxth	r3, r3
 800716e:	2bff      	cmp	r3, #255	; 0xff
 8007170:	d90e      	bls.n	8007190 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	22ff      	movs	r2, #255	; 0xff
 8007176:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800717c:	b2da      	uxtb	r2, r3
 800717e:	8979      	ldrh	r1, [r7, #10]
 8007180:	2300      	movs	r3, #0
 8007182:	9300      	str	r3, [sp, #0]
 8007184:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007188:	68f8      	ldr	r0, [r7, #12]
 800718a:	f001 fdfb 	bl	8008d84 <I2C_TransferConfig>
 800718e:	e00f      	b.n	80071b0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007194:	b29a      	uxth	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	8979      	ldrh	r1, [r7, #10]
 80071a2:	2300      	movs	r3, #0
 80071a4:	9300      	str	r3, [sp, #0]
 80071a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f001 fdea 	bl	8008d84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d19e      	bne.n	80070f8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071ba:	697a      	ldr	r2, [r7, #20]
 80071bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f001 fc30 	bl	8008a24 <I2C_WaitOnSTOPFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e01a      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2220      	movs	r2, #32
 80071d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6859      	ldr	r1, [r3, #4]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	4b0a      	ldr	r3, [pc, #40]	; (800720c <HAL_I2C_Mem_Write+0x224>)
 80071e2:	400b      	ands	r3, r1
 80071e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2220      	movs	r2, #32
 80071ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2200      	movs	r2, #0
 80071f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	e000      	b.n	8007204 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007202:	2302      	movs	r3, #2
  }
}
 8007204:	4618      	mov	r0, r3
 8007206:	3718      	adds	r7, #24
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	fe00e800 	.word	0xfe00e800

08007210 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	460b      	mov	r3, r1
 800726a:	70fb      	strb	r3, [r7, #3]
 800726c:	4613      	mov	r3, r2
 800726e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007284:	bf00      	nop
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80072d4:	bf00      	nop
 80072d6:	370c      	adds	r7, #12
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b088      	sub	sp, #32
 80072e4:	af02      	add	r7, sp, #8
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d101      	bne.n	80072fe <I2C_Master_ISR_IT+0x1e>
 80072fa:	2302      	movs	r3, #2
 80072fc:	e113      	b.n	8007526 <I2C_Master_ISR_IT+0x246>
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f003 0310 	and.w	r3, r3, #16
 800730c:	2b00      	cmp	r3, #0
 800730e:	d012      	beq.n	8007336 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00d      	beq.n	8007336 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2210      	movs	r2, #16
 8007320:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007326:	f043 0204 	orr.w	r2, r3, #4
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800732e:	68f8      	ldr	r0, [r7, #12]
 8007330:	f001 f9e9 	bl	8008706 <I2C_Flush_TXDR>
 8007334:	e0e4      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	f003 0304 	and.w	r3, r3, #4
 800733c:	2b00      	cmp	r3, #0
 800733e:	d022      	beq.n	8007386 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007346:	2b00      	cmp	r3, #0
 8007348:	d01d      	beq.n	8007386 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f023 0304 	bic.w	r3, r3, #4
 8007350:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735c:	b2d2      	uxtb	r2, r2
 800735e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007364:	1c5a      	adds	r2, r3, #1
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800736e:	3b01      	subs	r3, #1
 8007370:	b29a      	uxth	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800737a:	b29b      	uxth	r3, r3
 800737c:	3b01      	subs	r3, #1
 800737e:	b29a      	uxth	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007384:	e0bc      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800738c:	2b00      	cmp	r3, #0
 800738e:	d128      	bne.n	80073e2 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8007396:	2b00      	cmp	r3, #0
 8007398:	d023      	beq.n	80073e2 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d01e      	beq.n	80073e2 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 80a8 	beq.w	8007500 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b4:	781a      	ldrb	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ca:	3b01      	subs	r3, #1
 80073cc:	b29a      	uxth	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	3b01      	subs	r3, #1
 80073da:	b29a      	uxth	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 80073e0:	e08e      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d05c      	beq.n	80074a6 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d057      	beq.n	80074a6 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d040      	beq.n	8007482 <I2C_Master_ISR_IT+0x1a2>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007404:	2b00      	cmp	r3, #0
 8007406:	d13c      	bne.n	8007482 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	b29b      	uxth	r3, r3
 8007410:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007414:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800741a:	b29b      	uxth	r3, r3
 800741c:	2bff      	cmp	r3, #255	; 0xff
 800741e:	d90e      	bls.n	800743e <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	22ff      	movs	r2, #255	; 0xff
 8007424:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800742a:	b2da      	uxtb	r2, r3
 800742c:	8a79      	ldrh	r1, [r7, #18]
 800742e:	2300      	movs	r3, #0
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f001 fca4 	bl	8008d84 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800743c:	e032      	b.n	80074a4 <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007442:	b29a      	uxth	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800744c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007450:	d00b      	beq.n	800746a <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007456:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800745c:	8a79      	ldrh	r1, [r7, #18]
 800745e:	2000      	movs	r0, #0
 8007460:	9000      	str	r0, [sp, #0]
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f001 fc8e 	bl	8008d84 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007468:	e01c      	b.n	80074a4 <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800746e:	b2da      	uxtb	r2, r3
 8007470:	8a79      	ldrh	r1, [r7, #18]
 8007472:	2300      	movs	r3, #0
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f001 fc82 	bl	8008d84 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007480:	e010      	b.n	80074a4 <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800748c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007490:	d003      	beq.n	800749a <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	f000 fd06 	bl	8007ea4 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007498:	e032      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800749a:	2140      	movs	r1, #64	; 0x40
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f001 f81b 	bl	80084d8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074a2:	e02d      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
 80074a4:	e02c      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d027      	beq.n	8007500 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d022      	beq.n	8007500 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074be:	b29b      	uxth	r3, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d119      	bne.n	80074f8 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80074d2:	d015      	beq.n	8007500 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80074dc:	d108      	bne.n	80074f0 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074ec:	605a      	str	r2, [r3, #4]
 80074ee:	e007      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f000 fcd7 	bl	8007ea4 <I2C_ITMasterSeqCplt>
 80074f6:	e003      	b.n	8007500 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80074f8:	2140      	movs	r1, #64	; 0x40
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 ffec 	bl	80084d8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	f003 0320 	and.w	r3, r3, #32
 8007506:	2b00      	cmp	r3, #0
 8007508:	d008      	beq.n	800751c <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007510:	2b00      	cmp	r3, #0
 8007512:	d003      	beq.n	800751c <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8007514:	6979      	ldr	r1, [r7, #20]
 8007516:	68f8      	ldr	r0, [r7, #12]
 8007518:	f000 fd5e 	bl	8007fd8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b086      	sub	sp, #24
 8007532:	af00      	add	r7, sp, #0
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	60b9      	str	r1, [r7, #8]
 8007538:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800753e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800754a:	2b01      	cmp	r3, #1
 800754c:	d101      	bne.n	8007552 <I2C_Slave_ISR_IT+0x24>
 800754e:	2302      	movs	r3, #2
 8007550:	e0e2      	b.n	8007718 <I2C_Slave_ISR_IT+0x1ea>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	f003 0320 	and.w	r3, r3, #32
 8007560:	2b00      	cmp	r3, #0
 8007562:	d009      	beq.n	8007578 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800756a:	2b00      	cmp	r3, #0
 800756c:	d004      	beq.n	8007578 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800756e:	6939      	ldr	r1, [r7, #16]
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f000 fdf9 	bl	8008168 <I2C_ITSlaveCplt>
 8007576:	e0ca      	b.n	800770e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	f003 0310 	and.w	r3, r3, #16
 800757e:	2b00      	cmp	r3, #0
 8007580:	d04b      	beq.n	800761a <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007588:	2b00      	cmp	r3, #0
 800758a:	d046      	beq.n	800761a <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007590:	b29b      	uxth	r3, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	d128      	bne.n	80075e8 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b28      	cmp	r3, #40	; 0x28
 80075a0:	d108      	bne.n	80075b4 <I2C_Slave_ISR_IT+0x86>
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80075a8:	d104      	bne.n	80075b4 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80075aa:	6939      	ldr	r1, [r7, #16]
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f000 ff3f 	bl	8008430 <I2C_ITListenCplt>
 80075b2:	e031      	b.n	8007618 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	2b29      	cmp	r3, #41	; 0x29
 80075be:	d10e      	bne.n	80075de <I2C_Slave_ISR_IT+0xb0>
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075c6:	d00a      	beq.n	80075de <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2210      	movs	r2, #16
 80075ce:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80075d0:	68f8      	ldr	r0, [r7, #12]
 80075d2:	f001 f898 	bl	8008706 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f000 fca1 	bl	8007f1e <I2C_ITSlaveSeqCplt>
 80075dc:	e01c      	b.n	8007618 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2210      	movs	r2, #16
 80075e4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80075e6:	e08f      	b.n	8007708 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2210      	movs	r2, #16
 80075ee:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075f4:	f043 0204 	orr.w	r2, r3, #4
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <I2C_Slave_ISR_IT+0xdc>
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007608:	d17e      	bne.n	8007708 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800760e:	4619      	mov	r1, r3
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f000 ff61 	bl	80084d8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007616:	e077      	b.n	8007708 <I2C_Slave_ISR_IT+0x1da>
 8007618:	e076      	b.n	8007708 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	f003 0304 	and.w	r3, r3, #4
 8007620:	2b00      	cmp	r3, #0
 8007622:	d02f      	beq.n	8007684 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800762a:	2b00      	cmp	r3, #0
 800762c:	d02a      	beq.n	8007684 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007632:	b29b      	uxth	r3, r3
 8007634:	2b00      	cmp	r3, #0
 8007636:	d018      	beq.n	800766a <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007642:	b2d2      	uxtb	r2, r2
 8007644:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800766e:	b29b      	uxth	r3, r3
 8007670:	2b00      	cmp	r3, #0
 8007672:	d14b      	bne.n	800770c <I2C_Slave_ISR_IT+0x1de>
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800767a:	d047      	beq.n	800770c <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800767c:	68f8      	ldr	r0, [r7, #12]
 800767e:	f000 fc4e 	bl	8007f1e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007682:	e043      	b.n	800770c <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	f003 0308 	and.w	r3, r3, #8
 800768a:	2b00      	cmp	r3, #0
 800768c:	d009      	beq.n	80076a2 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007694:	2b00      	cmp	r3, #0
 8007696:	d004      	beq.n	80076a2 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007698:	6939      	ldr	r1, [r7, #16]
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f000 fb7e 	bl	8007d9c <I2C_ITAddrCplt>
 80076a0:	e035      	b.n	800770e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	f003 0302 	and.w	r3, r3, #2
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d030      	beq.n	800770e <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d02b      	beq.n	800770e <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d018      	beq.n	80076f2 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c4:	781a      	ldrb	r2, [r3, #0]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d0:	1c5a      	adds	r2, r3, #1
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076da:	b29b      	uxth	r3, r3
 80076dc:	3b01      	subs	r3, #1
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e8:	3b01      	subs	r3, #1
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	851a      	strh	r2, [r3, #40]	; 0x28
 80076f0:	e00d      	b.n	800770e <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80076f8:	d002      	beq.n	8007700 <I2C_Slave_ISR_IT+0x1d2>
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d106      	bne.n	800770e <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007700:	68f8      	ldr	r0, [r7, #12]
 8007702:	f000 fc0c 	bl	8007f1e <I2C_ITSlaveSeqCplt>
 8007706:	e002      	b.n	800770e <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8007708:	bf00      	nop
 800770a:	e000      	b.n	800770e <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800770c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3718      	adds	r7, #24
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b088      	sub	sp, #32
 8007724:	af02      	add	r7, sp, #8
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007732:	2b01      	cmp	r3, #1
 8007734:	d101      	bne.n	800773a <I2C_Master_ISR_DMA+0x1a>
 8007736:	2302      	movs	r3, #2
 8007738:	e0d9      	b.n	80078ee <I2C_Master_ISR_DMA+0x1ce>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	f003 0310 	and.w	r3, r3, #16
 8007748:	2b00      	cmp	r3, #0
 800774a:	d016      	beq.n	800777a <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007752:	2b00      	cmp	r3, #0
 8007754:	d011      	beq.n	800777a <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2210      	movs	r2, #16
 800775c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007762:	f043 0204 	orr.w	r2, r3, #4
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800776a:	2120      	movs	r1, #32
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f001 fb3b 	bl	8008de8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 ffc7 	bl	8008706 <I2C_Flush_TXDR>
 8007778:	e0b4      	b.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007780:	2b00      	cmp	r3, #0
 8007782:	d071      	beq.n	8007868 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800778a:	2b00      	cmp	r3, #0
 800778c:	d06c      	beq.n	8007868 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800779c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d04e      	beq.n	8007846 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077b4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	2bff      	cmp	r3, #255	; 0xff
 80077be:	d906      	bls.n	80077ce <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	22ff      	movs	r2, #255	; 0xff
 80077c4:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80077c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80077ca:	617b      	str	r3, [r7, #20]
 80077cc:	e010      	b.n	80077f0 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80077e0:	d003      	beq.n	80077ea <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e6:	617b      	str	r3, [r7, #20]
 80077e8:	e002      	b.n	80077f0 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80077ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80077ee:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	8a79      	ldrh	r1, [r7, #18]
 80077f8:	2300      	movs	r3, #0
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	68f8      	ldr	r0, [r7, #12]
 8007800:	f001 fac0 	bl	8008d84 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007808:	b29a      	uxth	r2, r3
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	b29a      	uxth	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b22      	cmp	r3, #34	; 0x22
 8007820:	d108      	bne.n	8007834 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007830:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007832:	e057      	b.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007842:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007844:	e04e      	b.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007850:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007854:	d003      	beq.n	800785e <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007856:	68f8      	ldr	r0, [r7, #12]
 8007858:	f000 fb24 	bl	8007ea4 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800785c:	e042      	b.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800785e:	2140      	movs	r1, #64	; 0x40
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 fe39 	bl	80084d8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007866:	e03d      	b.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800786e:	2b00      	cmp	r3, #0
 8007870:	d028      	beq.n	80078c4 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007878:	2b00      	cmp	r3, #0
 800787a:	d023      	beq.n	80078c4 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007880:	b29b      	uxth	r3, r3
 8007882:	2b00      	cmp	r3, #0
 8007884:	d119      	bne.n	80078ba <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007890:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007894:	d025      	beq.n	80078e2 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800789e:	d108      	bne.n	80078b2 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	685a      	ldr	r2, [r3, #4]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078ae:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80078b0:	e017      	b.n	80078e2 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 faf6 	bl	8007ea4 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80078b8:	e013      	b.n	80078e2 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80078ba:	2140      	movs	r1, #64	; 0x40
 80078bc:	68f8      	ldr	r0, [r7, #12]
 80078be:	f000 fe0b 	bl	80084d8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80078c2:	e00e      	b.n	80078e2 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	f003 0320 	and.w	r3, r3, #32
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00a      	beq.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d005      	beq.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80078d8:	68b9      	ldr	r1, [r7, #8]
 80078da:	68f8      	ldr	r0, [r7, #12]
 80078dc:	f000 fb7c 	bl	8007fd8 <I2C_ITMasterCplt>
 80078e0:	e000      	b.n	80078e4 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80078e2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
	...

080078f8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b088      	sub	sp, #32
 80078fc:	af02      	add	r7, sp, #8
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8007904:	4b8d      	ldr	r3, [pc, #564]	; (8007b3c <I2C_Mem_ISR_DMA+0x244>)
 8007906:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800790e:	2b01      	cmp	r3, #1
 8007910:	d101      	bne.n	8007916 <I2C_Mem_ISR_DMA+0x1e>
 8007912:	2302      	movs	r3, #2
 8007914:	e10e      	b.n	8007b34 <I2C_Mem_ISR_DMA+0x23c>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	f003 0310 	and.w	r3, r3, #16
 8007924:	2b00      	cmp	r3, #0
 8007926:	d016      	beq.n	8007956 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800792e:	2b00      	cmp	r3, #0
 8007930:	d011      	beq.n	8007956 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2210      	movs	r2, #16
 8007938:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800793e:	f043 0204 	orr.w	r2, r3, #4
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007946:	2120      	movs	r1, #32
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f001 fa4d 	bl	8008de8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800794e:	68f8      	ldr	r0, [r7, #12]
 8007950:	f000 fed9 	bl	8008706 <I2C_Flush_TXDR>
 8007954:	e0e9      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f003 0302 	and.w	r3, r3, #2
 800795c:	2b00      	cmp	r3, #0
 800795e:	d00e      	beq.n	800797e <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007972:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f04f 32ff 	mov.w	r2, #4294967295
 800797a:	651a      	str	r2, [r3, #80]	; 0x50
 800797c:	e0d5      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007984:	2b00      	cmp	r3, #0
 8007986:	d05f      	beq.n	8007a48 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800798e:	2b00      	cmp	r3, #0
 8007990:	d05a      	beq.n	8007a48 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007992:	2101      	movs	r1, #1
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f001 faab 	bl	8008ef0 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800799a:	2110      	movs	r1, #16
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	f001 fa23 	bl	8008de8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d048      	beq.n	8007a3e <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	2bff      	cmp	r3, #255	; 0xff
 80079b4:	d910      	bls.n	80079d8 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	22ff      	movs	r2, #255	; 0xff
 80079ba:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079c0:	b299      	uxth	r1, r3
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079c6:	b2da      	uxtb	r2, r3
 80079c8:	2300      	movs	r3, #0
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f001 f9d7 	bl	8008d84 <I2C_TransferConfig>
 80079d6:	e011      	b.n	80079fc <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079dc:	b29a      	uxth	r2, r3
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079e6:	b299      	uxth	r1, r3
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	2300      	movs	r3, #0
 80079f0:	9300      	str	r3, [sp, #0]
 80079f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f001 f9c4 	bl	8008d84 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a00:	b29a      	uxth	r2, r3
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a06:	1ad3      	subs	r3, r2, r3
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	2b22      	cmp	r3, #34	; 0x22
 8007a18:	d108      	bne.n	8007a2c <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a28:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007a2a:	e07e      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a3a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007a3c:	e075      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007a3e:	2140      	movs	r1, #64	; 0x40
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f000 fd49 	bl	80084d8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007a46:	e070      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d05d      	beq.n	8007b0e <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d058      	beq.n	8007b0e <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007a5c:	2101      	movs	r1, #1
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f001 fa46 	bl	8008ef0 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007a64:	2110      	movs	r1, #16
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f001 f9be 	bl	8008de8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	2b22      	cmp	r3, #34	; 0x22
 8007a76:	d101      	bne.n	8007a7c <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8007a78:	4b31      	ldr	r3, [pc, #196]	; (8007b40 <I2C_Mem_ISR_DMA+0x248>)
 8007a7a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	2bff      	cmp	r3, #255	; 0xff
 8007a84:	d910      	bls.n	8007aa8 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	22ff      	movs	r2, #255	; 0xff
 8007a8a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a90:	b299      	uxth	r1, r3
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a96:	b2da      	uxtb	r2, r3
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	9300      	str	r3, [sp, #0]
 8007a9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f001 f96f 	bl	8008d84 <I2C_TransferConfig>
 8007aa6:	e011      	b.n	8007acc <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ab6:	b299      	uxth	r1, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007abc:	b2da      	uxtb	r2, r3
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	9300      	str	r3, [sp, #0]
 8007ac2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f001 f95c 	bl	8008d84 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b22      	cmp	r3, #34	; 0x22
 8007ae8:	d108      	bne.n	8007afc <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007af8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007afa:	e016      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b0a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b0c:	e00d      	b.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	f003 0320 	and.w	r3, r3, #32
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d008      	beq.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d003      	beq.n	8007b2a <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007b22:	68b9      	ldr	r1, [r7, #8]
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 fa57 	bl	8007fd8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007b32:	2300      	movs	r3, #0
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	80002000 	.word	0x80002000
 8007b40:	80002400 	.word	0x80002400

08007b44 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b088      	sub	sp, #32
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b54:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007b56:	2300      	movs	r3, #0
 8007b58:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d101      	bne.n	8007b68 <I2C_Slave_ISR_DMA+0x24>
 8007b64:	2302      	movs	r3, #2
 8007b66:	e0c0      	b.n	8007cea <I2C_Slave_ISR_DMA+0x1a6>
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f003 0320 	and.w	r3, r3, #32
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d009      	beq.n	8007b8e <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d004      	beq.n	8007b8e <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007b84:	68b9      	ldr	r1, [r7, #8]
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 faee 	bl	8008168 <I2C_ITSlaveCplt>
 8007b8c:	e0a8      	b.n	8007ce0 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f003 0310 	and.w	r3, r3, #16
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 8095 	beq.w	8007cc4 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	f000 808f 	beq.w	8007cc4 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d104      	bne.n	8007bba <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d07d      	beq.n	8007cb6 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00c      	beq.n	8007bdc <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d007      	beq.n	8007bdc <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d101      	bne.n	8007bdc <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00c      	beq.n	8007bfe <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d007      	beq.n	8007bfe <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d128      	bne.n	8007c56 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b28      	cmp	r3, #40	; 0x28
 8007c0e:	d108      	bne.n	8007c22 <I2C_Slave_ISR_DMA+0xde>
 8007c10:	69bb      	ldr	r3, [r7, #24]
 8007c12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007c16:	d104      	bne.n	8007c22 <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007c18:	68b9      	ldr	r1, [r7, #8]
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	f000 fc08 	bl	8008430 <I2C_ITListenCplt>
 8007c20:	e048      	b.n	8007cb4 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b29      	cmp	r3, #41	; 0x29
 8007c2c:	d10e      	bne.n	8007c4c <I2C_Slave_ISR_DMA+0x108>
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c34:	d00a      	beq.n	8007c4c <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2210      	movs	r2, #16
 8007c3c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 fd61 	bl	8008706 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 f96a 	bl	8007f1e <I2C_ITSlaveSeqCplt>
 8007c4a:	e033      	b.n	8007cb4 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2210      	movs	r2, #16
 8007c52:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007c54:	e034      	b.n	8007cc0 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2210      	movs	r2, #16
 8007c5c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c62:	f043 0204 	orr.w	r2, r3, #4
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c70:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d003      	beq.n	8007c80 <I2C_Slave_ISR_DMA+0x13c>
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007c7e:	d11f      	bne.n	8007cc0 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007c80:	7dfb      	ldrb	r3, [r7, #23]
 8007c82:	2b21      	cmp	r3, #33	; 0x21
 8007c84:	d002      	beq.n	8007c8c <I2C_Slave_ISR_DMA+0x148>
 8007c86:	7dfb      	ldrb	r3, [r7, #23]
 8007c88:	2b29      	cmp	r3, #41	; 0x29
 8007c8a:	d103      	bne.n	8007c94 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2221      	movs	r2, #33	; 0x21
 8007c90:	631a      	str	r2, [r3, #48]	; 0x30
 8007c92:	e008      	b.n	8007ca6 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007c94:	7dfb      	ldrb	r3, [r7, #23]
 8007c96:	2b22      	cmp	r3, #34	; 0x22
 8007c98:	d002      	beq.n	8007ca0 <I2C_Slave_ISR_DMA+0x15c>
 8007c9a:	7dfb      	ldrb	r3, [r7, #23]
 8007c9c:	2b2a      	cmp	r3, #42	; 0x2a
 8007c9e:	d102      	bne.n	8007ca6 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2222      	movs	r2, #34	; 0x22
 8007ca4:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007caa:	4619      	mov	r1, r3
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 fc13 	bl	80084d8 <I2C_ITError>
      if (treatdmanack == 1U)
 8007cb2:	e005      	b.n	8007cc0 <I2C_Slave_ISR_DMA+0x17c>
 8007cb4:	e004      	b.n	8007cc0 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2210      	movs	r2, #16
 8007cbc:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007cbe:	e00f      	b.n	8007ce0 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8007cc0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007cc2:	e00d      	b.n	8007ce0 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	f003 0308 	and.w	r3, r3, #8
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d008      	beq.n	8007ce0 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d003      	beq.n	8007ce0 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007cd8:	68b9      	ldr	r1, [r7, #8]
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f000 f85e 	bl	8007d9c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3720      	adds	r7, #32
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
	...

08007cf4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b086      	sub	sp, #24
 8007cf8:	af02      	add	r7, sp, #8
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	4608      	mov	r0, r1
 8007cfe:	4611      	mov	r1, r2
 8007d00:	461a      	mov	r2, r3
 8007d02:	4603      	mov	r3, r0
 8007d04:	817b      	strh	r3, [r7, #10]
 8007d06:	460b      	mov	r3, r1
 8007d08:	813b      	strh	r3, [r7, #8]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007d0e:	88fb      	ldrh	r3, [r7, #6]
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	8979      	ldrh	r1, [r7, #10]
 8007d14:	4b20      	ldr	r3, [pc, #128]	; (8007d98 <I2C_RequestMemoryWrite+0xa4>)
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f001 f831 	bl	8008d84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d22:	69fa      	ldr	r2, [r7, #28]
 8007d24:	69b9      	ldr	r1, [r7, #24]
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f000 fe35 	bl	8008996 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d001      	beq.n	8007d36 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e02c      	b.n	8007d90 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d36:	88fb      	ldrh	r3, [r7, #6]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d105      	bne.n	8007d48 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d3c:	893b      	ldrh	r3, [r7, #8]
 8007d3e:	b2da      	uxtb	r2, r3
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	629a      	str	r2, [r3, #40]	; 0x28
 8007d46:	e015      	b.n	8007d74 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007d48:	893b      	ldrh	r3, [r7, #8]
 8007d4a:	0a1b      	lsrs	r3, r3, #8
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	b2da      	uxtb	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d56:	69fa      	ldr	r2, [r7, #28]
 8007d58:	69b9      	ldr	r1, [r7, #24]
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f000 fe1b 	bl	8008996 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e012      	b.n	8007d90 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007d6a:	893b      	ldrh	r3, [r7, #8]
 8007d6c:	b2da      	uxtb	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	2180      	movs	r1, #128	; 0x80
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f000 fdb0 	bl	80088e4 <I2C_WaitOnFlagUntilTimeout>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d001      	beq.n	8007d8e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e000      	b.n	8007d90 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007d8e:	2300      	movs	r3, #0
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}
 8007d98:	80002000 	.word	0x80002000

08007d9c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007db2:	2b28      	cmp	r3, #40	; 0x28
 8007db4:	d16a      	bne.n	8007e8c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	699b      	ldr	r3, [r3, #24]
 8007dbc:	0c1b      	lsrs	r3, r3, #16
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	699b      	ldr	r3, [r3, #24]
 8007dcc:	0c1b      	lsrs	r3, r3, #16
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007dd4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007de2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007df0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	2b02      	cmp	r3, #2
 8007df8:	d138      	bne.n	8007e6c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007dfa:	897b      	ldrh	r3, [r7, #10]
 8007dfc:	09db      	lsrs	r3, r3, #7
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	89bb      	ldrh	r3, [r7, #12]
 8007e02:	4053      	eors	r3, r2
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	f003 0306 	and.w	r3, r3, #6
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d11c      	bne.n	8007e48 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007e0e:	897b      	ldrh	r3, [r7, #10]
 8007e10:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e16:	1c5a      	adds	r2, r3, #1
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e20:	2b02      	cmp	r3, #2
 8007e22:	d13b      	bne.n	8007e9c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2208      	movs	r2, #8
 8007e30:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e3a:	89ba      	ldrh	r2, [r7, #12]
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
 8007e3e:	4619      	mov	r1, r3
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f7ff fa0d 	bl	8007260 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007e46:	e029      	b.n	8007e9c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007e48:	893b      	ldrh	r3, [r7, #8]
 8007e4a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f001 f84d 	bl	8008ef0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e5e:	89ba      	ldrh	r2, [r7, #12]
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f7ff f9fb 	bl	8007260 <HAL_I2C_AddrCallback>
}
 8007e6a:	e017      	b.n	8007e9c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f001 f83d 	bl	8008ef0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e7e:	89ba      	ldrh	r2, [r7, #12]
 8007e80:	7bfb      	ldrb	r3, [r7, #15]
 8007e82:	4619      	mov	r1, r3
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f7ff f9eb 	bl	8007260 <HAL_I2C_AddrCallback>
}
 8007e8a:	e007      	b.n	8007e9c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2208      	movs	r2, #8
 8007e92:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8007e9c:	bf00      	nop
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	2b21      	cmp	r3, #33	; 0x21
 8007ebe:	d115      	bne.n	8007eec <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2211      	movs	r2, #17
 8007ecc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ed4:	2101      	movs	r1, #1
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f001 f80a 	bl	8008ef0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f7ff f993 	bl	8007210 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007eea:	e014      	b.n	8007f16 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2220      	movs	r2, #32
 8007ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2212      	movs	r2, #18
 8007ef8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007f00:	2102      	movs	r1, #2
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fff4 	bl	8008ef0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f7ff f987 	bl	8007224 <HAL_I2C_MasterRxCpltCallback>
}
 8007f16:	bf00      	nop
 8007f18:	3708      	adds	r7, #8
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b084      	sub	sp, #16
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d008      	beq.n	8007f52 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	e00c      	b.n	8007f6c <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d007      	beq.n	8007f6c <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f6a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	2b29      	cmp	r3, #41	; 0x29
 8007f76:	d112      	bne.n	8007f9e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2228      	movs	r2, #40	; 0x28
 8007f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2221      	movs	r2, #33	; 0x21
 8007f84:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007f86:	2101      	movs	r1, #1
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 ffb1 	bl	8008ef0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f7ff f94e 	bl	8007238 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007f9c:	e017      	b.n	8007fce <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b2a      	cmp	r3, #42	; 0x2a
 8007fa8:	d111      	bne.n	8007fce <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2228      	movs	r2, #40	; 0x28
 8007fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2222      	movs	r2, #34	; 0x22
 8007fb6:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007fb8:	2102      	movs	r1, #2
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 ff98 	bl	8008ef0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f7ff f93f 	bl	800724c <HAL_I2C_SlaveRxCpltCallback>
}
 8007fce:	bf00      	nop
 8007fd0:	3710      	adds	r7, #16
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b086      	sub	sp, #24
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2220      	movs	r2, #32
 8007fec:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b21      	cmp	r3, #33	; 0x21
 8007ff8:	d107      	bne.n	800800a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ffa:	2101      	movs	r1, #1
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f000 ff77 	bl	8008ef0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2211      	movs	r2, #17
 8008006:	631a      	str	r2, [r3, #48]	; 0x30
 8008008:	e00c      	b.n	8008024 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008010:	b2db      	uxtb	r3, r3
 8008012:	2b22      	cmp	r3, #34	; 0x22
 8008014:	d106      	bne.n	8008024 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008016:	2102      	movs	r1, #2
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 ff69 	bl	8008ef0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2212      	movs	r2, #18
 8008022:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	6859      	ldr	r1, [r3, #4]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	4b4c      	ldr	r3, [pc, #304]	; (8008160 <I2C_ITMasterCplt+0x188>)
 8008030:	400b      	ands	r3, r1
 8008032:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	4a49      	ldr	r2, [pc, #292]	; (8008164 <I2C_ITMasterCplt+0x18c>)
 800803e:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f003 0310 	and.w	r3, r3, #16
 8008046:	2b00      	cmp	r3, #0
 8008048:	d009      	beq.n	800805e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2210      	movs	r2, #16
 8008050:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008056:	f043 0204 	orr.w	r2, r3, #4
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b60      	cmp	r3, #96	; 0x60
 8008068:	d10a      	bne.n	8008080 <I2C_ITMasterCplt+0xa8>
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	f003 0304 	and.w	r3, r3, #4
 8008070:	2b00      	cmp	r3, #0
 8008072:	d005      	beq.n	8008080 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800807a:	b2db      	uxtb	r3, r3
 800807c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800807e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f000 fb40 	bl	8008706 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800808a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b60      	cmp	r3, #96	; 0x60
 8008096:	d002      	beq.n	800809e <I2C_ITMasterCplt+0xc6>
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d006      	beq.n	80080ac <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fa17 	bl	80084d8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80080aa:	e054      	b.n	8008156 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	2b21      	cmp	r3, #33	; 0x21
 80080b6:	d124      	bne.n	8008102 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2220      	movs	r2, #32
 80080bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2200      	movs	r2, #0
 80080c4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	2b40      	cmp	r3, #64	; 0x40
 80080d0:	d10b      	bne.n	80080ea <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7ff f8d4 	bl	8007290 <HAL_I2C_MemTxCpltCallback>
}
 80080e8:	e035      	b.n	8008156 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7ff f888 	bl	8007210 <HAL_I2C_MasterTxCpltCallback>
}
 8008100:	e029      	b.n	8008156 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008108:	b2db      	uxtb	r3, r3
 800810a:	2b22      	cmp	r3, #34	; 0x22
 800810c:	d123      	bne.n	8008156 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2220      	movs	r2, #32
 8008112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008122:	b2db      	uxtb	r3, r3
 8008124:	2b40      	cmp	r3, #64	; 0x40
 8008126:	d10b      	bne.n	8008140 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f7ff f8b3 	bl	80072a4 <HAL_I2C_MemRxCpltCallback>
}
 800813e:	e00a      	b.n	8008156 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f7ff f867 	bl	8007224 <HAL_I2C_MasterRxCpltCallback>
}
 8008156:	bf00      	nop
 8008158:	3718      	adds	r7, #24
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	fe00e800 	.word	0xfe00e800
 8008164:	ffff0000 	.word	0xffff0000

08008168 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b086      	sub	sp, #24
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008182:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800818a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2220      	movs	r2, #32
 8008192:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008194:	7afb      	ldrb	r3, [r7, #11]
 8008196:	2b21      	cmp	r3, #33	; 0x21
 8008198:	d002      	beq.n	80081a0 <I2C_ITSlaveCplt+0x38>
 800819a:	7afb      	ldrb	r3, [r7, #11]
 800819c:	2b29      	cmp	r3, #41	; 0x29
 800819e:	d108      	bne.n	80081b2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80081a0:	f248 0101 	movw	r1, #32769	; 0x8001
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 fea3 	bl	8008ef0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2221      	movs	r2, #33	; 0x21
 80081ae:	631a      	str	r2, [r3, #48]	; 0x30
 80081b0:	e019      	b.n	80081e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80081b2:	7afb      	ldrb	r3, [r7, #11]
 80081b4:	2b22      	cmp	r3, #34	; 0x22
 80081b6:	d002      	beq.n	80081be <I2C_ITSlaveCplt+0x56>
 80081b8:	7afb      	ldrb	r3, [r7, #11]
 80081ba:	2b2a      	cmp	r3, #42	; 0x2a
 80081bc:	d108      	bne.n	80081d0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80081be:	f248 0102 	movw	r1, #32770	; 0x8002
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fe94 	bl	8008ef0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2222      	movs	r2, #34	; 0x22
 80081cc:	631a      	str	r2, [r3, #48]	; 0x30
 80081ce:	e00a      	b.n	80081e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80081d0:	7afb      	ldrb	r3, [r7, #11]
 80081d2:	2b28      	cmp	r3, #40	; 0x28
 80081d4:	d107      	bne.n	80081e6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80081d6:	f248 0103 	movw	r1, #32771	; 0x8003
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fe88 	bl	8008ef0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	685a      	ldr	r2, [r3, #4]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081f4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	6859      	ldr	r1, [r3, #4]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	4b89      	ldr	r3, [pc, #548]	; (8008428 <I2C_ITSlaveCplt+0x2c0>)
 8008202:	400b      	ands	r3, r1
 8008204:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 fa7d 	bl	8008706 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d013      	beq.n	800823e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008224:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822a:	2b00      	cmp	r3, #0
 800822c:	d01f      	beq.n	800826e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	b29a      	uxth	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800823c:	e017      	b.n	800826e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d012      	beq.n	800826e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008256:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800825c:	2b00      	cmp	r3, #0
 800825e:	d006      	beq.n	800826e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	b29a      	uxth	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f003 0304 	and.w	r3, r3, #4
 8008274:	2b00      	cmp	r3, #0
 8008276:	d020      	beq.n	80082ba <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	f023 0304 	bic.w	r3, r3, #4
 800827e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828a:	b2d2      	uxtb	r2, r2
 800828c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	1c5a      	adds	r2, r3, #1
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00c      	beq.n	80082ba <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	3b01      	subs	r3, #1
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082be:	b29b      	uxth	r3, r3
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d005      	beq.n	80082d0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082c8:	f043 0204 	orr.w	r2, r3, #4
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	f003 0310 	and.w	r3, r3, #16
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d049      	beq.n	800836e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d044      	beq.n	800836e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d128      	bne.n	8008340 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	2b28      	cmp	r3, #40	; 0x28
 80082f8:	d108      	bne.n	800830c <I2C_ITSlaveCplt+0x1a4>
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008300:	d104      	bne.n	800830c <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008302:	6979      	ldr	r1, [r7, #20]
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 f893 	bl	8008430 <I2C_ITListenCplt>
 800830a:	e030      	b.n	800836e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008312:	b2db      	uxtb	r3, r3
 8008314:	2b29      	cmp	r3, #41	; 0x29
 8008316:	d10e      	bne.n	8008336 <I2C_ITSlaveCplt+0x1ce>
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800831e:	d00a      	beq.n	8008336 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2210      	movs	r2, #16
 8008326:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f9ec 	bl	8008706 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7ff fdf5 	bl	8007f1e <I2C_ITSlaveSeqCplt>
 8008334:	e01b      	b.n	800836e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	2210      	movs	r2, #16
 800833c:	61da      	str	r2, [r3, #28]
 800833e:	e016      	b.n	800836e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2210      	movs	r2, #16
 8008346:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800834c:	f043 0204 	orr.w	r2, r3, #4
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <I2C_ITSlaveCplt+0x1fa>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008360:	d105      	bne.n	800836e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008366:	4619      	mov	r1, r3
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f8b5 	bl	80084d8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008380:	2b00      	cmp	r3, #0
 8008382:	d010      	beq.n	80083a6 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008388:	4619      	mov	r1, r3
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f8a4 	bl	80084d8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2b28      	cmp	r3, #40	; 0x28
 800839a:	d141      	bne.n	8008420 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800839c:	6979      	ldr	r1, [r7, #20]
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 f846 	bl	8008430 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80083a4:	e03c      	b.n	8008420 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80083ae:	d014      	beq.n	80083da <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f7ff fdb4 	bl	8007f1e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a1c      	ldr	r2, [pc, #112]	; (800842c <I2C_ITSlaveCplt+0x2c4>)
 80083ba:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2220      	movs	r2, #32
 80083c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7fe ff52 	bl	800727c <HAL_I2C_ListenCpltCallback>
}
 80083d8:	e022      	b.n	8008420 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b22      	cmp	r3, #34	; 0x22
 80083e4:	d10e      	bne.n	8008404 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2220      	movs	r2, #32
 80083ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f7fe ff25 	bl	800724c <HAL_I2C_SlaveRxCpltCallback>
}
 8008402:	e00d      	b.n	8008420 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2220      	movs	r2, #32
 8008408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f7fe ff0c 	bl	8007238 <HAL_I2C_SlaveTxCpltCallback>
}
 8008420:	bf00      	nop
 8008422:	3718      	adds	r7, #24
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	fe00e800 	.word	0xfe00e800
 800842c:	ffff0000 	.word	0xffff0000

08008430 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	4a25      	ldr	r2, [pc, #148]	; (80084d4 <I2C_ITListenCplt+0xa4>)
 800843e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2220      	movs	r2, #32
 800844a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	d022      	beq.n	80084ac <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008470:	b2d2      	uxtb	r2, r2
 8008472:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008478:	1c5a      	adds	r2, r3, #1
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008482:	2b00      	cmp	r3, #0
 8008484:	d012      	beq.n	80084ac <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800848a:	3b01      	subs	r3, #1
 800848c:	b29a      	uxth	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008496:	b29b      	uxth	r3, r3
 8008498:	3b01      	subs	r3, #1
 800849a:	b29a      	uxth	r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a4:	f043 0204 	orr.w	r2, r3, #4
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80084ac:	f248 0103 	movw	r1, #32771	; 0x8003
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 fd1d 	bl	8008ef0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	2210      	movs	r2, #16
 80084bc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f7fe fed8 	bl	800727c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80084cc:	bf00      	nop
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	ffff0000 	.word	0xffff0000

080084d8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084e8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a6d      	ldr	r2, [pc, #436]	; (80086ac <I2C_ITError+0x1d4>)
 80084f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2200      	movs	r2, #0
 80084fc:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	431a      	orrs	r2, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	2b28      	cmp	r3, #40	; 0x28
 800850e:	d005      	beq.n	800851c <I2C_ITError+0x44>
 8008510:	7bfb      	ldrb	r3, [r7, #15]
 8008512:	2b29      	cmp	r3, #41	; 0x29
 8008514:	d002      	beq.n	800851c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008516:	7bfb      	ldrb	r3, [r7, #15]
 8008518:	2b2a      	cmp	r3, #42	; 0x2a
 800851a:	d10b      	bne.n	8008534 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800851c:	2103      	movs	r1, #3
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 fce6 	bl	8008ef0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2228      	movs	r2, #40	; 0x28
 8008528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4a60      	ldr	r2, [pc, #384]	; (80086b0 <I2C_ITError+0x1d8>)
 8008530:	635a      	str	r2, [r3, #52]	; 0x34
 8008532:	e030      	b.n	8008596 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008534:	f248 0103 	movw	r1, #32771	; 0x8003
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 fcd9 	bl	8008ef0 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f8e1 	bl	8008706 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b60      	cmp	r3, #96	; 0x60
 800854e:	d01f      	beq.n	8008590 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2220      	movs	r2, #32
 8008554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	f003 0320 	and.w	r3, r3, #32
 8008562:	2b20      	cmp	r3, #32
 8008564:	d114      	bne.n	8008590 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	699b      	ldr	r3, [r3, #24]
 800856c:	f003 0310 	and.w	r3, r3, #16
 8008570:	2b10      	cmp	r3, #16
 8008572:	d109      	bne.n	8008588 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2210      	movs	r2, #16
 800857a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008580:	f043 0204 	orr.w	r2, r3, #4
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2220      	movs	r2, #32
 800858e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800859a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d039      	beq.n	8008618 <I2C_ITError+0x140>
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	2b11      	cmp	r3, #17
 80085a8:	d002      	beq.n	80085b0 <I2C_ITError+0xd8>
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2b21      	cmp	r3, #33	; 0x21
 80085ae:	d133      	bne.n	8008618 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085ba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80085be:	d107      	bne.n	80085d0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80085ce:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d4:	4618      	mov	r0, r3
 80085d6:	f7fd fc4a 	bl	8005e6e <HAL_DMA_GetState>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d017      	beq.n	8008610 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e4:	4a33      	ldr	r2, [pc, #204]	; (80086b4 <I2C_ITError+0x1dc>)
 80085e6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f4:	4618      	mov	r0, r3
 80085f6:	f7fd fb24 	bl	8005c42 <HAL_DMA_Abort_IT>
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d04d      	beq.n	800869c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800860a:	4610      	mov	r0, r2
 800860c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800860e:	e045      	b.n	800869c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 f851 	bl	80086b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008616:	e041      	b.n	800869c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800861c:	2b00      	cmp	r3, #0
 800861e:	d039      	beq.n	8008694 <I2C_ITError+0x1bc>
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	2b12      	cmp	r3, #18
 8008624:	d002      	beq.n	800862c <I2C_ITError+0x154>
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	2b22      	cmp	r3, #34	; 0x22
 800862a:	d133      	bne.n	8008694 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008636:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800863a:	d107      	bne.n	800864c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800864a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008650:	4618      	mov	r0, r3
 8008652:	f7fd fc0c 	bl	8005e6e <HAL_DMA_GetState>
 8008656:	4603      	mov	r3, r0
 8008658:	2b01      	cmp	r3, #1
 800865a:	d017      	beq.n	800868c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008660:	4a14      	ldr	r2, [pc, #80]	; (80086b4 <I2C_ITError+0x1dc>)
 8008662:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2200      	movs	r2, #0
 8008668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008670:	4618      	mov	r0, r3
 8008672:	f7fd fae6 	bl	8005c42 <HAL_DMA_Abort_IT>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d011      	beq.n	80086a0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008686:	4610      	mov	r0, r2
 8008688:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800868a:	e009      	b.n	80086a0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f813 	bl	80086b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008692:	e005      	b.n	80086a0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f80f 	bl	80086b8 <I2C_TreatErrorCallback>
  }
}
 800869a:	e002      	b.n	80086a2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800869c:	bf00      	nop
 800869e:	e000      	b.n	80086a2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80086a0:	bf00      	nop
}
 80086a2:	bf00      	nop
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
 80086aa:	bf00      	nop
 80086ac:	ffff0000 	.word	0xffff0000
 80086b0:	0800752f 	.word	0x0800752f
 80086b4:	080088a9 	.word	0x080088a9

080086b8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b60      	cmp	r3, #96	; 0x60
 80086ca:	d10e      	bne.n	80086ea <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2220      	movs	r2, #32
 80086d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f7fe fdf2 	bl	80072cc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80086e8:	e009      	b.n	80086fe <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7fe fddd 	bl	80072b8 <HAL_I2C_ErrorCallback>
}
 80086fe:	bf00      	nop
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}

08008706 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008706:	b480      	push	{r7}
 8008708:	b083      	sub	sp, #12
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	699b      	ldr	r3, [r3, #24]
 8008714:	f003 0302 	and.w	r3, r3, #2
 8008718:	2b02      	cmp	r3, #2
 800871a:	d103      	bne.n	8008724 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2200      	movs	r2, #0
 8008722:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	699b      	ldr	r3, [r3, #24]
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b01      	cmp	r3, #1
 8008730:	d007      	beq.n	8008742 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	699a      	ldr	r2, [r3, #24]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0201 	orr.w	r2, r2, #1
 8008740:	619a      	str	r2, [r3, #24]
  }
}
 8008742:	bf00      	nop
 8008744:	370c      	adds	r7, #12
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800874e:	b580      	push	{r7, lr}
 8008750:	b084      	sub	sp, #16
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800875a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800876a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008770:	b29b      	uxth	r3, r3
 8008772:	2b00      	cmp	r3, #0
 8008774:	d104      	bne.n	8008780 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008776:	2120      	movs	r1, #32
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f000 fb35 	bl	8008de8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800877e:	e02d      	b.n	80087dc <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8008788:	441a      	add	r2, r3
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008792:	b29b      	uxth	r3, r3
 8008794:	2bff      	cmp	r3, #255	; 0xff
 8008796:	d903      	bls.n	80087a0 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	22ff      	movs	r2, #255	; 0xff
 800879c:	851a      	strh	r2, [r3, #40]	; 0x28
 800879e:	e004      	b.n	80087aa <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087a4:	b29a      	uxth	r2, r3
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b2:	4619      	mov	r1, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3328      	adds	r3, #40	; 0x28
 80087ba:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80087c0:	f7fd f9c4 	bl	8005b4c <HAL_DMA_Start_IT>
 80087c4:	4603      	mov	r3, r0
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d004      	beq.n	80087d4 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80087ca:	2110      	movs	r1, #16
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f7ff fe83 	bl	80084d8 <I2C_ITError>
}
 80087d2:	e003      	b.n	80087dc <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80087d4:	2140      	movs	r1, #64	; 0x40
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f000 fb06 	bl	8008de8 <I2C_Enable_IRQ>
}
 80087dc:	bf00      	nop
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b084      	sub	sp, #16
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087f0:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008800:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008806:	b29b      	uxth	r3, r3
 8008808:	2b00      	cmp	r3, #0
 800880a:	d104      	bne.n	8008816 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800880c:	2120      	movs	r1, #32
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 faea 	bl	8008de8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8008814:	e02d      	b.n	8008872 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800881e:	441a      	add	r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008828:	b29b      	uxth	r3, r3
 800882a:	2bff      	cmp	r3, #255	; 0xff
 800882c:	d903      	bls.n	8008836 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	22ff      	movs	r2, #255	; 0xff
 8008832:	851a      	strh	r2, [r3, #40]	; 0x28
 8008834:	e004      	b.n	8008840 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800883a:	b29a      	uxth	r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	3324      	adds	r3, #36	; 0x24
 800884a:	4619      	mov	r1, r3
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008850:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8008856:	f7fd f979 	bl	8005b4c <HAL_DMA_Start_IT>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d004      	beq.n	800886a <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008860:	2110      	movs	r1, #16
 8008862:	68f8      	ldr	r0, [r7, #12]
 8008864:	f7ff fe38 	bl	80084d8 <I2C_ITError>
}
 8008868:	e003      	b.n	8008872 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800886a:	2140      	movs	r1, #64	; 0x40
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f000 fabb 	bl	8008de8 <I2C_Enable_IRQ>
}
 8008872:	bf00      	nop
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b084      	sub	sp, #16
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008886:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008896:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008898:	2110      	movs	r1, #16
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f7ff fe1c 	bl	80084d8 <I2C_ITError>
}
 80088a0:	bf00      	nop
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088b4:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c2:	2200      	movs	r2, #0
 80088c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088d2:	2200      	movs	r2, #0
 80088d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80088d6:	68f8      	ldr	r0, [r7, #12]
 80088d8:	f7ff feee 	bl	80086b8 <I2C_TreatErrorCallback>
}
 80088dc:	bf00      	nop
 80088de:	3710      	adds	r7, #16
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	603b      	str	r3, [r7, #0]
 80088f0:	4613      	mov	r3, r2
 80088f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088f4:	e03b      	b.n	800896e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80088f6:	69ba      	ldr	r2, [r7, #24]
 80088f8:	6839      	ldr	r1, [r7, #0]
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f000 f962 	bl	8008bc4 <I2C_IsErrorOccurred>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d001      	beq.n	800890a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e041      	b.n	800898e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008910:	d02d      	beq.n	800896e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008912:	f7fb fbdb 	bl	80040cc <HAL_GetTick>
 8008916:	4602      	mov	r2, r0
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	1ad3      	subs	r3, r2, r3
 800891c:	683a      	ldr	r2, [r7, #0]
 800891e:	429a      	cmp	r2, r3
 8008920:	d302      	bcc.n	8008928 <I2C_WaitOnFlagUntilTimeout+0x44>
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d122      	bne.n	800896e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	699a      	ldr	r2, [r3, #24]
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	4013      	ands	r3, r2
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	429a      	cmp	r2, r3
 8008936:	bf0c      	ite	eq
 8008938:	2301      	moveq	r3, #1
 800893a:	2300      	movne	r3, #0
 800893c:	b2db      	uxtb	r3, r3
 800893e:	461a      	mov	r2, r3
 8008940:	79fb      	ldrb	r3, [r7, #7]
 8008942:	429a      	cmp	r2, r3
 8008944:	d113      	bne.n	800896e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800894a:	f043 0220 	orr.w	r2, r3, #32
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2220      	movs	r2, #32
 8008956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2200      	movs	r2, #0
 800895e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2200      	movs	r2, #0
 8008966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	e00f      	b.n	800898e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	699a      	ldr	r2, [r3, #24]
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	4013      	ands	r3, r2
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	429a      	cmp	r2, r3
 800897c:	bf0c      	ite	eq
 800897e:	2301      	moveq	r3, #1
 8008980:	2300      	movne	r3, #0
 8008982:	b2db      	uxtb	r3, r3
 8008984:	461a      	mov	r2, r3
 8008986:	79fb      	ldrb	r3, [r7, #7]
 8008988:	429a      	cmp	r2, r3
 800898a:	d0b4      	beq.n	80088f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b084      	sub	sp, #16
 800899a:	af00      	add	r7, sp, #0
 800899c:	60f8      	str	r0, [r7, #12]
 800899e:	60b9      	str	r1, [r7, #8]
 80089a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80089a2:	e033      	b.n	8008a0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	68b9      	ldr	r1, [r7, #8]
 80089a8:	68f8      	ldr	r0, [r7, #12]
 80089aa:	f000 f90b 	bl	8008bc4 <I2C_IsErrorOccurred>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d001      	beq.n	80089b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	e031      	b.n	8008a1c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089be:	d025      	beq.n	8008a0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089c0:	f7fb fb84 	bl	80040cc <HAL_GetTick>
 80089c4:	4602      	mov	r2, r0
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d302      	bcc.n	80089d6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d11a      	bne.n	8008a0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	699b      	ldr	r3, [r3, #24]
 80089dc:	f003 0302 	and.w	r3, r3, #2
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	d013      	beq.n	8008a0c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e8:	f043 0220 	orr.w	r2, r3, #32
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2220      	movs	r2, #32
 80089f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2200      	movs	r2, #0
 8008a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	e007      	b.n	8008a1c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	699b      	ldr	r3, [r3, #24]
 8008a12:	f003 0302 	and.w	r3, r3, #2
 8008a16:	2b02      	cmp	r3, #2
 8008a18:	d1c4      	bne.n	80089a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008a1a:	2300      	movs	r3, #0
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3710      	adds	r7, #16
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}

08008a24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a30:	e02f      	b.n	8008a92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	68b9      	ldr	r1, [r7, #8]
 8008a36:	68f8      	ldr	r0, [r7, #12]
 8008a38:	f000 f8c4 	bl	8008bc4 <I2C_IsErrorOccurred>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d001      	beq.n	8008a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e02d      	b.n	8008aa2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a46:	f7fb fb41 	bl	80040cc <HAL_GetTick>
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	1ad3      	subs	r3, r2, r3
 8008a50:	68ba      	ldr	r2, [r7, #8]
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d302      	bcc.n	8008a5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d11a      	bne.n	8008a92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	699b      	ldr	r3, [r3, #24]
 8008a62:	f003 0320 	and.w	r3, r3, #32
 8008a66:	2b20      	cmp	r3, #32
 8008a68:	d013      	beq.n	8008a92 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a6e:	f043 0220 	orr.w	r2, r3, #32
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2220      	movs	r2, #32
 8008a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2200      	movs	r2, #0
 8008a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e007      	b.n	8008aa2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	699b      	ldr	r3, [r3, #24]
 8008a98:	f003 0320 	and.w	r3, r3, #32
 8008a9c:	2b20      	cmp	r3, #32
 8008a9e:	d1c8      	bne.n	8008a32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
	...

08008aac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8008abc:	e071      	b.n	8008ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	68b9      	ldr	r1, [r7, #8]
 8008ac2:	68f8      	ldr	r0, [r7, #12]
 8008ac4:	f000 f87e 	bl	8008bc4 <I2C_IsErrorOccurred>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d001      	beq.n	8008ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	699b      	ldr	r3, [r3, #24]
 8008ad8:	f003 0320 	and.w	r3, r3, #32
 8008adc:	2b20      	cmp	r3, #32
 8008ade:	d13b      	bne.n	8008b58 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8008ae0:	7dfb      	ldrb	r3, [r7, #23]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d138      	bne.n	8008b58 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	f003 0304 	and.w	r3, r3, #4
 8008af0:	2b04      	cmp	r3, #4
 8008af2:	d105      	bne.n	8008b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d001      	beq.n	8008b00 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8008afc:	2300      	movs	r3, #0
 8008afe:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	f003 0310 	and.w	r3, r3, #16
 8008b0a:	2b10      	cmp	r3, #16
 8008b0c:	d121      	bne.n	8008b52 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2210      	movs	r2, #16
 8008b14:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2204      	movs	r2, #4
 8008b1a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2220      	movs	r2, #32
 8008b22:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6859      	ldr	r1, [r3, #4]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	4b24      	ldr	r3, [pc, #144]	; (8008bc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8008b30:	400b      	ands	r3, r1
 8008b32:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2220      	movs	r2, #32
 8008b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	75fb      	strb	r3, [r7, #23]
 8008b50:	e002      	b.n	8008b58 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8008b58:	f7fb fab8 	bl	80040cc <HAL_GetTick>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	1ad3      	subs	r3, r2, r3
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	429a      	cmp	r2, r3
 8008b66:	d302      	bcc.n	8008b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d119      	bne.n	8008ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8008b6e:	7dfb      	ldrb	r3, [r7, #23]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d116      	bne.n	8008ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	f003 0304 	and.w	r3, r3, #4
 8008b7e:	2b04      	cmp	r3, #4
 8008b80:	d00f      	beq.n	8008ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b86:	f043 0220 	orr.w	r2, r3, #32
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	f003 0304 	and.w	r3, r3, #4
 8008bac:	2b04      	cmp	r3, #4
 8008bae:	d002      	beq.n	8008bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8008bb0:	7dfb      	ldrb	r3, [r7, #23]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d083      	beq.n	8008abe <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8008bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3718      	adds	r7, #24
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	fe00e800 	.word	0xfe00e800

08008bc4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08a      	sub	sp, #40	; 0x28
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	699b      	ldr	r3, [r3, #24]
 8008bdc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008bde:	2300      	movs	r3, #0
 8008be0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	f003 0310 	and.w	r3, r3, #16
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d068      	beq.n	8008cc2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2210      	movs	r2, #16
 8008bf6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008bf8:	e049      	b.n	8008c8e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c00:	d045      	beq.n	8008c8e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008c02:	f7fb fa63 	bl	80040cc <HAL_GetTick>
 8008c06:	4602      	mov	r2, r0
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	1ad3      	subs	r3, r2, r3
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d302      	bcc.n	8008c18 <I2C_IsErrorOccurred+0x54>
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d13a      	bne.n	8008c8e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c22:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c2a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c3a:	d121      	bne.n	8008c80 <I2C_IsErrorOccurred+0xbc>
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c42:	d01d      	beq.n	8008c80 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008c44:	7cfb      	ldrb	r3, [r7, #19]
 8008c46:	2b20      	cmp	r3, #32
 8008c48:	d01a      	beq.n	8008c80 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c58:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008c5a:	f7fb fa37 	bl	80040cc <HAL_GetTick>
 8008c5e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c60:	e00e      	b.n	8008c80 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008c62:	f7fb fa33 	bl	80040cc <HAL_GetTick>
 8008c66:	4602      	mov	r2, r0
 8008c68:	69fb      	ldr	r3, [r7, #28]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	2b19      	cmp	r3, #25
 8008c6e:	d907      	bls.n	8008c80 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008c70:	6a3b      	ldr	r3, [r7, #32]
 8008c72:	f043 0320 	orr.w	r3, r3, #32
 8008c76:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8008c7e:	e006      	b.n	8008c8e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	699b      	ldr	r3, [r3, #24]
 8008c86:	f003 0320 	and.w	r3, r3, #32
 8008c8a:	2b20      	cmp	r3, #32
 8008c8c:	d1e9      	bne.n	8008c62 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	699b      	ldr	r3, [r3, #24]
 8008c94:	f003 0320 	and.w	r3, r3, #32
 8008c98:	2b20      	cmp	r3, #32
 8008c9a:	d003      	beq.n	8008ca4 <I2C_IsErrorOccurred+0xe0>
 8008c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d0aa      	beq.n	8008bfa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d103      	bne.n	8008cb4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008cb4:	6a3b      	ldr	r3, [r7, #32]
 8008cb6:	f043 0304 	orr.w	r3, r3, #4
 8008cba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00b      	beq.n	8008cec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008cd4:	6a3b      	ldr	r3, [r7, #32]
 8008cd6:	f043 0301 	orr.w	r3, r3, #1
 8008cda:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ce4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008cec:	69bb      	ldr	r3, [r7, #24]
 8008cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00b      	beq.n	8008d0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008cf6:	6a3b      	ldr	r3, [r7, #32]
 8008cf8:	f043 0308 	orr.w	r3, r3, #8
 8008cfc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008d06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008d0e:	69bb      	ldr	r3, [r7, #24]
 8008d10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00b      	beq.n	8008d30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	f043 0302 	orr.w	r3, r3, #2
 8008d1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008d30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d01c      	beq.n	8008d72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f7ff fce4 	bl	8008706 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6859      	ldr	r1, [r3, #4]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	4b0d      	ldr	r3, [pc, #52]	; (8008d80 <I2C_IsErrorOccurred+0x1bc>)
 8008d4a:	400b      	ands	r3, r1
 8008d4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d52:	6a3b      	ldr	r3, [r7, #32]
 8008d54:	431a      	orrs	r2, r3
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2220      	movs	r2, #32
 8008d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008d72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3728      	adds	r7, #40	; 0x28
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	fe00e800 	.word	0xfe00e800

08008d84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b087      	sub	sp, #28
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	607b      	str	r3, [r7, #4]
 8008d8e:	460b      	mov	r3, r1
 8008d90:	817b      	strh	r3, [r7, #10]
 8008d92:	4613      	mov	r3, r2
 8008d94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008d96:	897b      	ldrh	r3, [r7, #10]
 8008d98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008d9c:	7a7b      	ldrb	r3, [r7, #9]
 8008d9e:	041b      	lsls	r3, r3, #16
 8008da0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008da4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008daa:	6a3b      	ldr	r3, [r7, #32]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008db2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	685a      	ldr	r2, [r3, #4]
 8008dba:	6a3b      	ldr	r3, [r7, #32]
 8008dbc:	0d5b      	lsrs	r3, r3, #21
 8008dbe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008dc2:	4b08      	ldr	r3, [pc, #32]	; (8008de4 <I2C_TransferConfig+0x60>)
 8008dc4:	430b      	orrs	r3, r1
 8008dc6:	43db      	mvns	r3, r3
 8008dc8:	ea02 0103 	and.w	r1, r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	697a      	ldr	r2, [r7, #20]
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	03ff63ff 	.word	0x03ff63ff

08008de8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b085      	sub	sp, #20
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	460b      	mov	r3, r1
 8008df2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dfc:	4a39      	ldr	r2, [pc, #228]	; (8008ee4 <I2C_Enable_IRQ+0xfc>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d032      	beq.n	8008e68 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008e06:	4a38      	ldr	r2, [pc, #224]	; (8008ee8 <I2C_Enable_IRQ+0x100>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d02d      	beq.n	8008e68 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8008e10:	4a36      	ldr	r2, [pc, #216]	; (8008eec <I2C_Enable_IRQ+0x104>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d028      	beq.n	8008e68 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008e16:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	da03      	bge.n	8008e26 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008e24:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008e26:	887b      	ldrh	r3, [r7, #2]
 8008e28:	f003 0301 	and.w	r3, r3, #1
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d003      	beq.n	8008e38 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008e36:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008e38:	887b      	ldrh	r3, [r7, #2]
 8008e3a:	f003 0302 	and.w	r3, r3, #2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008e48:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008e4a:	887b      	ldrh	r3, [r7, #2]
 8008e4c:	2b10      	cmp	r3, #16
 8008e4e:	d103      	bne.n	8008e58 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008e56:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e58:	887b      	ldrh	r3, [r7, #2]
 8008e5a:	2b20      	cmp	r3, #32
 8008e5c:	d133      	bne.n	8008ec6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f043 0320 	orr.w	r3, r3, #32
 8008e64:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008e66:	e02e      	b.n	8008ec6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008e68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	da03      	bge.n	8008e78 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008e76:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008e78:	887b      	ldrh	r3, [r7, #2]
 8008e7a:	f003 0301 	and.w	r3, r3, #1
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d003      	beq.n	8008e8a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008e88:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008e8a:	887b      	ldrh	r3, [r7, #2]
 8008e8c:	f003 0302 	and.w	r3, r3, #2
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008e9a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008e9c:	887b      	ldrh	r3, [r7, #2]
 8008e9e:	2b10      	cmp	r3, #16
 8008ea0:	d103      	bne.n	8008eaa <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008ea8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008eaa:	887b      	ldrh	r3, [r7, #2]
 8008eac:	2b20      	cmp	r3, #32
 8008eae:	d103      	bne.n	8008eb8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008eb6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008eb8:	887b      	ldrh	r3, [r7, #2]
 8008eba:	2b40      	cmp	r3, #64	; 0x40
 8008ebc:	d103      	bne.n	8008ec6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ec4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	6819      	ldr	r1, [r3, #0]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	430a      	orrs	r2, r1
 8008ed4:	601a      	str	r2, [r3, #0]
}
 8008ed6:	bf00      	nop
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	08007721 	.word	0x08007721
 8008ee8:	08007b45 	.word	0x08007b45
 8008eec:	080078f9 	.word	0x080078f9

08008ef0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b085      	sub	sp, #20
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	460b      	mov	r3, r1
 8008efa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008efc:	2300      	movs	r3, #0
 8008efe:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008f00:	887b      	ldrh	r3, [r7, #2]
 8008f02:	f003 0301 	and.w	r3, r3, #1
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d00f      	beq.n	8008f2a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8008f10:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008f1e:	2b28      	cmp	r3, #40	; 0x28
 8008f20:	d003      	beq.n	8008f2a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008f28:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008f2a:	887b      	ldrh	r3, [r7, #2]
 8008f2c:	f003 0302 	and.w	r3, r3, #2
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d00f      	beq.n	8008f54 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8008f3a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008f48:	2b28      	cmp	r3, #40	; 0x28
 8008f4a:	d003      	beq.n	8008f54 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008f52:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008f54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	da03      	bge.n	8008f64 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008f62:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008f64:	887b      	ldrh	r3, [r7, #2]
 8008f66:	2b10      	cmp	r3, #16
 8008f68:	d103      	bne.n	8008f72 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008f70:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008f72:	887b      	ldrh	r3, [r7, #2]
 8008f74:	2b20      	cmp	r3, #32
 8008f76:	d103      	bne.n	8008f80 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f043 0320 	orr.w	r3, r3, #32
 8008f7e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008f80:	887b      	ldrh	r3, [r7, #2]
 8008f82:	2b40      	cmp	r3, #64	; 0x40
 8008f84:	d103      	bne.n	8008f8e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f8c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6819      	ldr	r1, [r3, #0]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	43da      	mvns	r2, r3
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	400a      	ands	r2, r1
 8008f9e:	601a      	str	r2, [r3, #0]
}
 8008fa0:	bf00      	nop
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fbc:	b2db      	uxtb	r3, r3
 8008fbe:	2b20      	cmp	r3, #32
 8008fc0:	d138      	bne.n	8009034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e032      	b.n	8009036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2224      	movs	r2, #36	; 0x24
 8008fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f022 0201 	bic.w	r2, r2, #1
 8008fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	6819      	ldr	r1, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	430a      	orrs	r2, r1
 800900e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f042 0201 	orr.w	r2, r2, #1
 800901e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2220      	movs	r2, #32
 8009024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009030:	2300      	movs	r3, #0
 8009032:	e000      	b.n	8009036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009034:	2302      	movs	r3, #2
  }
}
 8009036:	4618      	mov	r0, r3
 8009038:	370c      	adds	r7, #12
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr

08009042 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009042:	b480      	push	{r7}
 8009044:	b085      	sub	sp, #20
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
 800904a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b20      	cmp	r3, #32
 8009056:	d139      	bne.n	80090cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800905e:	2b01      	cmp	r3, #1
 8009060:	d101      	bne.n	8009066 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009062:	2302      	movs	r3, #2
 8009064:	e033      	b.n	80090ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2201      	movs	r2, #1
 800906a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2224      	movs	r2, #36	; 0x24
 8009072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	681a      	ldr	r2, [r3, #0]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f022 0201 	bic.w	r2, r2, #1
 8009084:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009094:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	021b      	lsls	r3, r3, #8
 800909a:	68fa      	ldr	r2, [r7, #12]
 800909c:	4313      	orrs	r3, r2
 800909e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f042 0201 	orr.w	r2, r2, #1
 80090b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2220      	movs	r2, #32
 80090bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80090c8:	2300      	movs	r3, #0
 80090ca:	e000      	b.n	80090ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80090cc:	2302      	movs	r3, #2
  }
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3714      	adds	r7, #20
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr

080090da <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80090da:	b580      	push	{r7, lr}
 80090dc:	b084      	sub	sp, #16
 80090de:	af00      	add	r7, sp, #0
 80090e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d101      	bne.n	80090ec <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80090e8:	2301      	movs	r3, #1
 80090ea:	e041      	b.n	8009170 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80090f4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f245 5255 	movw	r2, #21845	; 0x5555
 80090fe:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	6852      	ldr	r2, [r2, #4]
 8009108:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	6892      	ldr	r2, [r2, #8]
 8009112:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009114:	f7fa ffda 	bl	80040cc <HAL_GetTick>
 8009118:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800911a:	e00f      	b.n	800913c <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800911c:	f7fa ffd6 	bl	80040cc <HAL_GetTick>
 8009120:	4602      	mov	r2, r0
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	1ad3      	subs	r3, r2, r3
 8009126:	2b31      	cmp	r3, #49	; 0x31
 8009128:	d908      	bls.n	800913c <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	f003 0307 	and.w	r3, r3, #7
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009138:	2303      	movs	r3, #3
 800913a:	e019      	b.n	8009170 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	f003 0307 	and.w	r3, r3, #7
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1e8      	bne.n	800911c <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	691a      	ldr	r2, [r3, #16]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	429a      	cmp	r2, r3
 8009156:	d005      	beq.n	8009164 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	68d2      	ldr	r2, [r2, #12]
 8009160:	611a      	str	r2, [r3, #16]
 8009162:	e004      	b.n	800916e <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800916c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d101      	bne.n	800918a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e0c0      	b.n	800930c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8009190:	b2db      	uxtb	r3, r3
 8009192:	2b00      	cmp	r3, #0
 8009194:	d106      	bne.n	80091a4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f7fa fc8e 	bl	8003ac0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2203      	movs	r2, #3
 80091a8:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4618      	mov	r0, r3
 80091b2:	f002 fdb1 	bl	800bd18 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80091b6:	2300      	movs	r3, #0
 80091b8:	73fb      	strb	r3, [r7, #15]
 80091ba:	e03e      	b.n	800923a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80091bc:	7bfa      	ldrb	r2, [r7, #15]
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	4613      	mov	r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	4413      	add	r3, r2
 80091c6:	00db      	lsls	r3, r3, #3
 80091c8:	440b      	add	r3, r1
 80091ca:	3311      	adds	r3, #17
 80091cc:	2201      	movs	r2, #1
 80091ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80091d0:	7bfa      	ldrb	r2, [r7, #15]
 80091d2:	6879      	ldr	r1, [r7, #4]
 80091d4:	4613      	mov	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4413      	add	r3, r2
 80091da:	00db      	lsls	r3, r3, #3
 80091dc:	440b      	add	r3, r1
 80091de:	3310      	adds	r3, #16
 80091e0:	7bfa      	ldrb	r2, [r7, #15]
 80091e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80091e4:	7bfa      	ldrb	r2, [r7, #15]
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	4613      	mov	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	4413      	add	r3, r2
 80091ee:	00db      	lsls	r3, r3, #3
 80091f0:	440b      	add	r3, r1
 80091f2:	3313      	adds	r3, #19
 80091f4:	2200      	movs	r2, #0
 80091f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80091f8:	7bfa      	ldrb	r2, [r7, #15]
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	4613      	mov	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	00db      	lsls	r3, r3, #3
 8009204:	440b      	add	r3, r1
 8009206:	3320      	adds	r3, #32
 8009208:	2200      	movs	r2, #0
 800920a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800920c:	7bfa      	ldrb	r2, [r7, #15]
 800920e:	6879      	ldr	r1, [r7, #4]
 8009210:	4613      	mov	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4413      	add	r3, r2
 8009216:	00db      	lsls	r3, r3, #3
 8009218:	440b      	add	r3, r1
 800921a:	3324      	adds	r3, #36	; 0x24
 800921c:	2200      	movs	r2, #0
 800921e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009220:	7bfb      	ldrb	r3, [r7, #15]
 8009222:	6879      	ldr	r1, [r7, #4]
 8009224:	1c5a      	adds	r2, r3, #1
 8009226:	4613      	mov	r3, r2
 8009228:	009b      	lsls	r3, r3, #2
 800922a:	4413      	add	r3, r2
 800922c:	00db      	lsls	r3, r3, #3
 800922e:	440b      	add	r3, r1
 8009230:	2200      	movs	r2, #0
 8009232:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009234:	7bfb      	ldrb	r3, [r7, #15]
 8009236:	3301      	adds	r3, #1
 8009238:	73fb      	strb	r3, [r7, #15]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	791b      	ldrb	r3, [r3, #4]
 800923e:	7bfa      	ldrb	r2, [r7, #15]
 8009240:	429a      	cmp	r2, r3
 8009242:	d3bb      	bcc.n	80091bc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009244:	2300      	movs	r3, #0
 8009246:	73fb      	strb	r3, [r7, #15]
 8009248:	e044      	b.n	80092d4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800924a:	7bfa      	ldrb	r2, [r7, #15]
 800924c:	6879      	ldr	r1, [r7, #4]
 800924e:	4613      	mov	r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	4413      	add	r3, r2
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	440b      	add	r3, r1
 8009258:	f203 1351 	addw	r3, r3, #337	; 0x151
 800925c:	2200      	movs	r2, #0
 800925e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009260:	7bfa      	ldrb	r2, [r7, #15]
 8009262:	6879      	ldr	r1, [r7, #4]
 8009264:	4613      	mov	r3, r2
 8009266:	009b      	lsls	r3, r3, #2
 8009268:	4413      	add	r3, r2
 800926a:	00db      	lsls	r3, r3, #3
 800926c:	440b      	add	r3, r1
 800926e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009272:	7bfa      	ldrb	r2, [r7, #15]
 8009274:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009276:	7bfa      	ldrb	r2, [r7, #15]
 8009278:	6879      	ldr	r1, [r7, #4]
 800927a:	4613      	mov	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	4413      	add	r3, r2
 8009280:	00db      	lsls	r3, r3, #3
 8009282:	440b      	add	r3, r1
 8009284:	f203 1353 	addw	r3, r3, #339	; 0x153
 8009288:	2200      	movs	r2, #0
 800928a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800928c:	7bfa      	ldrb	r2, [r7, #15]
 800928e:	6879      	ldr	r1, [r7, #4]
 8009290:	4613      	mov	r3, r2
 8009292:	009b      	lsls	r3, r3, #2
 8009294:	4413      	add	r3, r2
 8009296:	00db      	lsls	r3, r3, #3
 8009298:	440b      	add	r3, r1
 800929a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800929e:	2200      	movs	r2, #0
 80092a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80092a2:	7bfa      	ldrb	r2, [r7, #15]
 80092a4:	6879      	ldr	r1, [r7, #4]
 80092a6:	4613      	mov	r3, r2
 80092a8:	009b      	lsls	r3, r3, #2
 80092aa:	4413      	add	r3, r2
 80092ac:	00db      	lsls	r3, r3, #3
 80092ae:	440b      	add	r3, r1
 80092b0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80092b4:	2200      	movs	r2, #0
 80092b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80092b8:	7bfa      	ldrb	r2, [r7, #15]
 80092ba:	6879      	ldr	r1, [r7, #4]
 80092bc:	4613      	mov	r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	4413      	add	r3, r2
 80092c2:	00db      	lsls	r3, r3, #3
 80092c4:	440b      	add	r3, r1
 80092c6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80092ca:	2200      	movs	r2, #0
 80092cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092ce:	7bfb      	ldrb	r3, [r7, #15]
 80092d0:	3301      	adds	r3, #1
 80092d2:	73fb      	strb	r3, [r7, #15]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	791b      	ldrb	r3, [r3, #4]
 80092d8:	7bfa      	ldrb	r2, [r7, #15]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d3b5      	bcc.n	800924a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6818      	ldr	r0, [r3, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	3304      	adds	r3, #4
 80092e6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80092ea:	f002 fd30 	bl	800bd4e <USB_DevInit>

  hpcd->USB_Address = 0U;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	7a9b      	ldrb	r3, [r3, #10]
 8009300:	2b01      	cmp	r3, #1
 8009302:	d102      	bne.n	800930a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f805 	bl	8009314 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2201      	movs	r2, #1
 8009326:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8009338:	b29b      	uxth	r3, r3
 800933a:	f043 0301 	orr.w	r3, r3, #1
 800933e:	b29a      	uxth	r2, r3
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800934c:	b29b      	uxth	r3, r3
 800934e:	f043 0302 	orr.w	r3, r3, #2
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	3714      	adds	r7, #20
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d141      	bne.n	80093fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009376:	4b4b      	ldr	r3, [pc, #300]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800937e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009382:	d131      	bne.n	80093e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009384:	4b47      	ldr	r3, [pc, #284]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009386:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800938a:	4a46      	ldr	r2, [pc, #280]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800938c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009390:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009394:	4b43      	ldr	r3, [pc, #268]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800939c:	4a41      	ldr	r2, [pc, #260]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800939e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80093a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80093a4:	4b40      	ldr	r3, [pc, #256]	; (80094a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2232      	movs	r2, #50	; 0x32
 80093aa:	fb02 f303 	mul.w	r3, r2, r3
 80093ae:	4a3f      	ldr	r2, [pc, #252]	; (80094ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80093b0:	fba2 2303 	umull	r2, r3, r2, r3
 80093b4:	0c9b      	lsrs	r3, r3, #18
 80093b6:	3301      	adds	r3, #1
 80093b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093ba:	e002      	b.n	80093c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3b01      	subs	r3, #1
 80093c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80093c2:	4b38      	ldr	r3, [pc, #224]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093c4:	695b      	ldr	r3, [r3, #20]
 80093c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093ce:	d102      	bne.n	80093d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1f2      	bne.n	80093bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80093d6:	4b33      	ldr	r3, [pc, #204]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d8:	695b      	ldr	r3, [r3, #20]
 80093da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093e2:	d158      	bne.n	8009496 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80093e4:	2303      	movs	r3, #3
 80093e6:	e057      	b.n	8009498 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093e8:	4b2e      	ldr	r3, [pc, #184]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80093ee:	4a2d      	ldr	r2, [pc, #180]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80093f8:	e04d      	b.n	8009496 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009400:	d141      	bne.n	8009486 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009402:	4b28      	ldr	r3, [pc, #160]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800940a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800940e:	d131      	bne.n	8009474 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009410:	4b24      	ldr	r3, [pc, #144]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009412:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009416:	4a23      	ldr	r2, [pc, #140]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800941c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009420:	4b20      	ldr	r3, [pc, #128]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009428:	4a1e      	ldr	r2, [pc, #120]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800942a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800942e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009430:	4b1d      	ldr	r3, [pc, #116]	; (80094a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2232      	movs	r2, #50	; 0x32
 8009436:	fb02 f303 	mul.w	r3, r2, r3
 800943a:	4a1c      	ldr	r2, [pc, #112]	; (80094ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800943c:	fba2 2303 	umull	r2, r3, r2, r3
 8009440:	0c9b      	lsrs	r3, r3, #18
 8009442:	3301      	adds	r3, #1
 8009444:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009446:	e002      	b.n	800944e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	3b01      	subs	r3, #1
 800944c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800944e:	4b15      	ldr	r3, [pc, #84]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009456:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800945a:	d102      	bne.n	8009462 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1f2      	bne.n	8009448 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009462:	4b10      	ldr	r3, [pc, #64]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800946a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800946e:	d112      	bne.n	8009496 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009470:	2303      	movs	r3, #3
 8009472:	e011      	b.n	8009498 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009474:	4b0b      	ldr	r3, [pc, #44]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009476:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800947a:	4a0a      	ldr	r2, [pc, #40]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800947c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009480:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009484:	e007      	b.n	8009496 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009486:	4b07      	ldr	r3, [pc, #28]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800948e:	4a05      	ldr	r2, [pc, #20]	; (80094a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009490:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009494:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3714      	adds	r7, #20
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr
 80094a4:	40007000 	.word	0x40007000
 80094a8:	20000000 	.word	0x20000000
 80094ac:	431bde83 	.word	0x431bde83

080094b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80094b0:	b480      	push	{r7}
 80094b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80094b4:	4b05      	ldr	r3, [pc, #20]	; (80094cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	4a04      	ldr	r2, [pc, #16]	; (80094cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80094ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80094be:	6093      	str	r3, [r2, #8]
}
 80094c0:	bf00      	nop
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	40007000 	.word	0x40007000

080094d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b088      	sub	sp, #32
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d101      	bne.n	80094e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	e2fe      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 0301 	and.w	r3, r3, #1
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d075      	beq.n	80095da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094ee:	4b97      	ldr	r3, [pc, #604]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f003 030c 	and.w	r3, r3, #12
 80094f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80094f8:	4b94      	ldr	r3, [pc, #592]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80094fa:	68db      	ldr	r3, [r3, #12]
 80094fc:	f003 0303 	and.w	r3, r3, #3
 8009500:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009502:	69bb      	ldr	r3, [r7, #24]
 8009504:	2b0c      	cmp	r3, #12
 8009506:	d102      	bne.n	800950e <HAL_RCC_OscConfig+0x3e>
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	2b03      	cmp	r3, #3
 800950c:	d002      	beq.n	8009514 <HAL_RCC_OscConfig+0x44>
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	2b08      	cmp	r3, #8
 8009512:	d10b      	bne.n	800952c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009514:	4b8d      	ldr	r3, [pc, #564]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800951c:	2b00      	cmp	r3, #0
 800951e:	d05b      	beq.n	80095d8 <HAL_RCC_OscConfig+0x108>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d157      	bne.n	80095d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	e2d9      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009534:	d106      	bne.n	8009544 <HAL_RCC_OscConfig+0x74>
 8009536:	4b85      	ldr	r3, [pc, #532]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a84      	ldr	r2, [pc, #528]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800953c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009540:	6013      	str	r3, [r2, #0]
 8009542:	e01d      	b.n	8009580 <HAL_RCC_OscConfig+0xb0>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800954c:	d10c      	bne.n	8009568 <HAL_RCC_OscConfig+0x98>
 800954e:	4b7f      	ldr	r3, [pc, #508]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a7e      	ldr	r2, [pc, #504]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009558:	6013      	str	r3, [r2, #0]
 800955a:	4b7c      	ldr	r3, [pc, #496]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a7b      	ldr	r2, [pc, #492]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009564:	6013      	str	r3, [r2, #0]
 8009566:	e00b      	b.n	8009580 <HAL_RCC_OscConfig+0xb0>
 8009568:	4b78      	ldr	r3, [pc, #480]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a77      	ldr	r2, [pc, #476]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800956e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	4b75      	ldr	r3, [pc, #468]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a74      	ldr	r2, [pc, #464]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800957a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800957e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d013      	beq.n	80095b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009588:	f7fa fda0 	bl	80040cc <HAL_GetTick>
 800958c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800958e:	e008      	b.n	80095a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009590:	f7fa fd9c 	bl	80040cc <HAL_GetTick>
 8009594:	4602      	mov	r2, r0
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	2b64      	cmp	r3, #100	; 0x64
 800959c:	d901      	bls.n	80095a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800959e:	2303      	movs	r3, #3
 80095a0:	e29e      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095a2:	4b6a      	ldr	r3, [pc, #424]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d0f0      	beq.n	8009590 <HAL_RCC_OscConfig+0xc0>
 80095ae:	e014      	b.n	80095da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095b0:	f7fa fd8c 	bl	80040cc <HAL_GetTick>
 80095b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095b6:	e008      	b.n	80095ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095b8:	f7fa fd88 	bl	80040cc <HAL_GetTick>
 80095bc:	4602      	mov	r2, r0
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	2b64      	cmp	r3, #100	; 0x64
 80095c4:	d901      	bls.n	80095ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80095c6:	2303      	movs	r3, #3
 80095c8:	e28a      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095ca:	4b60      	ldr	r3, [pc, #384]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1f0      	bne.n	80095b8 <HAL_RCC_OscConfig+0xe8>
 80095d6:	e000      	b.n	80095da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80095d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0302 	and.w	r3, r3, #2
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d075      	beq.n	80096d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095e6:	4b59      	ldr	r3, [pc, #356]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	f003 030c 	and.w	r3, r3, #12
 80095ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80095f0:	4b56      	ldr	r3, [pc, #344]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80095f2:	68db      	ldr	r3, [r3, #12]
 80095f4:	f003 0303 	and.w	r3, r3, #3
 80095f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80095fa:	69bb      	ldr	r3, [r7, #24]
 80095fc:	2b0c      	cmp	r3, #12
 80095fe:	d102      	bne.n	8009606 <HAL_RCC_OscConfig+0x136>
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	2b02      	cmp	r3, #2
 8009604:	d002      	beq.n	800960c <HAL_RCC_OscConfig+0x13c>
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	2b04      	cmp	r3, #4
 800960a:	d11f      	bne.n	800964c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800960c:	4b4f      	ldr	r3, [pc, #316]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009614:	2b00      	cmp	r3, #0
 8009616:	d005      	beq.n	8009624 <HAL_RCC_OscConfig+0x154>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d101      	bne.n	8009624 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009620:	2301      	movs	r3, #1
 8009622:	e25d      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009624:	4b49      	ldr	r3, [pc, #292]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	691b      	ldr	r3, [r3, #16]
 8009630:	061b      	lsls	r3, r3, #24
 8009632:	4946      	ldr	r1, [pc, #280]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009634:	4313      	orrs	r3, r2
 8009636:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009638:	4b45      	ldr	r3, [pc, #276]	; (8009750 <HAL_RCC_OscConfig+0x280>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4618      	mov	r0, r3
 800963e:	f7fa fcf9 	bl	8004034 <HAL_InitTick>
 8009642:	4603      	mov	r3, r0
 8009644:	2b00      	cmp	r3, #0
 8009646:	d043      	beq.n	80096d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	e249      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d023      	beq.n	800969c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009654:	4b3d      	ldr	r3, [pc, #244]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a3c      	ldr	r2, [pc, #240]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800965a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800965e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009660:	f7fa fd34 	bl	80040cc <HAL_GetTick>
 8009664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009666:	e008      	b.n	800967a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009668:	f7fa fd30 	bl	80040cc <HAL_GetTick>
 800966c:	4602      	mov	r2, r0
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	2b02      	cmp	r3, #2
 8009674:	d901      	bls.n	800967a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009676:	2303      	movs	r3, #3
 8009678:	e232      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800967a:	4b34      	ldr	r3, [pc, #208]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009682:	2b00      	cmp	r3, #0
 8009684:	d0f0      	beq.n	8009668 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009686:	4b31      	ldr	r3, [pc, #196]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	061b      	lsls	r3, r3, #24
 8009694:	492d      	ldr	r1, [pc, #180]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009696:	4313      	orrs	r3, r2
 8009698:	604b      	str	r3, [r1, #4]
 800969a:	e01a      	b.n	80096d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800969c:	4b2b      	ldr	r3, [pc, #172]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a2a      	ldr	r2, [pc, #168]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80096a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096a8:	f7fa fd10 	bl	80040cc <HAL_GetTick>
 80096ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80096ae:	e008      	b.n	80096c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096b0:	f7fa fd0c 	bl	80040cc <HAL_GetTick>
 80096b4:	4602      	mov	r2, r0
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	1ad3      	subs	r3, r2, r3
 80096ba:	2b02      	cmp	r3, #2
 80096bc:	d901      	bls.n	80096c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	e20e      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80096c2:	4b22      	ldr	r3, [pc, #136]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1f0      	bne.n	80096b0 <HAL_RCC_OscConfig+0x1e0>
 80096ce:	e000      	b.n	80096d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80096d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f003 0308 	and.w	r3, r3, #8
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d041      	beq.n	8009762 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	695b      	ldr	r3, [r3, #20]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d01c      	beq.n	8009720 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096e6:	4b19      	ldr	r3, [pc, #100]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80096e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80096ec:	4a17      	ldr	r2, [pc, #92]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 80096ee:	f043 0301 	orr.w	r3, r3, #1
 80096f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096f6:	f7fa fce9 	bl	80040cc <HAL_GetTick>
 80096fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096fc:	e008      	b.n	8009710 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096fe:	f7fa fce5 	bl	80040cc <HAL_GetTick>
 8009702:	4602      	mov	r2, r0
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	1ad3      	subs	r3, r2, r3
 8009708:	2b02      	cmp	r3, #2
 800970a:	d901      	bls.n	8009710 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800970c:	2303      	movs	r3, #3
 800970e:	e1e7      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009710:	4b0e      	ldr	r3, [pc, #56]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009712:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009716:	f003 0302 	and.w	r3, r3, #2
 800971a:	2b00      	cmp	r3, #0
 800971c:	d0ef      	beq.n	80096fe <HAL_RCC_OscConfig+0x22e>
 800971e:	e020      	b.n	8009762 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009720:	4b0a      	ldr	r3, [pc, #40]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009722:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009726:	4a09      	ldr	r2, [pc, #36]	; (800974c <HAL_RCC_OscConfig+0x27c>)
 8009728:	f023 0301 	bic.w	r3, r3, #1
 800972c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009730:	f7fa fccc 	bl	80040cc <HAL_GetTick>
 8009734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009736:	e00d      	b.n	8009754 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009738:	f7fa fcc8 	bl	80040cc <HAL_GetTick>
 800973c:	4602      	mov	r2, r0
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	1ad3      	subs	r3, r2, r3
 8009742:	2b02      	cmp	r3, #2
 8009744:	d906      	bls.n	8009754 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009746:	2303      	movs	r3, #3
 8009748:	e1ca      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
 800974a:	bf00      	nop
 800974c:	40021000 	.word	0x40021000
 8009750:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009754:	4b8c      	ldr	r3, [pc, #560]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009756:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800975a:	f003 0302 	and.w	r3, r3, #2
 800975e:	2b00      	cmp	r3, #0
 8009760:	d1ea      	bne.n	8009738 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f003 0304 	and.w	r3, r3, #4
 800976a:	2b00      	cmp	r3, #0
 800976c:	f000 80a6 	beq.w	80098bc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009770:	2300      	movs	r3, #0
 8009772:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009774:	4b84      	ldr	r3, [pc, #528]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <HAL_RCC_OscConfig+0x2b4>
 8009780:	2301      	movs	r3, #1
 8009782:	e000      	b.n	8009786 <HAL_RCC_OscConfig+0x2b6>
 8009784:	2300      	movs	r3, #0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d00d      	beq.n	80097a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800978a:	4b7f      	ldr	r3, [pc, #508]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800978c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800978e:	4a7e      	ldr	r2, [pc, #504]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009794:	6593      	str	r3, [r2, #88]	; 0x58
 8009796:	4b7c      	ldr	r3, [pc, #496]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800979a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800979e:	60fb      	str	r3, [r7, #12]
 80097a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80097a2:	2301      	movs	r3, #1
 80097a4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097a6:	4b79      	ldr	r3, [pc, #484]	; (800998c <HAL_RCC_OscConfig+0x4bc>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d118      	bne.n	80097e4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80097b2:	4b76      	ldr	r3, [pc, #472]	; (800998c <HAL_RCC_OscConfig+0x4bc>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a75      	ldr	r2, [pc, #468]	; (800998c <HAL_RCC_OscConfig+0x4bc>)
 80097b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097be:	f7fa fc85 	bl	80040cc <HAL_GetTick>
 80097c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097c4:	e008      	b.n	80097d8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097c6:	f7fa fc81 	bl	80040cc <HAL_GetTick>
 80097ca:	4602      	mov	r2, r0
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	1ad3      	subs	r3, r2, r3
 80097d0:	2b02      	cmp	r3, #2
 80097d2:	d901      	bls.n	80097d8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80097d4:	2303      	movs	r3, #3
 80097d6:	e183      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80097d8:	4b6c      	ldr	r3, [pc, #432]	; (800998c <HAL_RCC_OscConfig+0x4bc>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d0f0      	beq.n	80097c6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d108      	bne.n	80097fe <HAL_RCC_OscConfig+0x32e>
 80097ec:	4b66      	ldr	r3, [pc, #408]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80097ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097f2:	4a65      	ldr	r2, [pc, #404]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80097f4:	f043 0301 	orr.w	r3, r3, #1
 80097f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80097fc:	e024      	b.n	8009848 <HAL_RCC_OscConfig+0x378>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	2b05      	cmp	r3, #5
 8009804:	d110      	bne.n	8009828 <HAL_RCC_OscConfig+0x358>
 8009806:	4b60      	ldr	r3, [pc, #384]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009808:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800980c:	4a5e      	ldr	r2, [pc, #376]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800980e:	f043 0304 	orr.w	r3, r3, #4
 8009812:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009816:	4b5c      	ldr	r3, [pc, #368]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800981c:	4a5a      	ldr	r2, [pc, #360]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800981e:	f043 0301 	orr.w	r3, r3, #1
 8009822:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009826:	e00f      	b.n	8009848 <HAL_RCC_OscConfig+0x378>
 8009828:	4b57      	ldr	r3, [pc, #348]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800982a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800982e:	4a56      	ldr	r2, [pc, #344]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009830:	f023 0301 	bic.w	r3, r3, #1
 8009834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009838:	4b53      	ldr	r3, [pc, #332]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800983a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800983e:	4a52      	ldr	r2, [pc, #328]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009840:	f023 0304 	bic.w	r3, r3, #4
 8009844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d016      	beq.n	800987e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009850:	f7fa fc3c 	bl	80040cc <HAL_GetTick>
 8009854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009856:	e00a      	b.n	800986e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009858:	f7fa fc38 	bl	80040cc <HAL_GetTick>
 800985c:	4602      	mov	r2, r0
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	f241 3288 	movw	r2, #5000	; 0x1388
 8009866:	4293      	cmp	r3, r2
 8009868:	d901      	bls.n	800986e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e138      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800986e:	4b46      	ldr	r3, [pc, #280]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009874:	f003 0302 	and.w	r3, r3, #2
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0ed      	beq.n	8009858 <HAL_RCC_OscConfig+0x388>
 800987c:	e015      	b.n	80098aa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800987e:	f7fa fc25 	bl	80040cc <HAL_GetTick>
 8009882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009884:	e00a      	b.n	800989c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009886:	f7fa fc21 	bl	80040cc <HAL_GetTick>
 800988a:	4602      	mov	r2, r0
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	1ad3      	subs	r3, r2, r3
 8009890:	f241 3288 	movw	r2, #5000	; 0x1388
 8009894:	4293      	cmp	r3, r2
 8009896:	d901      	bls.n	800989c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009898:	2303      	movs	r3, #3
 800989a:	e121      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800989c:	4b3a      	ldr	r3, [pc, #232]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800989e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098a2:	f003 0302 	and.w	r3, r3, #2
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1ed      	bne.n	8009886 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80098aa:	7ffb      	ldrb	r3, [r7, #31]
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d105      	bne.n	80098bc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80098b0:	4b35      	ldr	r3, [pc, #212]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80098b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098b4:	4a34      	ldr	r2, [pc, #208]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80098b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f003 0320 	and.w	r3, r3, #32
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d03c      	beq.n	8009942 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	699b      	ldr	r3, [r3, #24]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d01c      	beq.n	800990a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80098d0:	4b2d      	ldr	r3, [pc, #180]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80098d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80098d6:	4a2c      	ldr	r2, [pc, #176]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80098d8:	f043 0301 	orr.w	r3, r3, #1
 80098dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098e0:	f7fa fbf4 	bl	80040cc <HAL_GetTick>
 80098e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098e6:	e008      	b.n	80098fa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098e8:	f7fa fbf0 	bl	80040cc <HAL_GetTick>
 80098ec:	4602      	mov	r2, r0
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	2b02      	cmp	r3, #2
 80098f4:	d901      	bls.n	80098fa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e0f2      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098fa:	4b23      	ldr	r3, [pc, #140]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 80098fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009900:	f003 0302 	and.w	r3, r3, #2
 8009904:	2b00      	cmp	r3, #0
 8009906:	d0ef      	beq.n	80098e8 <HAL_RCC_OscConfig+0x418>
 8009908:	e01b      	b.n	8009942 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800990a:	4b1f      	ldr	r3, [pc, #124]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800990c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009910:	4a1d      	ldr	r2, [pc, #116]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009912:	f023 0301 	bic.w	r3, r3, #1
 8009916:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800991a:	f7fa fbd7 	bl	80040cc <HAL_GetTick>
 800991e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009920:	e008      	b.n	8009934 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009922:	f7fa fbd3 	bl	80040cc <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	2b02      	cmp	r3, #2
 800992e:	d901      	bls.n	8009934 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e0d5      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009934:	4b14      	ldr	r3, [pc, #80]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009936:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800993a:	f003 0302 	and.w	r3, r3, #2
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1ef      	bne.n	8009922 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	69db      	ldr	r3, [r3, #28]
 8009946:	2b00      	cmp	r3, #0
 8009948:	f000 80c9 	beq.w	8009ade <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800994c:	4b0e      	ldr	r3, [pc, #56]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	f003 030c 	and.w	r3, r3, #12
 8009954:	2b0c      	cmp	r3, #12
 8009956:	f000 8083 	beq.w	8009a60 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	69db      	ldr	r3, [r3, #28]
 800995e:	2b02      	cmp	r3, #2
 8009960:	d15e      	bne.n	8009a20 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009962:	4b09      	ldr	r3, [pc, #36]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a08      	ldr	r2, [pc, #32]	; (8009988 <HAL_RCC_OscConfig+0x4b8>)
 8009968:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800996c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800996e:	f7fa fbad 	bl	80040cc <HAL_GetTick>
 8009972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009974:	e00c      	b.n	8009990 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009976:	f7fa fba9 	bl	80040cc <HAL_GetTick>
 800997a:	4602      	mov	r2, r0
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	2b02      	cmp	r3, #2
 8009982:	d905      	bls.n	8009990 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e0ab      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
 8009988:	40021000 	.word	0x40021000
 800998c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009990:	4b55      	ldr	r3, [pc, #340]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1ec      	bne.n	8009976 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800999c:	4b52      	ldr	r3, [pc, #328]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 800999e:	68da      	ldr	r2, [r3, #12]
 80099a0:	4b52      	ldr	r3, [pc, #328]	; (8009aec <HAL_RCC_OscConfig+0x61c>)
 80099a2:	4013      	ands	r3, r2
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	6a11      	ldr	r1, [r2, #32]
 80099a8:	687a      	ldr	r2, [r7, #4]
 80099aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80099ac:	3a01      	subs	r2, #1
 80099ae:	0112      	lsls	r2, r2, #4
 80099b0:	4311      	orrs	r1, r2
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80099b6:	0212      	lsls	r2, r2, #8
 80099b8:	4311      	orrs	r1, r2
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80099be:	0852      	lsrs	r2, r2, #1
 80099c0:	3a01      	subs	r2, #1
 80099c2:	0552      	lsls	r2, r2, #21
 80099c4:	4311      	orrs	r1, r2
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80099ca:	0852      	lsrs	r2, r2, #1
 80099cc:	3a01      	subs	r2, #1
 80099ce:	0652      	lsls	r2, r2, #25
 80099d0:	4311      	orrs	r1, r2
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80099d6:	06d2      	lsls	r2, r2, #27
 80099d8:	430a      	orrs	r2, r1
 80099da:	4943      	ldr	r1, [pc, #268]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 80099dc:	4313      	orrs	r3, r2
 80099de:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099e0:	4b41      	ldr	r3, [pc, #260]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a40      	ldr	r2, [pc, #256]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 80099e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80099ea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80099ec:	4b3e      	ldr	r3, [pc, #248]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	4a3d      	ldr	r2, [pc, #244]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 80099f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80099f6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099f8:	f7fa fb68 	bl	80040cc <HAL_GetTick>
 80099fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099fe:	e008      	b.n	8009a12 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a00:	f7fa fb64 	bl	80040cc <HAL_GetTick>
 8009a04:	4602      	mov	r2, r0
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d901      	bls.n	8009a12 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009a0e:	2303      	movs	r3, #3
 8009a10:	e066      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009a12:	4b35      	ldr	r3, [pc, #212]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d0f0      	beq.n	8009a00 <HAL_RCC_OscConfig+0x530>
 8009a1e:	e05e      	b.n	8009ade <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a20:	4b31      	ldr	r3, [pc, #196]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a30      	ldr	r2, [pc, #192]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a2c:	f7fa fb4e 	bl	80040cc <HAL_GetTick>
 8009a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a32:	e008      	b.n	8009a46 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a34:	f7fa fb4a 	bl	80040cc <HAL_GetTick>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	2b02      	cmp	r3, #2
 8009a40:	d901      	bls.n	8009a46 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009a42:	2303      	movs	r3, #3
 8009a44:	e04c      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a46:	4b28      	ldr	r3, [pc, #160]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d1f0      	bne.n	8009a34 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009a52:	4b25      	ldr	r3, [pc, #148]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a54:	68da      	ldr	r2, [r3, #12]
 8009a56:	4924      	ldr	r1, [pc, #144]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a58:	4b25      	ldr	r3, [pc, #148]	; (8009af0 <HAL_RCC_OscConfig+0x620>)
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	60cb      	str	r3, [r1, #12]
 8009a5e:	e03e      	b.n	8009ade <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	69db      	ldr	r3, [r3, #28]
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d101      	bne.n	8009a6c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e039      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009a6c:	4b1e      	ldr	r3, [pc, #120]	; (8009ae8 <HAL_RCC_OscConfig+0x618>)
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f003 0203 	and.w	r2, r3, #3
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a1b      	ldr	r3, [r3, #32]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d12c      	bne.n	8009ada <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d123      	bne.n	8009ada <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d11b      	bne.n	8009ada <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d113      	bne.n	8009ada <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009abc:	085b      	lsrs	r3, r3, #1
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d109      	bne.n	8009ada <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ad0:	085b      	lsrs	r3, r3, #1
 8009ad2:	3b01      	subs	r3, #1
 8009ad4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d001      	beq.n	8009ade <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e000      	b.n	8009ae0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009ade:	2300      	movs	r3, #0
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3720      	adds	r7, #32
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	40021000 	.word	0x40021000
 8009aec:	019f800c 	.word	0x019f800c
 8009af0:	feeefffc 	.word	0xfeeefffc

08009af4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b086      	sub	sp, #24
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009afe:	2300      	movs	r3, #0
 8009b00:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d101      	bne.n	8009b0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e11e      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b0c:	4b91      	ldr	r3, [pc, #580]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 030f 	and.w	r3, r3, #15
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d910      	bls.n	8009b3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b1a:	4b8e      	ldr	r3, [pc, #568]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f023 020f 	bic.w	r2, r3, #15
 8009b22:	498c      	ldr	r1, [pc, #560]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	4313      	orrs	r3, r2
 8009b28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b2a:	4b8a      	ldr	r3, [pc, #552]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f003 030f 	and.w	r3, r3, #15
 8009b32:	683a      	ldr	r2, [r7, #0]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d001      	beq.n	8009b3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e106      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 0301 	and.w	r3, r3, #1
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d073      	beq.n	8009c30 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	2b03      	cmp	r3, #3
 8009b4e:	d129      	bne.n	8009ba4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b50:	4b81      	ldr	r3, [pc, #516]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d101      	bne.n	8009b60 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e0f4      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009b60:	f000 f9ca 	bl	8009ef8 <RCC_GetSysClockFreqFromPLLSource>
 8009b64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	4a7c      	ldr	r2, [pc, #496]	; (8009d5c <HAL_RCC_ClockConfig+0x268>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d93f      	bls.n	8009bee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b6e:	4b7a      	ldr	r3, [pc, #488]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d009      	beq.n	8009b8e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d033      	beq.n	8009bee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d12f      	bne.n	8009bee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b8e:	4b72      	ldr	r3, [pc, #456]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b96:	4a70      	ldr	r2, [pc, #448]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009b9e:	2380      	movs	r3, #128	; 0x80
 8009ba0:	617b      	str	r3, [r7, #20]
 8009ba2:	e024      	b.n	8009bee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	2b02      	cmp	r3, #2
 8009baa:	d107      	bne.n	8009bbc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009bac:	4b6a      	ldr	r3, [pc, #424]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d109      	bne.n	8009bcc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e0c6      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009bbc:	4b66      	ldr	r3, [pc, #408]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d101      	bne.n	8009bcc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e0be      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009bcc:	f000 f8ce 	bl	8009d6c <HAL_RCC_GetSysClockFreq>
 8009bd0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	4a61      	ldr	r2, [pc, #388]	; (8009d5c <HAL_RCC_ClockConfig+0x268>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d909      	bls.n	8009bee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009bda:	4b5f      	ldr	r3, [pc, #380]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009be2:	4a5d      	ldr	r2, [pc, #372]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009be4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009be8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009bea:	2380      	movs	r3, #128	; 0x80
 8009bec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009bee:	4b5a      	ldr	r3, [pc, #360]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	f023 0203 	bic.w	r2, r3, #3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	4957      	ldr	r1, [pc, #348]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c00:	f7fa fa64 	bl	80040cc <HAL_GetTick>
 8009c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c06:	e00a      	b.n	8009c1e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c08:	f7fa fa60 	bl	80040cc <HAL_GetTick>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d901      	bls.n	8009c1e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009c1a:	2303      	movs	r3, #3
 8009c1c:	e095      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c1e:	4b4e      	ldr	r3, [pc, #312]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c20:	689b      	ldr	r3, [r3, #8]
 8009c22:	f003 020c 	and.w	r2, r3, #12
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d1eb      	bne.n	8009c08 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0302 	and.w	r3, r3, #2
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d023      	beq.n	8009c84 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f003 0304 	and.w	r3, r3, #4
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d005      	beq.n	8009c54 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c48:	4b43      	ldr	r3, [pc, #268]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	4a42      	ldr	r2, [pc, #264]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009c52:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f003 0308 	and.w	r3, r3, #8
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d007      	beq.n	8009c70 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009c60:	4b3d      	ldr	r3, [pc, #244]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c62:	689b      	ldr	r3, [r3, #8]
 8009c64:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009c68:	4a3b      	ldr	r2, [pc, #236]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009c6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c70:	4b39      	ldr	r3, [pc, #228]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	4936      	ldr	r1, [pc, #216]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	608b      	str	r3, [r1, #8]
 8009c82:	e008      	b.n	8009c96 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	2b80      	cmp	r3, #128	; 0x80
 8009c88:	d105      	bne.n	8009c96 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009c8a:	4b33      	ldr	r3, [pc, #204]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	4a32      	ldr	r2, [pc, #200]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009c90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c94:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c96:	4b2f      	ldr	r3, [pc, #188]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f003 030f 	and.w	r3, r3, #15
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d21d      	bcs.n	8009ce0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ca4:	4b2b      	ldr	r3, [pc, #172]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f023 020f 	bic.w	r2, r3, #15
 8009cac:	4929      	ldr	r1, [pc, #164]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009cb4:	f7fa fa0a 	bl	80040cc <HAL_GetTick>
 8009cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cba:	e00a      	b.n	8009cd2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009cbc:	f7fa fa06 	bl	80040cc <HAL_GetTick>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	1ad3      	subs	r3, r2, r3
 8009cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d901      	bls.n	8009cd2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009cce:	2303      	movs	r3, #3
 8009cd0:	e03b      	b.n	8009d4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cd2:	4b20      	ldr	r3, [pc, #128]	; (8009d54 <HAL_RCC_ClockConfig+0x260>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 030f 	and.w	r3, r3, #15
 8009cda:	683a      	ldr	r2, [r7, #0]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	d1ed      	bne.n	8009cbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f003 0304 	and.w	r3, r3, #4
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d008      	beq.n	8009cfe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009cec:	4b1a      	ldr	r3, [pc, #104]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	4917      	ldr	r1, [pc, #92]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f003 0308 	and.w	r3, r3, #8
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d009      	beq.n	8009d1e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009d0a:	4b13      	ldr	r3, [pc, #76]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009d0c:	689b      	ldr	r3, [r3, #8]
 8009d0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	691b      	ldr	r3, [r3, #16]
 8009d16:	00db      	lsls	r3, r3, #3
 8009d18:	490f      	ldr	r1, [pc, #60]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009d1e:	f000 f825 	bl	8009d6c <HAL_RCC_GetSysClockFreq>
 8009d22:	4602      	mov	r2, r0
 8009d24:	4b0c      	ldr	r3, [pc, #48]	; (8009d58 <HAL_RCC_ClockConfig+0x264>)
 8009d26:	689b      	ldr	r3, [r3, #8]
 8009d28:	091b      	lsrs	r3, r3, #4
 8009d2a:	f003 030f 	and.w	r3, r3, #15
 8009d2e:	490c      	ldr	r1, [pc, #48]	; (8009d60 <HAL_RCC_ClockConfig+0x26c>)
 8009d30:	5ccb      	ldrb	r3, [r1, r3]
 8009d32:	f003 031f 	and.w	r3, r3, #31
 8009d36:	fa22 f303 	lsr.w	r3, r2, r3
 8009d3a:	4a0a      	ldr	r2, [pc, #40]	; (8009d64 <HAL_RCC_ClockConfig+0x270>)
 8009d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009d3e:	4b0a      	ldr	r3, [pc, #40]	; (8009d68 <HAL_RCC_ClockConfig+0x274>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fa f976 	bl	8004034 <HAL_InitTick>
 8009d48:	4603      	mov	r3, r0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3718      	adds	r7, #24
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	40022000 	.word	0x40022000
 8009d58:	40021000 	.word	0x40021000
 8009d5c:	04c4b400 	.word	0x04c4b400
 8009d60:	0800cd20 	.word	0x0800cd20
 8009d64:	20000000 	.word	0x20000000
 8009d68:	20000004 	.word	0x20000004

08009d6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009d72:	4b2c      	ldr	r3, [pc, #176]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	f003 030c 	and.w	r3, r3, #12
 8009d7a:	2b04      	cmp	r3, #4
 8009d7c:	d102      	bne.n	8009d84 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009d7e:	4b2a      	ldr	r3, [pc, #168]	; (8009e28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d80:	613b      	str	r3, [r7, #16]
 8009d82:	e047      	b.n	8009e14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009d84:	4b27      	ldr	r3, [pc, #156]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	f003 030c 	and.w	r3, r3, #12
 8009d8c:	2b08      	cmp	r3, #8
 8009d8e:	d102      	bne.n	8009d96 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009d90:	4b26      	ldr	r3, [pc, #152]	; (8009e2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d92:	613b      	str	r3, [r7, #16]
 8009d94:	e03e      	b.n	8009e14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009d96:	4b23      	ldr	r3, [pc, #140]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	f003 030c 	and.w	r3, r3, #12
 8009d9e:	2b0c      	cmp	r3, #12
 8009da0:	d136      	bne.n	8009e10 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009da2:	4b20      	ldr	r3, [pc, #128]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009da4:	68db      	ldr	r3, [r3, #12]
 8009da6:	f003 0303 	and.w	r3, r3, #3
 8009daa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009dac:	4b1d      	ldr	r3, [pc, #116]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dae:	68db      	ldr	r3, [r3, #12]
 8009db0:	091b      	lsrs	r3, r3, #4
 8009db2:	f003 030f 	and.w	r3, r3, #15
 8009db6:	3301      	adds	r3, #1
 8009db8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2b03      	cmp	r3, #3
 8009dbe:	d10c      	bne.n	8009dda <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009dc0:	4a1a      	ldr	r2, [pc, #104]	; (8009e2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dc8:	4a16      	ldr	r2, [pc, #88]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009dca:	68d2      	ldr	r2, [r2, #12]
 8009dcc:	0a12      	lsrs	r2, r2, #8
 8009dce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009dd2:	fb02 f303 	mul.w	r3, r2, r3
 8009dd6:	617b      	str	r3, [r7, #20]
      break;
 8009dd8:	e00c      	b.n	8009df4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009dda:	4a13      	ldr	r2, [pc, #76]	; (8009e28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de2:	4a10      	ldr	r2, [pc, #64]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009de4:	68d2      	ldr	r2, [r2, #12]
 8009de6:	0a12      	lsrs	r2, r2, #8
 8009de8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009dec:	fb02 f303 	mul.w	r3, r2, r3
 8009df0:	617b      	str	r3, [r7, #20]
      break;
 8009df2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009df4:	4b0b      	ldr	r3, [pc, #44]	; (8009e24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	0e5b      	lsrs	r3, r3, #25
 8009dfa:	f003 0303 	and.w	r3, r3, #3
 8009dfe:	3301      	adds	r3, #1
 8009e00:	005b      	lsls	r3, r3, #1
 8009e02:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009e04:	697a      	ldr	r2, [r7, #20]
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e0c:	613b      	str	r3, [r7, #16]
 8009e0e:	e001      	b.n	8009e14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009e10:	2300      	movs	r3, #0
 8009e12:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009e14:	693b      	ldr	r3, [r7, #16]
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	371c      	adds	r7, #28
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr
 8009e22:	bf00      	nop
 8009e24:	40021000 	.word	0x40021000
 8009e28:	00f42400 	.word	0x00f42400
 8009e2c:	007a1200 	.word	0x007a1200

08009e30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e30:	b480      	push	{r7}
 8009e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e34:	4b03      	ldr	r3, [pc, #12]	; (8009e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8009e36:	681b      	ldr	r3, [r3, #0]
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	20000000 	.word	0x20000000

08009e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009e4c:	f7ff fff0 	bl	8009e30 <HAL_RCC_GetHCLKFreq>
 8009e50:	4602      	mov	r2, r0
 8009e52:	4b06      	ldr	r3, [pc, #24]	; (8009e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	0a1b      	lsrs	r3, r3, #8
 8009e58:	f003 0307 	and.w	r3, r3, #7
 8009e5c:	4904      	ldr	r1, [pc, #16]	; (8009e70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009e5e:	5ccb      	ldrb	r3, [r1, r3]
 8009e60:	f003 031f 	and.w	r3, r3, #31
 8009e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	40021000 	.word	0x40021000
 8009e70:	0800cd30 	.word	0x0800cd30

08009e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009e78:	f7ff ffda 	bl	8009e30 <HAL_RCC_GetHCLKFreq>
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	4b06      	ldr	r3, [pc, #24]	; (8009e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009e80:	689b      	ldr	r3, [r3, #8]
 8009e82:	0adb      	lsrs	r3, r3, #11
 8009e84:	f003 0307 	and.w	r3, r3, #7
 8009e88:	4904      	ldr	r1, [pc, #16]	; (8009e9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8009e8a:	5ccb      	ldrb	r3, [r1, r3]
 8009e8c:	f003 031f 	and.w	r3, r3, #31
 8009e90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	40021000 	.word	0x40021000
 8009e9c:	0800cd30 	.word	0x0800cd30

08009ea0 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8009ea4:	4b05      	ldr	r3, [pc, #20]	; (8009ebc <HAL_RCC_EnableCSS+0x1c>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a04      	ldr	r2, [pc, #16]	; (8009ebc <HAL_RCC_EnableCSS+0x1c>)
 8009eaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009eae:	6013      	str	r3, [r2, #0]
}
 8009eb0:	bf00      	nop
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop
 8009ebc:	40021000 	.word	0x40021000

08009ec0 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8009ec4:	4b07      	ldr	r3, [pc, #28]	; (8009ee4 <HAL_RCC_NMI_IRQHandler+0x24>)
 8009ec6:	69db      	ldr	r3, [r3, #28]
 8009ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ecc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ed0:	d105      	bne.n	8009ede <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8009ed2:	f000 f809 	bl	8009ee8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8009ed6:	4b03      	ldr	r3, [pc, #12]	; (8009ee4 <HAL_RCC_NMI_IRQHandler+0x24>)
 8009ed8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009edc:	621a      	str	r2, [r3, #32]
  }
}
 8009ede:	bf00      	nop
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	40021000 	.word	0x40021000

08009ee8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 8009eec:	bf00      	nop
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr
	...

08009ef8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b087      	sub	sp, #28
 8009efc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009efe:	4b1e      	ldr	r3, [pc, #120]	; (8009f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	f003 0303 	and.w	r3, r3, #3
 8009f06:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009f08:	4b1b      	ldr	r3, [pc, #108]	; (8009f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f0a:	68db      	ldr	r3, [r3, #12]
 8009f0c:	091b      	lsrs	r3, r3, #4
 8009f0e:	f003 030f 	and.w	r3, r3, #15
 8009f12:	3301      	adds	r3, #1
 8009f14:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	2b03      	cmp	r3, #3
 8009f1a:	d10c      	bne.n	8009f36 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f1c:	4a17      	ldr	r2, [pc, #92]	; (8009f7c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f24:	4a14      	ldr	r2, [pc, #80]	; (8009f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f26:	68d2      	ldr	r2, [r2, #12]
 8009f28:	0a12      	lsrs	r2, r2, #8
 8009f2a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009f2e:	fb02 f303 	mul.w	r3, r2, r3
 8009f32:	617b      	str	r3, [r7, #20]
    break;
 8009f34:	e00c      	b.n	8009f50 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009f36:	4a12      	ldr	r2, [pc, #72]	; (8009f80 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f3e:	4a0e      	ldr	r2, [pc, #56]	; (8009f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f40:	68d2      	ldr	r2, [r2, #12]
 8009f42:	0a12      	lsrs	r2, r2, #8
 8009f44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009f48:	fb02 f303 	mul.w	r3, r2, r3
 8009f4c:	617b      	str	r3, [r7, #20]
    break;
 8009f4e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009f50:	4b09      	ldr	r3, [pc, #36]	; (8009f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	0e5b      	lsrs	r3, r3, #25
 8009f56:	f003 0303 	and.w	r3, r3, #3
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	005b      	lsls	r3, r3, #1
 8009f5e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009f60:	697a      	ldr	r2, [r7, #20]
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f68:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009f6a:	687b      	ldr	r3, [r7, #4]
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	371c      	adds	r7, #28
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr
 8009f78:	40021000 	.word	0x40021000
 8009f7c:	007a1200 	.word	0x007a1200
 8009f80:	00f42400 	.word	0x00f42400

08009f84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b086      	sub	sp, #24
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009f90:	2300      	movs	r3, #0
 8009f92:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f000 8098 	beq.w	800a0d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009fa6:	4b43      	ldr	r3, [pc, #268]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10d      	bne.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009fb2:	4b40      	ldr	r3, [pc, #256]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fb6:	4a3f      	ldr	r2, [pc, #252]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fbc:	6593      	str	r3, [r2, #88]	; 0x58
 8009fbe:	4b3d      	ldr	r3, [pc, #244]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fc6:	60bb      	str	r3, [r7, #8]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009fce:	4b3a      	ldr	r3, [pc, #232]	; (800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a39      	ldr	r2, [pc, #228]	; (800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009fd8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009fda:	f7fa f877 	bl	80040cc <HAL_GetTick>
 8009fde:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009fe0:	e009      	b.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fe2:	f7fa f873 	bl	80040cc <HAL_GetTick>
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	1ad3      	subs	r3, r2, r3
 8009fec:	2b02      	cmp	r3, #2
 8009fee:	d902      	bls.n	8009ff6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	74fb      	strb	r3, [r7, #19]
        break;
 8009ff4:	e005      	b.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009ff6:	4b30      	ldr	r3, [pc, #192]	; (800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d0ef      	beq.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a002:	7cfb      	ldrb	r3, [r7, #19]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d159      	bne.n	800a0bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a008:	4b2a      	ldr	r3, [pc, #168]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a00e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a012:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d01e      	beq.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a01e:	697a      	ldr	r2, [r7, #20]
 800a020:	429a      	cmp	r2, r3
 800a022:	d019      	beq.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a024:	4b23      	ldr	r3, [pc, #140]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a02a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a02e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a030:	4b20      	ldr	r3, [pc, #128]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a036:	4a1f      	ldr	r2, [pc, #124]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a03c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a040:	4b1c      	ldr	r3, [pc, #112]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a046:	4a1b      	ldr	r2, [pc, #108]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a048:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a04c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a050:	4a18      	ldr	r2, [pc, #96]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f003 0301 	and.w	r3, r3, #1
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d016      	beq.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a062:	f7fa f833 	bl	80040cc <HAL_GetTick>
 800a066:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a068:	e00b      	b.n	800a082 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a06a:	f7fa f82f 	bl	80040cc <HAL_GetTick>
 800a06e:	4602      	mov	r2, r0
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	1ad3      	subs	r3, r2, r3
 800a074:	f241 3288 	movw	r2, #5000	; 0x1388
 800a078:	4293      	cmp	r3, r2
 800a07a:	d902      	bls.n	800a082 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a07c:	2303      	movs	r3, #3
 800a07e:	74fb      	strb	r3, [r7, #19]
            break;
 800a080:	e006      	b.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a082:	4b0c      	ldr	r3, [pc, #48]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a088:	f003 0302 	and.w	r3, r3, #2
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0ec      	beq.n	800a06a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a090:	7cfb      	ldrb	r3, [r7, #19]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d10b      	bne.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a096:	4b07      	ldr	r3, [pc, #28]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a09c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0a4:	4903      	ldr	r1, [pc, #12]	; (800a0b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a0ac:	e008      	b.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a0ae:	7cfb      	ldrb	r3, [r7, #19]
 800a0b0:	74bb      	strb	r3, [r7, #18]
 800a0b2:	e005      	b.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a0b4:	40021000 	.word	0x40021000
 800a0b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0bc:	7cfb      	ldrb	r3, [r7, #19]
 800a0be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a0c0:	7c7b      	ldrb	r3, [r7, #17]
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d105      	bne.n	800a0d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0c6:	4ba7      	ldr	r3, [pc, #668]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0ca:	4aa6      	ldr	r2, [pc, #664]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a0d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f003 0301 	and.w	r3, r3, #1
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d00a      	beq.n	800a0f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a0de:	4ba1      	ldr	r3, [pc, #644]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0e4:	f023 0203 	bic.w	r2, r3, #3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	499d      	ldr	r1, [pc, #628]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f003 0302 	and.w	r3, r3, #2
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d00a      	beq.n	800a116 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a100:	4b98      	ldr	r3, [pc, #608]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a106:	f023 020c 	bic.w	r2, r3, #12
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	4995      	ldr	r1, [pc, #596]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a110:	4313      	orrs	r3, r2
 800a112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f003 0304 	and.w	r3, r3, #4
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d00a      	beq.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a122:	4b90      	ldr	r3, [pc, #576]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a128:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	498c      	ldr	r1, [pc, #560]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a132:	4313      	orrs	r3, r2
 800a134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f003 0308 	and.w	r3, r3, #8
 800a140:	2b00      	cmp	r3, #0
 800a142:	d00a      	beq.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a144:	4b87      	ldr	r3, [pc, #540]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a14a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	691b      	ldr	r3, [r3, #16]
 800a152:	4984      	ldr	r1, [pc, #528]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a154:	4313      	orrs	r3, r2
 800a156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f003 0310 	and.w	r3, r3, #16
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00a      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a166:	4b7f      	ldr	r3, [pc, #508]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a16c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	695b      	ldr	r3, [r3, #20]
 800a174:	497b      	ldr	r1, [pc, #492]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a176:	4313      	orrs	r3, r2
 800a178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f003 0320 	and.w	r3, r3, #32
 800a184:	2b00      	cmp	r3, #0
 800a186:	d00a      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a188:	4b76      	ldr	r3, [pc, #472]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a18e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	699b      	ldr	r3, [r3, #24]
 800a196:	4973      	ldr	r1, [pc, #460]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a198:	4313      	orrs	r3, r2
 800a19a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00a      	beq.n	800a1c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a1aa:	4b6e      	ldr	r3, [pc, #440]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	69db      	ldr	r3, [r3, #28]
 800a1b8:	496a      	ldr	r1, [pc, #424]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d00a      	beq.n	800a1e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a1cc:	4b65      	ldr	r3, [pc, #404]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	4962      	ldr	r1, [pc, #392]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d00a      	beq.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a1ee:	4b5d      	ldr	r3, [pc, #372]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fc:	4959      	ldr	r1, [pc, #356]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a1fe:	4313      	orrs	r3, r2
 800a200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d00a      	beq.n	800a226 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a210:	4b54      	ldr	r3, [pc, #336]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a212:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a216:	f023 0203 	bic.w	r2, r3, #3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a21e:	4951      	ldr	r1, [pc, #324]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a220:	4313      	orrs	r3, r2
 800a222:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00a      	beq.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a232:	4b4c      	ldr	r3, [pc, #304]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a238:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a240:	4948      	ldr	r1, [pc, #288]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a242:	4313      	orrs	r3, r2
 800a244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a250:	2b00      	cmp	r3, #0
 800a252:	d015      	beq.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a254:	4b43      	ldr	r3, [pc, #268]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a25a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a262:	4940      	ldr	r1, [pc, #256]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a264:	4313      	orrs	r3, r2
 800a266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a26e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a272:	d105      	bne.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a274:	4b3b      	ldr	r3, [pc, #236]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	4a3a      	ldr	r2, [pc, #232]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a27a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a27e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d015      	beq.n	800a2b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a28c:	4b35      	ldr	r3, [pc, #212]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a28e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a292:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a29a:	4932      	ldr	r1, [pc, #200]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a29c:	4313      	orrs	r3, r2
 800a29e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a2aa:	d105      	bne.n	800a2b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a2ac:	4b2d      	ldr	r3, [pc, #180]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	4a2c      	ldr	r2, [pc, #176]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a2b6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d015      	beq.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a2c4:	4b27      	ldr	r3, [pc, #156]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2ca:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2d2:	4924      	ldr	r1, [pc, #144]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a2e2:	d105      	bne.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a2e4:	4b1f      	ldr	r3, [pc, #124]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	4a1e      	ldr	r2, [pc, #120]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a2ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d015      	beq.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a2fc:	4b19      	ldr	r3, [pc, #100]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a302:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a30a:	4916      	ldr	r1, [pc, #88]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a30c:	4313      	orrs	r3, r2
 800a30e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a316:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a31a:	d105      	bne.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a31c:	4b11      	ldr	r3, [pc, #68]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	4a10      	ldr	r2, [pc, #64]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a322:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a326:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a330:	2b00      	cmp	r3, #0
 800a332:	d019      	beq.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a334:	4b0b      	ldr	r3, [pc, #44]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a33a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a342:	4908      	ldr	r1, [pc, #32]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a344:	4313      	orrs	r3, r2
 800a346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a34e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a352:	d109      	bne.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a354:	4b03      	ldr	r3, [pc, #12]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a356:	68db      	ldr	r3, [r3, #12]
 800a358:	4a02      	ldr	r2, [pc, #8]	; (800a364 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a35a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a35e:	60d3      	str	r3, [r2, #12]
 800a360:	e002      	b.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800a362:	bf00      	nop
 800a364:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a370:	2b00      	cmp	r3, #0
 800a372:	d015      	beq.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a374:	4b29      	ldr	r3, [pc, #164]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a37a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a382:	4926      	ldr	r1, [pc, #152]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a384:	4313      	orrs	r3, r2
 800a386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a38e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a392:	d105      	bne.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a394:	4b21      	ldr	r3, [pc, #132]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a396:	68db      	ldr	r3, [r3, #12]
 800a398:	4a20      	ldr	r2, [pc, #128]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a39a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a39e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d015      	beq.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a3ac:	4b1b      	ldr	r3, [pc, #108]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a3ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3b2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3ba:	4918      	ldr	r1, [pc, #96]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3ca:	d105      	bne.n	800a3d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a3cc:	4b13      	ldr	r3, [pc, #76]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	4a12      	ldr	r2, [pc, #72]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a3d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a3d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d015      	beq.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a3e4:	4b0d      	ldr	r3, [pc, #52]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a3e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a3ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3f2:	490a      	ldr	r1, [pc, #40]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a402:	d105      	bne.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a404:	4b05      	ldr	r3, [pc, #20]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	4a04      	ldr	r2, [pc, #16]	; (800a41c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a40a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a40e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a410:	7cbb      	ldrb	r3, [r7, #18]
}
 800a412:	4618      	mov	r0, r3
 800a414:	3718      	adds	r7, #24
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	40021000 	.word	0x40021000

0800a420 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b084      	sub	sp, #16
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d101      	bne.n	800a432 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	e09d      	b.n	800a56e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a436:	2b00      	cmp	r3, #0
 800a438:	d108      	bne.n	800a44c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a442:	d009      	beq.n	800a458 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	61da      	str	r2, [r3, #28]
 800a44a:	e005      	b.n	800a458 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2200      	movs	r2, #0
 800a450:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2200      	movs	r2, #0
 800a456:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a464:	b2db      	uxtb	r3, r3
 800a466:	2b00      	cmp	r3, #0
 800a468:	d106      	bne.n	800a478 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2200      	movs	r2, #0
 800a46e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f7f9 fa8a 	bl	800398c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2202      	movs	r2, #2
 800a47c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a48e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	68db      	ldr	r3, [r3, #12]
 800a494:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a498:	d902      	bls.n	800a4a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a49a:	2300      	movs	r3, #0
 800a49c:	60fb      	str	r3, [r7, #12]
 800a49e:	e002      	b.n	800a4a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a4a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a4a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	68db      	ldr	r3, [r3, #12]
 800a4aa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a4ae:	d007      	beq.n	800a4c0 <HAL_SPI_Init+0xa0>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	68db      	ldr	r3, [r3, #12]
 800a4b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a4b8:	d002      	beq.n	800a4c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	689b      	ldr	r3, [r3, #8]
 800a4cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a4d0:	431a      	orrs	r2, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	691b      	ldr	r3, [r3, #16]
 800a4d6:	f003 0302 	and.w	r3, r3, #2
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	695b      	ldr	r3, [r3, #20]
 800a4e0:	f003 0301 	and.w	r3, r3, #1
 800a4e4:	431a      	orrs	r2, r3
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	699b      	ldr	r3, [r3, #24]
 800a4ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a4ee:	431a      	orrs	r2, r3
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	69db      	ldr	r3, [r3, #28]
 800a4f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a4f8:	431a      	orrs	r2, r3
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a1b      	ldr	r3, [r3, #32]
 800a4fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a502:	ea42 0103 	orr.w	r1, r2, r3
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	430a      	orrs	r2, r1
 800a514:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	699b      	ldr	r3, [r3, #24]
 800a51a:	0c1b      	lsrs	r3, r3, #16
 800a51c:	f003 0204 	and.w	r2, r3, #4
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a524:	f003 0310 	and.w	r3, r3, #16
 800a528:	431a      	orrs	r2, r3
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a52e:	f003 0308 	and.w	r3, r3, #8
 800a532:	431a      	orrs	r2, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a53c:	ea42 0103 	orr.w	r1, r2, r3
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	430a      	orrs	r2, r1
 800a54c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	69da      	ldr	r2, [r3, #28]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a55c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a56c:	2300      	movs	r3, #0
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3710      	adds	r7, #16
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}

0800a576 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a576:	b580      	push	{r7, lr}
 800a578:	b082      	sub	sp, #8
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d101      	bne.n	800a588 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	e049      	b.n	800a61c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	2b00      	cmp	r3, #0
 800a592:	d106      	bne.n	800a5a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2200      	movs	r2, #0
 800a598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f7f9 fa6b 	bl	8003a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2202      	movs	r2, #2
 800a5a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	3304      	adds	r3, #4
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	4610      	mov	r0, r2
 800a5b6:	f000 fafb 	bl	800abb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2201      	movs	r2, #1
 800a5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2201      	movs	r2, #1
 800a5ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2201      	movs	r2, #1
 800a5f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2201      	movs	r2, #1
 800a606:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2201      	movs	r2, #1
 800a616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3708      	adds	r7, #8
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68da      	ldr	r2, [r3, #12]
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f022 0201 	bic.w	r2, r2, #1
 800a63a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6a1a      	ldr	r2, [r3, #32]
 800a642:	f241 1311 	movw	r3, #4369	; 0x1111
 800a646:	4013      	ands	r3, r2
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10f      	bne.n	800a66c <HAL_TIM_Base_Stop_IT+0x48>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	6a1a      	ldr	r2, [r3, #32]
 800a652:	f244 4344 	movw	r3, #17476	; 0x4444
 800a656:	4013      	ands	r3, r2
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d107      	bne.n	800a66c <HAL_TIM_Base_Stop_IT+0x48>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f022 0201 	bic.w	r2, r2, #1
 800a66a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2201      	movs	r2, #1
 800a670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	370c      	adds	r7, #12
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr

0800a682 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b084      	sub	sp, #16
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	f003 0302 	and.w	r3, r3, #2
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d020      	beq.n	800a6e6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f003 0302 	and.w	r3, r3, #2
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d01b      	beq.n	800a6e6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f06f 0202 	mvn.w	r2, #2
 800a6b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	699b      	ldr	r3, [r3, #24]
 800a6c4:	f003 0303 	and.w	r3, r3, #3
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d003      	beq.n	800a6d4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f000 fa51 	bl	800ab74 <HAL_TIM_IC_CaptureCallback>
 800a6d2:	e005      	b.n	800a6e0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f000 fa43 	bl	800ab60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 fa54 	bl	800ab88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	f003 0304 	and.w	r3, r3, #4
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d020      	beq.n	800a732 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f003 0304 	and.w	r3, r3, #4
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d01b      	beq.n	800a732 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f06f 0204 	mvn.w	r2, #4
 800a702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2202      	movs	r2, #2
 800a708:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	699b      	ldr	r3, [r3, #24]
 800a710:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a714:	2b00      	cmp	r3, #0
 800a716:	d003      	beq.n	800a720 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f000 fa2b 	bl	800ab74 <HAL_TIM_IC_CaptureCallback>
 800a71e:	e005      	b.n	800a72c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f000 fa1d 	bl	800ab60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 fa2e 	bl	800ab88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	f003 0308 	and.w	r3, r3, #8
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d020      	beq.n	800a77e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	f003 0308 	and.w	r3, r3, #8
 800a742:	2b00      	cmp	r3, #0
 800a744:	d01b      	beq.n	800a77e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f06f 0208 	mvn.w	r2, #8
 800a74e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2204      	movs	r2, #4
 800a754:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	69db      	ldr	r3, [r3, #28]
 800a75c:	f003 0303 	and.w	r3, r3, #3
 800a760:	2b00      	cmp	r3, #0
 800a762:	d003      	beq.n	800a76c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 fa05 	bl	800ab74 <HAL_TIM_IC_CaptureCallback>
 800a76a:	e005      	b.n	800a778 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f000 f9f7 	bl	800ab60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 fa08 	bl	800ab88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	f003 0310 	and.w	r3, r3, #16
 800a784:	2b00      	cmp	r3, #0
 800a786:	d020      	beq.n	800a7ca <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	f003 0310 	and.w	r3, r3, #16
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d01b      	beq.n	800a7ca <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f06f 0210 	mvn.w	r2, #16
 800a79a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2208      	movs	r2, #8
 800a7a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	69db      	ldr	r3, [r3, #28]
 800a7a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d003      	beq.n	800a7b8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 f9df 	bl	800ab74 <HAL_TIM_IC_CaptureCallback>
 800a7b6:	e005      	b.n	800a7c4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 f9d1 	bl	800ab60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 f9e2 	bl	800ab88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	f003 0301 	and.w	r3, r3, #1
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d00c      	beq.n	800a7ee <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f003 0301 	and.w	r3, r3, #1
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d007      	beq.n	800a7ee <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f06f 0201 	mvn.w	r2, #1
 800a7e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 f9af 	bl	800ab4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d104      	bne.n	800a802 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00c      	beq.n	800a81c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d007      	beq.n	800a81c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800a814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f000 fbba 	bl	800af90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a822:	2b00      	cmp	r3, #0
 800a824:	d00c      	beq.n	800a840 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d007      	beq.n	800a840 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 fbb2 	bl	800afa4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00c      	beq.n	800a864 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a850:	2b00      	cmp	r3, #0
 800a852:	d007      	beq.n	800a864 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a85c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 f99c 	bl	800ab9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	f003 0320 	and.w	r3, r3, #32
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00c      	beq.n	800a888 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f003 0320 	and.w	r3, r3, #32
 800a874:	2b00      	cmp	r3, #0
 800a876:	d007      	beq.n	800a888 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f06f 0220 	mvn.w	r2, #32
 800a880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 fb7a 	bl	800af7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00c      	beq.n	800a8ac <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d007      	beq.n	800a8ac <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a8a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f000 fb86 	bl	800afb8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d00c      	beq.n	800a8d0 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d007      	beq.n	800a8d0 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a8c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 fb7e 	bl	800afcc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00c      	beq.n	800a8f4 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d007      	beq.n	800a8f4 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a8ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fb76 	bl	800afe0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d00c      	beq.n	800a918 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a904:	2b00      	cmp	r3, #0
 800a906:	d007      	beq.n	800a918 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f000 fb6e 	bl	800aff4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a918:	bf00      	nop
 800a91a:	3710      	adds	r7, #16
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a92a:	2300      	movs	r3, #0
 800a92c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a934:	2b01      	cmp	r3, #1
 800a936:	d101      	bne.n	800a93c <HAL_TIM_ConfigClockSource+0x1c>
 800a938:	2302      	movs	r3, #2
 800a93a:	e0f6      	b.n	800ab2a <HAL_TIM_ConfigClockSource+0x20a>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2202      	movs	r2, #2
 800a948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	689b      	ldr	r3, [r3, #8]
 800a952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800a95a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a95e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a966:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68ba      	ldr	r2, [r7, #8]
 800a96e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a6f      	ldr	r2, [pc, #444]	; (800ab34 <HAL_TIM_ConfigClockSource+0x214>)
 800a976:	4293      	cmp	r3, r2
 800a978:	f000 80c1 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a97c:	4a6d      	ldr	r2, [pc, #436]	; (800ab34 <HAL_TIM_ConfigClockSource+0x214>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	f200 80c6 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a984:	4a6c      	ldr	r2, [pc, #432]	; (800ab38 <HAL_TIM_ConfigClockSource+0x218>)
 800a986:	4293      	cmp	r3, r2
 800a988:	f000 80b9 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a98c:	4a6a      	ldr	r2, [pc, #424]	; (800ab38 <HAL_TIM_ConfigClockSource+0x218>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	f200 80be 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a994:	4a69      	ldr	r2, [pc, #420]	; (800ab3c <HAL_TIM_ConfigClockSource+0x21c>)
 800a996:	4293      	cmp	r3, r2
 800a998:	f000 80b1 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a99c:	4a67      	ldr	r2, [pc, #412]	; (800ab3c <HAL_TIM_ConfigClockSource+0x21c>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	f200 80b6 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a9a4:	4a66      	ldr	r2, [pc, #408]	; (800ab40 <HAL_TIM_ConfigClockSource+0x220>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	f000 80a9 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a9ac:	4a64      	ldr	r2, [pc, #400]	; (800ab40 <HAL_TIM_ConfigClockSource+0x220>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	f200 80ae 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a9b4:	4a63      	ldr	r2, [pc, #396]	; (800ab44 <HAL_TIM_ConfigClockSource+0x224>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	f000 80a1 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a9bc:	4a61      	ldr	r2, [pc, #388]	; (800ab44 <HAL_TIM_ConfigClockSource+0x224>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	f200 80a6 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a9c4:	4a60      	ldr	r2, [pc, #384]	; (800ab48 <HAL_TIM_ConfigClockSource+0x228>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	f000 8099 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a9cc:	4a5e      	ldr	r2, [pc, #376]	; (800ab48 <HAL_TIM_ConfigClockSource+0x228>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	f200 809e 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a9d4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a9d8:	f000 8091 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a9dc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a9e0:	f200 8096 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a9e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9e8:	f000 8089 	beq.w	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800a9ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9f0:	f200 808e 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800a9f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9f8:	d03e      	beq.n	800aa78 <HAL_TIM_ConfigClockSource+0x158>
 800a9fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9fe:	f200 8087 	bhi.w	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa06:	f000 8086 	beq.w	800ab16 <HAL_TIM_ConfigClockSource+0x1f6>
 800aa0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa0e:	d87f      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa10:	2b70      	cmp	r3, #112	; 0x70
 800aa12:	d01a      	beq.n	800aa4a <HAL_TIM_ConfigClockSource+0x12a>
 800aa14:	2b70      	cmp	r3, #112	; 0x70
 800aa16:	d87b      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa18:	2b60      	cmp	r3, #96	; 0x60
 800aa1a:	d050      	beq.n	800aabe <HAL_TIM_ConfigClockSource+0x19e>
 800aa1c:	2b60      	cmp	r3, #96	; 0x60
 800aa1e:	d877      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa20:	2b50      	cmp	r3, #80	; 0x50
 800aa22:	d03c      	beq.n	800aa9e <HAL_TIM_ConfigClockSource+0x17e>
 800aa24:	2b50      	cmp	r3, #80	; 0x50
 800aa26:	d873      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa28:	2b40      	cmp	r3, #64	; 0x40
 800aa2a:	d058      	beq.n	800aade <HAL_TIM_ConfigClockSource+0x1be>
 800aa2c:	2b40      	cmp	r3, #64	; 0x40
 800aa2e:	d86f      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa30:	2b30      	cmp	r3, #48	; 0x30
 800aa32:	d064      	beq.n	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800aa34:	2b30      	cmp	r3, #48	; 0x30
 800aa36:	d86b      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa38:	2b20      	cmp	r3, #32
 800aa3a:	d060      	beq.n	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800aa3c:	2b20      	cmp	r3, #32
 800aa3e:	d867      	bhi.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d05c      	beq.n	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800aa44:	2b10      	cmp	r3, #16
 800aa46:	d05a      	beq.n	800aafe <HAL_TIM_ConfigClockSource+0x1de>
 800aa48:	e062      	b.n	800ab10 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aa5a:	f000 f9d9 	bl	800ae10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800aa6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	68ba      	ldr	r2, [r7, #8]
 800aa74:	609a      	str	r2, [r3, #8]
      break;
 800aa76:	e04f      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aa88:	f000 f9c2 	bl	800ae10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	689a      	ldr	r2, [r3, #8]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aa9a:	609a      	str	r2, [r3, #8]
      break;
 800aa9c:	e03c      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aaaa:	461a      	mov	r2, r3
 800aaac:	f000 f934 	bl	800ad18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	2150      	movs	r1, #80	; 0x50
 800aab6:	4618      	mov	r0, r3
 800aab8:	f000 f98d 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800aabc:	e02c      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aaca:	461a      	mov	r2, r3
 800aacc:	f000 f953 	bl	800ad76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2160      	movs	r1, #96	; 0x60
 800aad6:	4618      	mov	r0, r3
 800aad8:	f000 f97d 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800aadc:	e01c      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aaea:	461a      	mov	r2, r3
 800aaec:	f000 f914 	bl	800ad18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2140      	movs	r1, #64	; 0x40
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f000 f96d 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800aafc:	e00c      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681a      	ldr	r2, [r3, #0]
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4619      	mov	r1, r3
 800ab08:	4610      	mov	r0, r2
 800ab0a:	f000 f964 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800ab0e:	e003      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ab10:	2301      	movs	r3, #1
 800ab12:	73fb      	strb	r3, [r7, #15]
      break;
 800ab14:	e000      	b.n	800ab18 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ab16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2201      	movs	r2, #1
 800ab1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ab28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3710      	adds	r7, #16
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	00100070 	.word	0x00100070
 800ab38:	00100060 	.word	0x00100060
 800ab3c:	00100050 	.word	0x00100050
 800ab40:	00100040 	.word	0x00100040
 800ab44:	00100030 	.word	0x00100030
 800ab48:	00100020 	.word	0x00100020

0800ab4c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab54:	bf00      	nop
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab68:	bf00      	nop
 800ab6a:	370c      	adds	r7, #12
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr

0800ab74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b083      	sub	sp, #12
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab7c:	bf00      	nop
 800ab7e:	370c      	adds	r7, #12
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b083      	sub	sp, #12
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab90:	bf00      	nop
 800ab92:	370c      	adds	r7, #12
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b085      	sub	sp, #20
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	4a4c      	ldr	r2, [pc, #304]	; (800acf4 <TIM_Base_SetConfig+0x144>)
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d017      	beq.n	800abf8 <TIM_Base_SetConfig+0x48>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abce:	d013      	beq.n	800abf8 <TIM_Base_SetConfig+0x48>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	4a49      	ldr	r2, [pc, #292]	; (800acf8 <TIM_Base_SetConfig+0x148>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d00f      	beq.n	800abf8 <TIM_Base_SetConfig+0x48>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	4a48      	ldr	r2, [pc, #288]	; (800acfc <TIM_Base_SetConfig+0x14c>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d00b      	beq.n	800abf8 <TIM_Base_SetConfig+0x48>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	4a47      	ldr	r2, [pc, #284]	; (800ad00 <TIM_Base_SetConfig+0x150>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d007      	beq.n	800abf8 <TIM_Base_SetConfig+0x48>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	4a46      	ldr	r2, [pc, #280]	; (800ad04 <TIM_Base_SetConfig+0x154>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d003      	beq.n	800abf8 <TIM_Base_SetConfig+0x48>
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4a45      	ldr	r2, [pc, #276]	; (800ad08 <TIM_Base_SetConfig+0x158>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d108      	bne.n	800ac0a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	68fa      	ldr	r2, [r7, #12]
 800ac06:	4313      	orrs	r3, r2
 800ac08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a39      	ldr	r2, [pc, #228]	; (800acf4 <TIM_Base_SetConfig+0x144>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d023      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac18:	d01f      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	4a36      	ldr	r2, [pc, #216]	; (800acf8 <TIM_Base_SetConfig+0x148>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d01b      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	4a35      	ldr	r2, [pc, #212]	; (800acfc <TIM_Base_SetConfig+0x14c>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d017      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	4a34      	ldr	r2, [pc, #208]	; (800ad00 <TIM_Base_SetConfig+0x150>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d013      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	4a33      	ldr	r2, [pc, #204]	; (800ad04 <TIM_Base_SetConfig+0x154>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d00f      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	4a33      	ldr	r2, [pc, #204]	; (800ad0c <TIM_Base_SetConfig+0x15c>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d00b      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	4a32      	ldr	r2, [pc, #200]	; (800ad10 <TIM_Base_SetConfig+0x160>)
 800ac46:	4293      	cmp	r3, r2
 800ac48:	d007      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	4a31      	ldr	r2, [pc, #196]	; (800ad14 <TIM_Base_SetConfig+0x164>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d003      	beq.n	800ac5a <TIM_Base_SetConfig+0xaa>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	4a2c      	ldr	r2, [pc, #176]	; (800ad08 <TIM_Base_SetConfig+0x158>)
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d108      	bne.n	800ac6c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	68fa      	ldr	r2, [r7, #12]
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	695b      	ldr	r3, [r3, #20]
 800ac76:	4313      	orrs	r3, r2
 800ac78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	689a      	ldr	r2, [r3, #8]
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a18      	ldr	r2, [pc, #96]	; (800acf4 <TIM_Base_SetConfig+0x144>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d013      	beq.n	800acc0 <TIM_Base_SetConfig+0x110>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a1a      	ldr	r2, [pc, #104]	; (800ad04 <TIM_Base_SetConfig+0x154>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d00f      	beq.n	800acc0 <TIM_Base_SetConfig+0x110>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4a1a      	ldr	r2, [pc, #104]	; (800ad0c <TIM_Base_SetConfig+0x15c>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d00b      	beq.n	800acc0 <TIM_Base_SetConfig+0x110>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	4a19      	ldr	r2, [pc, #100]	; (800ad10 <TIM_Base_SetConfig+0x160>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d007      	beq.n	800acc0 <TIM_Base_SetConfig+0x110>
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4a18      	ldr	r2, [pc, #96]	; (800ad14 <TIM_Base_SetConfig+0x164>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	d003      	beq.n	800acc0 <TIM_Base_SetConfig+0x110>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	4a13      	ldr	r2, [pc, #76]	; (800ad08 <TIM_Base_SetConfig+0x158>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d103      	bne.n	800acc8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	691a      	ldr	r2, [r3, #16]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2201      	movs	r2, #1
 800accc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	691b      	ldr	r3, [r3, #16]
 800acd2:	f003 0301 	and.w	r3, r3, #1
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	d105      	bne.n	800ace6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	691b      	ldr	r3, [r3, #16]
 800acde:	f023 0201 	bic.w	r2, r3, #1
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	611a      	str	r2, [r3, #16]
  }
}
 800ace6:	bf00      	nop
 800ace8:	3714      	adds	r7, #20
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr
 800acf2:	bf00      	nop
 800acf4:	40012c00 	.word	0x40012c00
 800acf8:	40000400 	.word	0x40000400
 800acfc:	40000800 	.word	0x40000800
 800ad00:	40000c00 	.word	0x40000c00
 800ad04:	40013400 	.word	0x40013400
 800ad08:	40015000 	.word	0x40015000
 800ad0c:	40014000 	.word	0x40014000
 800ad10:	40014400 	.word	0x40014400
 800ad14:	40014800 	.word	0x40014800

0800ad18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b087      	sub	sp, #28
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	60f8      	str	r0, [r7, #12]
 800ad20:	60b9      	str	r1, [r7, #8]
 800ad22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6a1b      	ldr	r3, [r3, #32]
 800ad28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6a1b      	ldr	r3, [r3, #32]
 800ad2e:	f023 0201 	bic.w	r2, r3, #1
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	699b      	ldr	r3, [r3, #24]
 800ad3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ad42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	011b      	lsls	r3, r3, #4
 800ad48:	693a      	ldr	r2, [r7, #16]
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	f023 030a 	bic.w	r3, r3, #10
 800ad54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ad56:	697a      	ldr	r2, [r7, #20]
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	693a      	ldr	r2, [r7, #16]
 800ad62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	697a      	ldr	r2, [r7, #20]
 800ad68:	621a      	str	r2, [r3, #32]
}
 800ad6a:	bf00      	nop
 800ad6c:	371c      	adds	r7, #28
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr

0800ad76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad76:	b480      	push	{r7}
 800ad78:	b087      	sub	sp, #28
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	60f8      	str	r0, [r7, #12]
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6a1b      	ldr	r3, [r3, #32]
 800ad86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6a1b      	ldr	r3, [r3, #32]
 800ad8c:	f023 0210 	bic.w	r2, r3, #16
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	699b      	ldr	r3, [r3, #24]
 800ad98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ada0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	031b      	lsls	r3, r3, #12
 800ada6:	693a      	ldr	r2, [r7, #16]
 800ada8:	4313      	orrs	r3, r2
 800adaa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800adb2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	011b      	lsls	r3, r3, #4
 800adb8:	697a      	ldr	r2, [r7, #20]
 800adba:	4313      	orrs	r3, r2
 800adbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	693a      	ldr	r2, [r7, #16]
 800adc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	697a      	ldr	r2, [r7, #20]
 800adc8:	621a      	str	r2, [r3, #32]
}
 800adca:	bf00      	nop
 800adcc:	371c      	adds	r7, #28
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr

0800add6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800add6:	b480      	push	{r7}
 800add8:	b085      	sub	sp, #20
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
 800adde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800adec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800adf2:	683a      	ldr	r2, [r7, #0]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	4313      	orrs	r3, r2
 800adf8:	f043 0307 	orr.w	r3, r3, #7
 800adfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	68fa      	ldr	r2, [r7, #12]
 800ae02:	609a      	str	r2, [r3, #8]
}
 800ae04:	bf00      	nop
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b087      	sub	sp, #28
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	607a      	str	r2, [r7, #4]
 800ae1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ae2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	021a      	lsls	r2, r3, #8
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	431a      	orrs	r2, r3
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	697a      	ldr	r2, [r7, #20]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	697a      	ldr	r2, [r7, #20]
 800ae42:	609a      	str	r2, [r3, #8]
}
 800ae44:	bf00      	nop
 800ae46:	371c      	adds	r7, #28
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	d101      	bne.n	800ae68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae64:	2302      	movs	r3, #2
 800ae66:	e074      	b.n	800af52 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2202      	movs	r2, #2
 800ae74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a34      	ldr	r2, [pc, #208]	; (800af60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d009      	beq.n	800aea6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	4a33      	ldr	r2, [pc, #204]	; (800af64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d004      	beq.n	800aea6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a31      	ldr	r2, [pc, #196]	; (800af68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d108      	bne.n	800aeb8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aeac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	68fa      	ldr	r2, [r7, #12]
 800aeb4:	4313      	orrs	r3, r2
 800aeb6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800aebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aec2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	68fa      	ldr	r2, [r7, #12]
 800aeca:	4313      	orrs	r3, r2
 800aecc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a21      	ldr	r2, [pc, #132]	; (800af60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d022      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aee8:	d01d      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a1f      	ldr	r2, [pc, #124]	; (800af6c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d018      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	4a1d      	ldr	r2, [pc, #116]	; (800af70 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d013      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	4a1c      	ldr	r2, [pc, #112]	; (800af74 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d00e      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	4a15      	ldr	r2, [pc, #84]	; (800af64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d009      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	4a18      	ldr	r2, [pc, #96]	; (800af78 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d004      	beq.n	800af26 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4a11      	ldr	r2, [pc, #68]	; (800af68 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800af22:	4293      	cmp	r3, r2
 800af24:	d10c      	bne.n	800af40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	68ba      	ldr	r2, [r7, #8]
 800af34:	4313      	orrs	r3, r2
 800af36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	68ba      	ldr	r2, [r7, #8]
 800af3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2201      	movs	r2, #1
 800af44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	3714      	adds	r7, #20
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop
 800af60:	40012c00 	.word	0x40012c00
 800af64:	40013400 	.word	0x40013400
 800af68:	40015000 	.word	0x40015000
 800af6c:	40000400 	.word	0x40000400
 800af70:	40000800 	.word	0x40000800
 800af74:	40000c00 	.word	0x40000c00
 800af78:	40014000 	.word	0x40014000

0800af7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b083      	sub	sp, #12
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800af84:	bf00      	nop
 800af86:	370c      	adds	r7, #12
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr

0800af90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800af90:	b480      	push	{r7}
 800af92:	b083      	sub	sp, #12
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800af98:	bf00      	nop
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b083      	sub	sp, #12
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800afac:	bf00      	nop
 800afae:	370c      	adds	r7, #12
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800afb8:	b480      	push	{r7}
 800afba:	b083      	sub	sp, #12
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800afc0:	bf00      	nop
 800afc2:	370c      	adds	r7, #12
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800afcc:	b480      	push	{r7}
 800afce:	b083      	sub	sp, #12
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800afd4:	bf00      	nop
 800afd6:	370c      	adds	r7, #12
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr

0800afe0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800afe8:	bf00      	nop
 800afea:	370c      	adds	r7, #12
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr

0800aff4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800aff4:	b480      	push	{r7}
 800aff6:	b083      	sub	sp, #12
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800affc:	bf00      	nop
 800affe:	370c      	adds	r7, #12
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr

0800b008 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b00c:	b08c      	sub	sp, #48	; 0x30
 800b00e:	af00      	add	r7, sp, #0
 800b010:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b012:	2300      	movs	r3, #0
 800b014:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	689a      	ldr	r2, [r3, #8]
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	691b      	ldr	r3, [r3, #16]
 800b020:	431a      	orrs	r2, r3
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	695b      	ldr	r3, [r3, #20]
 800b026:	431a      	orrs	r2, r3
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	69db      	ldr	r3, [r3, #28]
 800b02c:	4313      	orrs	r3, r2
 800b02e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	681a      	ldr	r2, [r3, #0]
 800b036:	4baa      	ldr	r3, [pc, #680]	; (800b2e0 <UART_SetConfig+0x2d8>)
 800b038:	4013      	ands	r3, r2
 800b03a:	697a      	ldr	r2, [r7, #20]
 800b03c:	6812      	ldr	r2, [r2, #0]
 800b03e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b040:	430b      	orrs	r3, r1
 800b042:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	68da      	ldr	r2, [r3, #12]
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	430a      	orrs	r2, r1
 800b058:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	699b      	ldr	r3, [r3, #24]
 800b05e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4a9f      	ldr	r2, [pc, #636]	; (800b2e4 <UART_SetConfig+0x2dc>)
 800b066:	4293      	cmp	r3, r2
 800b068:	d004      	beq.n	800b074 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	6a1b      	ldr	r3, [r3, #32]
 800b06e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b070:	4313      	orrs	r3, r2
 800b072:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	689b      	ldr	r3, [r3, #8]
 800b07a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800b07e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b082:	697a      	ldr	r2, [r7, #20]
 800b084:	6812      	ldr	r2, [r2, #0]
 800b086:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b088:	430b      	orrs	r3, r1
 800b08a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b092:	f023 010f 	bic.w	r1, r3, #15
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	430a      	orrs	r2, r1
 800b0a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a90      	ldr	r2, [pc, #576]	; (800b2e8 <UART_SetConfig+0x2e0>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d125      	bne.n	800b0f8 <UART_SetConfig+0xf0>
 800b0ac:	4b8f      	ldr	r3, [pc, #572]	; (800b2ec <UART_SetConfig+0x2e4>)
 800b0ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b0b2:	f003 0303 	and.w	r3, r3, #3
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	d81a      	bhi.n	800b0f0 <UART_SetConfig+0xe8>
 800b0ba:	a201      	add	r2, pc, #4	; (adr r2, 800b0c0 <UART_SetConfig+0xb8>)
 800b0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c0:	0800b0d1 	.word	0x0800b0d1
 800b0c4:	0800b0e1 	.word	0x0800b0e1
 800b0c8:	0800b0d9 	.word	0x0800b0d9
 800b0cc:	0800b0e9 	.word	0x0800b0e9
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0d6:	e116      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b0d8:	2302      	movs	r3, #2
 800b0da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0de:	e112      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b0e0:	2304      	movs	r3, #4
 800b0e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0e6:	e10e      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b0e8:	2308      	movs	r3, #8
 800b0ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0ee:	e10a      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b0f0:	2310      	movs	r3, #16
 800b0f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b0f6:	e106      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a7c      	ldr	r2, [pc, #496]	; (800b2f0 <UART_SetConfig+0x2e8>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d138      	bne.n	800b174 <UART_SetConfig+0x16c>
 800b102:	4b7a      	ldr	r3, [pc, #488]	; (800b2ec <UART_SetConfig+0x2e4>)
 800b104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b108:	f003 030c 	and.w	r3, r3, #12
 800b10c:	2b0c      	cmp	r3, #12
 800b10e:	d82d      	bhi.n	800b16c <UART_SetConfig+0x164>
 800b110:	a201      	add	r2, pc, #4	; (adr r2, 800b118 <UART_SetConfig+0x110>)
 800b112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b116:	bf00      	nop
 800b118:	0800b14d 	.word	0x0800b14d
 800b11c:	0800b16d 	.word	0x0800b16d
 800b120:	0800b16d 	.word	0x0800b16d
 800b124:	0800b16d 	.word	0x0800b16d
 800b128:	0800b15d 	.word	0x0800b15d
 800b12c:	0800b16d 	.word	0x0800b16d
 800b130:	0800b16d 	.word	0x0800b16d
 800b134:	0800b16d 	.word	0x0800b16d
 800b138:	0800b155 	.word	0x0800b155
 800b13c:	0800b16d 	.word	0x0800b16d
 800b140:	0800b16d 	.word	0x0800b16d
 800b144:	0800b16d 	.word	0x0800b16d
 800b148:	0800b165 	.word	0x0800b165
 800b14c:	2300      	movs	r3, #0
 800b14e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b152:	e0d8      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b154:	2302      	movs	r3, #2
 800b156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b15a:	e0d4      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b15c:	2304      	movs	r3, #4
 800b15e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b162:	e0d0      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b164:	2308      	movs	r3, #8
 800b166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b16a:	e0cc      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b16c:	2310      	movs	r3, #16
 800b16e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b172:	e0c8      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4a5e      	ldr	r2, [pc, #376]	; (800b2f4 <UART_SetConfig+0x2ec>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d125      	bne.n	800b1ca <UART_SetConfig+0x1c2>
 800b17e:	4b5b      	ldr	r3, [pc, #364]	; (800b2ec <UART_SetConfig+0x2e4>)
 800b180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b184:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b188:	2b30      	cmp	r3, #48	; 0x30
 800b18a:	d016      	beq.n	800b1ba <UART_SetConfig+0x1b2>
 800b18c:	2b30      	cmp	r3, #48	; 0x30
 800b18e:	d818      	bhi.n	800b1c2 <UART_SetConfig+0x1ba>
 800b190:	2b20      	cmp	r3, #32
 800b192:	d00a      	beq.n	800b1aa <UART_SetConfig+0x1a2>
 800b194:	2b20      	cmp	r3, #32
 800b196:	d814      	bhi.n	800b1c2 <UART_SetConfig+0x1ba>
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d002      	beq.n	800b1a2 <UART_SetConfig+0x19a>
 800b19c:	2b10      	cmp	r3, #16
 800b19e:	d008      	beq.n	800b1b2 <UART_SetConfig+0x1aa>
 800b1a0:	e00f      	b.n	800b1c2 <UART_SetConfig+0x1ba>
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b1a8:	e0ad      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b1aa:	2302      	movs	r3, #2
 800b1ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b1b0:	e0a9      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b1b2:	2304      	movs	r3, #4
 800b1b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b1b8:	e0a5      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b1ba:	2308      	movs	r3, #8
 800b1bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b1c0:	e0a1      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b1c2:	2310      	movs	r3, #16
 800b1c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b1c8:	e09d      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	4a4a      	ldr	r2, [pc, #296]	; (800b2f8 <UART_SetConfig+0x2f0>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d125      	bne.n	800b220 <UART_SetConfig+0x218>
 800b1d4:	4b45      	ldr	r3, [pc, #276]	; (800b2ec <UART_SetConfig+0x2e4>)
 800b1d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1da:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b1de:	2bc0      	cmp	r3, #192	; 0xc0
 800b1e0:	d016      	beq.n	800b210 <UART_SetConfig+0x208>
 800b1e2:	2bc0      	cmp	r3, #192	; 0xc0
 800b1e4:	d818      	bhi.n	800b218 <UART_SetConfig+0x210>
 800b1e6:	2b80      	cmp	r3, #128	; 0x80
 800b1e8:	d00a      	beq.n	800b200 <UART_SetConfig+0x1f8>
 800b1ea:	2b80      	cmp	r3, #128	; 0x80
 800b1ec:	d814      	bhi.n	800b218 <UART_SetConfig+0x210>
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d002      	beq.n	800b1f8 <UART_SetConfig+0x1f0>
 800b1f2:	2b40      	cmp	r3, #64	; 0x40
 800b1f4:	d008      	beq.n	800b208 <UART_SetConfig+0x200>
 800b1f6:	e00f      	b.n	800b218 <UART_SetConfig+0x210>
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b1fe:	e082      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b200:	2302      	movs	r3, #2
 800b202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b206:	e07e      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b208:	2304      	movs	r3, #4
 800b20a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b20e:	e07a      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b210:	2308      	movs	r3, #8
 800b212:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b216:	e076      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b218:	2310      	movs	r3, #16
 800b21a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b21e:	e072      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	4a35      	ldr	r2, [pc, #212]	; (800b2fc <UART_SetConfig+0x2f4>)
 800b226:	4293      	cmp	r3, r2
 800b228:	d12a      	bne.n	800b280 <UART_SetConfig+0x278>
 800b22a:	4b30      	ldr	r3, [pc, #192]	; (800b2ec <UART_SetConfig+0x2e4>)
 800b22c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b230:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b234:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b238:	d01a      	beq.n	800b270 <UART_SetConfig+0x268>
 800b23a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b23e:	d81b      	bhi.n	800b278 <UART_SetConfig+0x270>
 800b240:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b244:	d00c      	beq.n	800b260 <UART_SetConfig+0x258>
 800b246:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b24a:	d815      	bhi.n	800b278 <UART_SetConfig+0x270>
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d003      	beq.n	800b258 <UART_SetConfig+0x250>
 800b250:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b254:	d008      	beq.n	800b268 <UART_SetConfig+0x260>
 800b256:	e00f      	b.n	800b278 <UART_SetConfig+0x270>
 800b258:	2300      	movs	r3, #0
 800b25a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b25e:	e052      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b260:	2302      	movs	r3, #2
 800b262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b266:	e04e      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b268:	2304      	movs	r3, #4
 800b26a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b26e:	e04a      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b270:	2308      	movs	r3, #8
 800b272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b276:	e046      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b278:	2310      	movs	r3, #16
 800b27a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b27e:	e042      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	4a17      	ldr	r2, [pc, #92]	; (800b2e4 <UART_SetConfig+0x2dc>)
 800b286:	4293      	cmp	r3, r2
 800b288:	d13a      	bne.n	800b300 <UART_SetConfig+0x2f8>
 800b28a:	4b18      	ldr	r3, [pc, #96]	; (800b2ec <UART_SetConfig+0x2e4>)
 800b28c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b290:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b294:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b298:	d01a      	beq.n	800b2d0 <UART_SetConfig+0x2c8>
 800b29a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b29e:	d81b      	bhi.n	800b2d8 <UART_SetConfig+0x2d0>
 800b2a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b2a4:	d00c      	beq.n	800b2c0 <UART_SetConfig+0x2b8>
 800b2a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b2aa:	d815      	bhi.n	800b2d8 <UART_SetConfig+0x2d0>
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d003      	beq.n	800b2b8 <UART_SetConfig+0x2b0>
 800b2b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2b4:	d008      	beq.n	800b2c8 <UART_SetConfig+0x2c0>
 800b2b6:	e00f      	b.n	800b2d8 <UART_SetConfig+0x2d0>
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b2be:	e022      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b2c0:	2302      	movs	r3, #2
 800b2c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b2c6:	e01e      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b2c8:	2304      	movs	r3, #4
 800b2ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b2ce:	e01a      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b2d0:	2308      	movs	r3, #8
 800b2d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b2d6:	e016      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b2d8:	2310      	movs	r3, #16
 800b2da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b2de:	e012      	b.n	800b306 <UART_SetConfig+0x2fe>
 800b2e0:	cfff69f3 	.word	0xcfff69f3
 800b2e4:	40008000 	.word	0x40008000
 800b2e8:	40013800 	.word	0x40013800
 800b2ec:	40021000 	.word	0x40021000
 800b2f0:	40004400 	.word	0x40004400
 800b2f4:	40004800 	.word	0x40004800
 800b2f8:	40004c00 	.word	0x40004c00
 800b2fc:	40005000 	.word	0x40005000
 800b300:	2310      	movs	r3, #16
 800b302:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	4aae      	ldr	r2, [pc, #696]	; (800b5c4 <UART_SetConfig+0x5bc>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	f040 8097 	bne.w	800b440 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b312:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b316:	2b08      	cmp	r3, #8
 800b318:	d823      	bhi.n	800b362 <UART_SetConfig+0x35a>
 800b31a:	a201      	add	r2, pc, #4	; (adr r2, 800b320 <UART_SetConfig+0x318>)
 800b31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b320:	0800b345 	.word	0x0800b345
 800b324:	0800b363 	.word	0x0800b363
 800b328:	0800b34d 	.word	0x0800b34d
 800b32c:	0800b363 	.word	0x0800b363
 800b330:	0800b353 	.word	0x0800b353
 800b334:	0800b363 	.word	0x0800b363
 800b338:	0800b363 	.word	0x0800b363
 800b33c:	0800b363 	.word	0x0800b363
 800b340:	0800b35b 	.word	0x0800b35b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b344:	f7fe fd80 	bl	8009e48 <HAL_RCC_GetPCLK1Freq>
 800b348:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b34a:	e010      	b.n	800b36e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b34c:	4b9e      	ldr	r3, [pc, #632]	; (800b5c8 <UART_SetConfig+0x5c0>)
 800b34e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b350:	e00d      	b.n	800b36e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b352:	f7fe fd0b 	bl	8009d6c <HAL_RCC_GetSysClockFreq>
 800b356:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b358:	e009      	b.n	800b36e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b35a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b35e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b360:	e005      	b.n	800b36e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b362:	2300      	movs	r3, #0
 800b364:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b366:	2301      	movs	r3, #1
 800b368:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b36c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b370:	2b00      	cmp	r3, #0
 800b372:	f000 8130 	beq.w	800b5d6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b37a:	4a94      	ldr	r2, [pc, #592]	; (800b5cc <UART_SetConfig+0x5c4>)
 800b37c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b380:	461a      	mov	r2, r3
 800b382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b384:	fbb3 f3f2 	udiv	r3, r3, r2
 800b388:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	685a      	ldr	r2, [r3, #4]
 800b38e:	4613      	mov	r3, r2
 800b390:	005b      	lsls	r3, r3, #1
 800b392:	4413      	add	r3, r2
 800b394:	69ba      	ldr	r2, [r7, #24]
 800b396:	429a      	cmp	r2, r3
 800b398:	d305      	bcc.n	800b3a6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b39a:	697b      	ldr	r3, [r7, #20]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b3a0:	69ba      	ldr	r2, [r7, #24]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d903      	bls.n	800b3ae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b3ac:	e113      	b.n	800b5d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	60bb      	str	r3, [r7, #8]
 800b3b4:	60fa      	str	r2, [r7, #12]
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3ba:	4a84      	ldr	r2, [pc, #528]	; (800b5cc <UART_SetConfig+0x5c4>)
 800b3bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3c0:	b29b      	uxth	r3, r3
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	603b      	str	r3, [r7, #0]
 800b3c6:	607a      	str	r2, [r7, #4]
 800b3c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b3d0:	f7f4 ff22 	bl	8000218 <__aeabi_uldivmod>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4610      	mov	r0, r2
 800b3da:	4619      	mov	r1, r3
 800b3dc:	f04f 0200 	mov.w	r2, #0
 800b3e0:	f04f 0300 	mov.w	r3, #0
 800b3e4:	020b      	lsls	r3, r1, #8
 800b3e6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b3ea:	0202      	lsls	r2, r0, #8
 800b3ec:	6979      	ldr	r1, [r7, #20]
 800b3ee:	6849      	ldr	r1, [r1, #4]
 800b3f0:	0849      	lsrs	r1, r1, #1
 800b3f2:	2000      	movs	r0, #0
 800b3f4:	460c      	mov	r4, r1
 800b3f6:	4605      	mov	r5, r0
 800b3f8:	eb12 0804 	adds.w	r8, r2, r4
 800b3fc:	eb43 0905 	adc.w	r9, r3, r5
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	469a      	mov	sl, r3
 800b408:	4693      	mov	fp, r2
 800b40a:	4652      	mov	r2, sl
 800b40c:	465b      	mov	r3, fp
 800b40e:	4640      	mov	r0, r8
 800b410:	4649      	mov	r1, r9
 800b412:	f7f4 ff01 	bl	8000218 <__aeabi_uldivmod>
 800b416:	4602      	mov	r2, r0
 800b418:	460b      	mov	r3, r1
 800b41a:	4613      	mov	r3, r2
 800b41c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b41e:	6a3b      	ldr	r3, [r7, #32]
 800b420:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b424:	d308      	bcc.n	800b438 <UART_SetConfig+0x430>
 800b426:	6a3b      	ldr	r3, [r7, #32]
 800b428:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b42c:	d204      	bcs.n	800b438 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	6a3a      	ldr	r2, [r7, #32]
 800b434:	60da      	str	r2, [r3, #12]
 800b436:	e0ce      	b.n	800b5d6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b438:	2301      	movs	r3, #1
 800b43a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b43e:	e0ca      	b.n	800b5d6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b440:	697b      	ldr	r3, [r7, #20]
 800b442:	69db      	ldr	r3, [r3, #28]
 800b444:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b448:	d166      	bne.n	800b518 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b44a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b44e:	2b08      	cmp	r3, #8
 800b450:	d827      	bhi.n	800b4a2 <UART_SetConfig+0x49a>
 800b452:	a201      	add	r2, pc, #4	; (adr r2, 800b458 <UART_SetConfig+0x450>)
 800b454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b458:	0800b47d 	.word	0x0800b47d
 800b45c:	0800b485 	.word	0x0800b485
 800b460:	0800b48d 	.word	0x0800b48d
 800b464:	0800b4a3 	.word	0x0800b4a3
 800b468:	0800b493 	.word	0x0800b493
 800b46c:	0800b4a3 	.word	0x0800b4a3
 800b470:	0800b4a3 	.word	0x0800b4a3
 800b474:	0800b4a3 	.word	0x0800b4a3
 800b478:	0800b49b 	.word	0x0800b49b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b47c:	f7fe fce4 	bl	8009e48 <HAL_RCC_GetPCLK1Freq>
 800b480:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b482:	e014      	b.n	800b4ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b484:	f7fe fcf6 	bl	8009e74 <HAL_RCC_GetPCLK2Freq>
 800b488:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b48a:	e010      	b.n	800b4ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b48c:	4b4e      	ldr	r3, [pc, #312]	; (800b5c8 <UART_SetConfig+0x5c0>)
 800b48e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b490:	e00d      	b.n	800b4ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b492:	f7fe fc6b 	bl	8009d6c <HAL_RCC_GetSysClockFreq>
 800b496:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b498:	e009      	b.n	800b4ae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b49a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b49e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b4a0:	e005      	b.n	800b4ae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b4ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	f000 8090 	beq.w	800b5d6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4ba:	4a44      	ldr	r2, [pc, #272]	; (800b5cc <UART_SetConfig+0x5c4>)
 800b4bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4c0:	461a      	mov	r2, r3
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4c8:	005a      	lsls	r2, r3, #1
 800b4ca:	697b      	ldr	r3, [r7, #20]
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	085b      	lsrs	r3, r3, #1
 800b4d0:	441a      	add	r2, r3
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b4dc:	6a3b      	ldr	r3, [r7, #32]
 800b4de:	2b0f      	cmp	r3, #15
 800b4e0:	d916      	bls.n	800b510 <UART_SetConfig+0x508>
 800b4e2:	6a3b      	ldr	r3, [r7, #32]
 800b4e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b4e8:	d212      	bcs.n	800b510 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b4ea:	6a3b      	ldr	r3, [r7, #32]
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	f023 030f 	bic.w	r3, r3, #15
 800b4f2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b4f4:	6a3b      	ldr	r3, [r7, #32]
 800b4f6:	085b      	lsrs	r3, r3, #1
 800b4f8:	b29b      	uxth	r3, r3
 800b4fa:	f003 0307 	and.w	r3, r3, #7
 800b4fe:	b29a      	uxth	r2, r3
 800b500:	8bfb      	ldrh	r3, [r7, #30]
 800b502:	4313      	orrs	r3, r2
 800b504:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	8bfa      	ldrh	r2, [r7, #30]
 800b50c:	60da      	str	r2, [r3, #12]
 800b50e:	e062      	b.n	800b5d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b510:	2301      	movs	r3, #1
 800b512:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b516:	e05e      	b.n	800b5d6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b518:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b51c:	2b08      	cmp	r3, #8
 800b51e:	d828      	bhi.n	800b572 <UART_SetConfig+0x56a>
 800b520:	a201      	add	r2, pc, #4	; (adr r2, 800b528 <UART_SetConfig+0x520>)
 800b522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b526:	bf00      	nop
 800b528:	0800b54d 	.word	0x0800b54d
 800b52c:	0800b555 	.word	0x0800b555
 800b530:	0800b55d 	.word	0x0800b55d
 800b534:	0800b573 	.word	0x0800b573
 800b538:	0800b563 	.word	0x0800b563
 800b53c:	0800b573 	.word	0x0800b573
 800b540:	0800b573 	.word	0x0800b573
 800b544:	0800b573 	.word	0x0800b573
 800b548:	0800b56b 	.word	0x0800b56b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b54c:	f7fe fc7c 	bl	8009e48 <HAL_RCC_GetPCLK1Freq>
 800b550:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b552:	e014      	b.n	800b57e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b554:	f7fe fc8e 	bl	8009e74 <HAL_RCC_GetPCLK2Freq>
 800b558:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b55a:	e010      	b.n	800b57e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b55c:	4b1a      	ldr	r3, [pc, #104]	; (800b5c8 <UART_SetConfig+0x5c0>)
 800b55e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b560:	e00d      	b.n	800b57e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b562:	f7fe fc03 	bl	8009d6c <HAL_RCC_GetSysClockFreq>
 800b566:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b568:	e009      	b.n	800b57e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b56a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b56e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b570:	e005      	b.n	800b57e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b572:	2300      	movs	r3, #0
 800b574:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b576:	2301      	movs	r3, #1
 800b578:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b57c:	bf00      	nop
    }

    if (pclk != 0U)
 800b57e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b580:	2b00      	cmp	r3, #0
 800b582:	d028      	beq.n	800b5d6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b588:	4a10      	ldr	r2, [pc, #64]	; (800b5cc <UART_SetConfig+0x5c4>)
 800b58a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b58e:	461a      	mov	r2, r3
 800b590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b592:	fbb3 f2f2 	udiv	r2, r3, r2
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	085b      	lsrs	r3, r3, #1
 800b59c:	441a      	add	r2, r3
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b5a8:	6a3b      	ldr	r3, [r7, #32]
 800b5aa:	2b0f      	cmp	r3, #15
 800b5ac:	d910      	bls.n	800b5d0 <UART_SetConfig+0x5c8>
 800b5ae:	6a3b      	ldr	r3, [r7, #32]
 800b5b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b5b4:	d20c      	bcs.n	800b5d0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b5b6:	6a3b      	ldr	r3, [r7, #32]
 800b5b8:	b29a      	uxth	r2, r3
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	60da      	str	r2, [r3, #12]
 800b5c0:	e009      	b.n	800b5d6 <UART_SetConfig+0x5ce>
 800b5c2:	bf00      	nop
 800b5c4:	40008000 	.word	0x40008000
 800b5c8:	00f42400 	.word	0x00f42400
 800b5cc:	0800cd38 	.word	0x0800cd38
      }
      else
      {
        ret = HAL_ERROR;
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	2201      	movs	r2, #1
 800b5da:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	2201      	movs	r2, #1
 800b5e2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800b5f2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3730      	adds	r7, #48	; 0x30
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b600 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b600:	b480      	push	{r7}
 800b602:	b083      	sub	sp, #12
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b60c:	f003 0308 	and.w	r3, r3, #8
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00a      	beq.n	800b62a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	685b      	ldr	r3, [r3, #4]
 800b61a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	430a      	orrs	r2, r1
 800b628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b62e:	f003 0301 	and.w	r3, r3, #1
 800b632:	2b00      	cmp	r3, #0
 800b634:	d00a      	beq.n	800b64c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	430a      	orrs	r2, r1
 800b64a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b650:	f003 0302 	and.w	r3, r3, #2
 800b654:	2b00      	cmp	r3, #0
 800b656:	d00a      	beq.n	800b66e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	685b      	ldr	r3, [r3, #4]
 800b65e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	430a      	orrs	r2, r1
 800b66c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b672:	f003 0304 	and.w	r3, r3, #4
 800b676:	2b00      	cmp	r3, #0
 800b678:	d00a      	beq.n	800b690 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	430a      	orrs	r2, r1
 800b68e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b694:	f003 0310 	and.w	r3, r3, #16
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d00a      	beq.n	800b6b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	689b      	ldr	r3, [r3, #8]
 800b6a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	430a      	orrs	r2, r1
 800b6b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6b6:	f003 0320 	and.w	r3, r3, #32
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d00a      	beq.n	800b6d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	689b      	ldr	r3, [r3, #8]
 800b6c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	430a      	orrs	r2, r1
 800b6d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d01a      	beq.n	800b716 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	685b      	ldr	r3, [r3, #4]
 800b6e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	430a      	orrs	r2, r1
 800b6f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6fe:	d10a      	bne.n	800b716 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	430a      	orrs	r2, r1
 800b714:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b71a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d00a      	beq.n	800b738 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	430a      	orrs	r2, r1
 800b736:	605a      	str	r2, [r3, #4]
  }
}
 800b738:	bf00      	nop
 800b73a:	370c      	adds	r7, #12
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b098      	sub	sp, #96	; 0x60
 800b748:	af02      	add	r7, sp, #8
 800b74a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2200      	movs	r2, #0
 800b750:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b754:	f7f8 fcba 	bl	80040cc <HAL_GetTick>
 800b758:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f003 0308 	and.w	r3, r3, #8
 800b764:	2b08      	cmp	r3, #8
 800b766:	d12f      	bne.n	800b7c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b768:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b76c:	9300      	str	r3, [sp, #0]
 800b76e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b770:	2200      	movs	r2, #0
 800b772:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f000 f88e 	bl	800b898 <UART_WaitOnFlagUntilTimeout>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d022      	beq.n	800b7c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b78a:	e853 3f00 	ldrex	r3, [r3]
 800b78e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b796:	653b      	str	r3, [r7, #80]	; 0x50
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	461a      	mov	r2, r3
 800b79e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7a0:	647b      	str	r3, [r7, #68]	; 0x44
 800b7a2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b7a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b7a8:	e841 2300 	strex	r3, r2, [r1]
 800b7ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b7ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1e6      	bne.n	800b782 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b7c4:	2303      	movs	r3, #3
 800b7c6:	e063      	b.n	800b890 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f003 0304 	and.w	r3, r3, #4
 800b7d2:	2b04      	cmp	r3, #4
 800b7d4:	d149      	bne.n	800b86a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b7d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b7da:	9300      	str	r3, [sp, #0]
 800b7dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b7de:	2200      	movs	r2, #0
 800b7e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f000 f857 	bl	800b898 <UART_WaitOnFlagUntilTimeout>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d03c      	beq.n	800b86a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f8:	e853 3f00 	ldrex	r3, [r3]
 800b7fc:	623b      	str	r3, [r7, #32]
   return(result);
 800b7fe:	6a3b      	ldr	r3, [r7, #32]
 800b800:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b804:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	461a      	mov	r2, r3
 800b80c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b80e:	633b      	str	r3, [r7, #48]	; 0x30
 800b810:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b812:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b816:	e841 2300 	strex	r3, r2, [r1]
 800b81a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d1e6      	bne.n	800b7f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	3308      	adds	r3, #8
 800b828:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	e853 3f00 	ldrex	r3, [r3]
 800b830:	60fb      	str	r3, [r7, #12]
   return(result);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f023 0301 	bic.w	r3, r3, #1
 800b838:	64bb      	str	r3, [r7, #72]	; 0x48
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	3308      	adds	r3, #8
 800b840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b842:	61fa      	str	r2, [r7, #28]
 800b844:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b846:	69b9      	ldr	r1, [r7, #24]
 800b848:	69fa      	ldr	r2, [r7, #28]
 800b84a:	e841 2300 	strex	r3, r2, [r1]
 800b84e:	617b      	str	r3, [r7, #20]
   return(result);
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1e5      	bne.n	800b822 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2220      	movs	r2, #32
 800b85a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2200      	movs	r2, #0
 800b862:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b866:	2303      	movs	r3, #3
 800b868:	e012      	b.n	800b890 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2220      	movs	r2, #32
 800b86e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2220      	movs	r2, #32
 800b876:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2200      	movs	r2, #0
 800b87e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2200      	movs	r2, #0
 800b884:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800b88e:	2300      	movs	r3, #0
}
 800b890:	4618      	mov	r0, r3
 800b892:	3758      	adds	r7, #88	; 0x58
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b084      	sub	sp, #16
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	60b9      	str	r1, [r7, #8]
 800b8a2:	603b      	str	r3, [r7, #0]
 800b8a4:	4613      	mov	r3, r2
 800b8a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8a8:	e04f      	b.n	800b94a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b8aa:	69bb      	ldr	r3, [r7, #24]
 800b8ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8b0:	d04b      	beq.n	800b94a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b8b2:	f7f8 fc0b 	bl	80040cc <HAL_GetTick>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	1ad3      	subs	r3, r2, r3
 800b8bc:	69ba      	ldr	r2, [r7, #24]
 800b8be:	429a      	cmp	r2, r3
 800b8c0:	d302      	bcc.n	800b8c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d101      	bne.n	800b8cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b8c8:	2303      	movs	r3, #3
 800b8ca:	e04e      	b.n	800b96a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f003 0304 	and.w	r3, r3, #4
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d037      	beq.n	800b94a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	2b80      	cmp	r3, #128	; 0x80
 800b8de:	d034      	beq.n	800b94a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	2b40      	cmp	r3, #64	; 0x40
 800b8e4:	d031      	beq.n	800b94a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	69db      	ldr	r3, [r3, #28]
 800b8ec:	f003 0308 	and.w	r3, r3, #8
 800b8f0:	2b08      	cmp	r3, #8
 800b8f2:	d110      	bne.n	800b916 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2208      	movs	r2, #8
 800b8fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b8fc:	68f8      	ldr	r0, [r7, #12]
 800b8fe:	f000 f838 	bl	800b972 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2208      	movs	r2, #8
 800b906:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2200      	movs	r2, #0
 800b90e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800b912:	2301      	movs	r3, #1
 800b914:	e029      	b.n	800b96a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	69db      	ldr	r3, [r3, #28]
 800b91c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b924:	d111      	bne.n	800b94a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b92e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b930:	68f8      	ldr	r0, [r7, #12]
 800b932:	f000 f81e 	bl	800b972 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	2220      	movs	r2, #32
 800b93a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2200      	movs	r2, #0
 800b942:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800b946:	2303      	movs	r3, #3
 800b948:	e00f      	b.n	800b96a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	69da      	ldr	r2, [r3, #28]
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	4013      	ands	r3, r2
 800b954:	68ba      	ldr	r2, [r7, #8]
 800b956:	429a      	cmp	r2, r3
 800b958:	bf0c      	ite	eq
 800b95a:	2301      	moveq	r3, #1
 800b95c:	2300      	movne	r3, #0
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	461a      	mov	r2, r3
 800b962:	79fb      	ldrb	r3, [r7, #7]
 800b964:	429a      	cmp	r2, r3
 800b966:	d0a0      	beq.n	800b8aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b968:	2300      	movs	r3, #0
}
 800b96a:	4618      	mov	r0, r3
 800b96c:	3710      	adds	r7, #16
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}

0800b972 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b972:	b480      	push	{r7}
 800b974:	b095      	sub	sp, #84	; 0x54
 800b976:	af00      	add	r7, sp, #0
 800b978:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b982:	e853 3f00 	ldrex	r3, [r3]
 800b986:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b98a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b98e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	461a      	mov	r2, r3
 800b996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b998:	643b      	str	r3, [r7, #64]	; 0x40
 800b99a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b99c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b99e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b9a0:	e841 2300 	strex	r3, r2, [r1]
 800b9a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b9a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d1e6      	bne.n	800b97a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	3308      	adds	r3, #8
 800b9b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9b4:	6a3b      	ldr	r3, [r7, #32]
 800b9b6:	e853 3f00 	ldrex	r3, [r3]
 800b9ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b9c2:	f023 0301 	bic.w	r3, r3, #1
 800b9c6:	64bb      	str	r3, [r7, #72]	; 0x48
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	3308      	adds	r3, #8
 800b9ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b9d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b9d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b9d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b9d8:	e841 2300 	strex	r3, r2, [r1]
 800b9dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d1e3      	bne.n	800b9ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d118      	bne.n	800ba1e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	e853 3f00 	ldrex	r3, [r3]
 800b9f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	f023 0310 	bic.w	r3, r3, #16
 800ba00:	647b      	str	r3, [r7, #68]	; 0x44
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	461a      	mov	r2, r3
 800ba08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba0a:	61bb      	str	r3, [r7, #24]
 800ba0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0e:	6979      	ldr	r1, [r7, #20]
 800ba10:	69ba      	ldr	r2, [r7, #24]
 800ba12:	e841 2300 	strex	r3, r2, [r1]
 800ba16:	613b      	str	r3, [r7, #16]
   return(result);
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d1e6      	bne.n	800b9ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2220      	movs	r2, #32
 800ba22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	675a      	str	r2, [r3, #116]	; 0x74
}
 800ba32:	bf00      	nop
 800ba34:	3754      	adds	r7, #84	; 0x54
 800ba36:	46bd      	mov	sp, r7
 800ba38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3c:	4770      	bx	lr

0800ba3e <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800ba3e:	b580      	push	{r7, lr}
 800ba40:	b086      	sub	sp, #24
 800ba42:	af00      	add	r7, sp, #0
 800ba44:	60f8      	str	r0, [r7, #12]
 800ba46:	60b9      	str	r1, [r7, #8]
 800ba48:	607a      	str	r2, [r7, #4]
 800ba4a:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d101      	bne.n	800ba56 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800ba52:	2301      	movs	r3, #1
 800ba54:	e058      	b.n	800bb08 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d106      	bne.n	800ba6e <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f7f7 ff17 	bl	800389c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	2224      	movs	r2, #36	; 0x24
 800ba72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	681a      	ldr	r2, [r3, #0]
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f022 0201 	bic.w	r2, r2, #1
 800ba84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d002      	beq.n	800ba94 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800ba8e:	68f8      	ldr	r0, [r7, #12]
 800ba90:	f7ff fdb6 	bl	800b600 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ba94:	68f8      	ldr	r0, [r7, #12]
 800ba96:	f7ff fab7 	bl	800b008 <UART_SetConfig>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d101      	bne.n	800baa4 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 800baa0:	2301      	movs	r3, #1
 800baa2:	e031      	b.n	800bb08 <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	689a      	ldr	r2, [r3, #8]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bab2:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	689b      	ldr	r3, [r3, #8]
 800baba:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	68ba      	ldr	r2, [r7, #8]
 800bac4:	430a      	orrs	r2, r1
 800bac6:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	055b      	lsls	r3, r3, #21
 800bacc:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	041b      	lsls	r3, r3, #16
 800bad2:	697a      	ldr	r2, [r7, #20]
 800bad4:	4313      	orrs	r3, r2
 800bad6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800bae2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800bae6:	68fa      	ldr	r2, [r7, #12]
 800bae8:	6812      	ldr	r2, [r2, #0]
 800baea:	6979      	ldr	r1, [r7, #20]
 800baec:	430b      	orrs	r3, r1
 800baee:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	681a      	ldr	r2, [r3, #0]
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f042 0201 	orr.w	r2, r2, #1
 800bafe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f7ff fe1f 	bl	800b744 <UART_CheckIdleState>
 800bb06:	4603      	mov	r3, r0
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3718      	adds	r7, #24
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bb10:	b480      	push	{r7}
 800bb12:	b085      	sub	sp, #20
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bb1e:	2b01      	cmp	r3, #1
 800bb20:	d101      	bne.n	800bb26 <HAL_UARTEx_DisableFifoMode+0x16>
 800bb22:	2302      	movs	r3, #2
 800bb24:	e027      	b.n	800bb76 <HAL_UARTEx_DisableFifoMode+0x66>
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2201      	movs	r2, #1
 800bb2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2224      	movs	r2, #36	; 0x24
 800bb32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f022 0201 	bic.w	r2, r2, #1
 800bb4c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bb54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	68fa      	ldr	r2, [r7, #12]
 800bb62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	2220      	movs	r2, #32
 800bb68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bb74:	2300      	movs	r3, #0
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3714      	adds	r7, #20
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb80:	4770      	bx	lr

0800bb82 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bb82:	b580      	push	{r7, lr}
 800bb84:	b084      	sub	sp, #16
 800bb86:	af00      	add	r7, sp, #0
 800bb88:	6078      	str	r0, [r7, #4]
 800bb8a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bb92:	2b01      	cmp	r3, #1
 800bb94:	d101      	bne.n	800bb9a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bb96:	2302      	movs	r3, #2
 800bb98:	e02d      	b.n	800bbf6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2224      	movs	r2, #36	; 0x24
 800bba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	681a      	ldr	r2, [r3, #0]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f022 0201 	bic.w	r2, r2, #1
 800bbc0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	689b      	ldr	r3, [r3, #8]
 800bbc8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	683a      	ldr	r2, [r7, #0]
 800bbd2:	430a      	orrs	r2, r1
 800bbd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f000 f850 	bl	800bc7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68fa      	ldr	r2, [r7, #12]
 800bbe2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2220      	movs	r2, #32
 800bbe8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}

0800bbfe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bbfe:	b580      	push	{r7, lr}
 800bc00:	b084      	sub	sp, #16
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
 800bc06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d101      	bne.n	800bc16 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bc12:	2302      	movs	r3, #2
 800bc14:	e02d      	b.n	800bc72 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2201      	movs	r2, #1
 800bc1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2224      	movs	r2, #36	; 0x24
 800bc22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	681a      	ldr	r2, [r3, #0]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f022 0201 	bic.w	r2, r2, #1
 800bc3c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	683a      	ldr	r2, [r7, #0]
 800bc4e:	430a      	orrs	r2, r1
 800bc50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f000 f812 	bl	800bc7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2220      	movs	r2, #32
 800bc64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800bc70:	2300      	movs	r3, #0
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3710      	adds	r7, #16
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}
	...

0800bc7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b085      	sub	sp, #20
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d108      	bne.n	800bc9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2201      	movs	r2, #1
 800bc98:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bc9c:	e031      	b.n	800bd02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bc9e:	2308      	movs	r3, #8
 800bca0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bca2:	2308      	movs	r3, #8
 800bca4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	0e5b      	lsrs	r3, r3, #25
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	f003 0307 	and.w	r3, r3, #7
 800bcb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	689b      	ldr	r3, [r3, #8]
 800bcbc:	0f5b      	lsrs	r3, r3, #29
 800bcbe:	b2db      	uxtb	r3, r3
 800bcc0:	f003 0307 	and.w	r3, r3, #7
 800bcc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bcc6:	7bbb      	ldrb	r3, [r7, #14]
 800bcc8:	7b3a      	ldrb	r2, [r7, #12]
 800bcca:	4911      	ldr	r1, [pc, #68]	; (800bd10 <UARTEx_SetNbDataToProcess+0x94>)
 800bccc:	5c8a      	ldrb	r2, [r1, r2]
 800bcce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bcd2:	7b3a      	ldrb	r2, [r7, #12]
 800bcd4:	490f      	ldr	r1, [pc, #60]	; (800bd14 <UARTEx_SetNbDataToProcess+0x98>)
 800bcd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bcd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bcdc:	b29a      	uxth	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bce4:	7bfb      	ldrb	r3, [r7, #15]
 800bce6:	7b7a      	ldrb	r2, [r7, #13]
 800bce8:	4909      	ldr	r1, [pc, #36]	; (800bd10 <UARTEx_SetNbDataToProcess+0x94>)
 800bcea:	5c8a      	ldrb	r2, [r1, r2]
 800bcec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bcf0:	7b7a      	ldrb	r2, [r7, #13]
 800bcf2:	4908      	ldr	r1, [pc, #32]	; (800bd14 <UARTEx_SetNbDataToProcess+0x98>)
 800bcf4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bcf6:	fb93 f3f2 	sdiv	r3, r3, r2
 800bcfa:	b29a      	uxth	r2, r3
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800bd02:	bf00      	nop
 800bd04:	3714      	adds	r7, #20
 800bd06:	46bd      	mov	sp, r7
 800bd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0c:	4770      	bx	lr
 800bd0e:	bf00      	nop
 800bd10:	0800cd50 	.word	0x0800cd50
 800bd14:	0800cd58 	.word	0x0800cd58

0800bd18 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b085      	sub	sp, #20
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800bd20:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800bd24:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800bd2c:	b29a      	uxth	r2, r3
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	b29b      	uxth	r3, r3
 800bd32:	43db      	mvns	r3, r3
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	4013      	ands	r3, r2
 800bd38:	b29a      	uxth	r2, r3
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800bd40:	2300      	movs	r3, #0
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3714      	adds	r7, #20
 800bd46:	46bd      	mov	sp, r7
 800bd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4c:	4770      	bx	lr

0800bd4e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bd4e:	b480      	push	{r7}
 800bd50:	b085      	sub	sp, #20
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	60f8      	str	r0, [r7, #12]
 800bd56:	1d3b      	adds	r3, r7, #4
 800bd58:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2200      	movs	r2, #0
 800bd68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2200      	movs	r2, #0
 800bd78:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800bd7c:	2300      	movs	r3, #0
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3714      	adds	r7, #20
 800bd82:	46bd      	mov	sp, r7
 800bd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd88:	4770      	bx	lr

0800bd8a <atoi>:
 800bd8a:	220a      	movs	r2, #10
 800bd8c:	2100      	movs	r1, #0
 800bd8e:	f000 b92f 	b.w	800bff0 <strtol>
	...

0800bd94 <sbrk_aligned>:
 800bd94:	b570      	push	{r4, r5, r6, lr}
 800bd96:	4e0e      	ldr	r6, [pc, #56]	; (800bdd0 <sbrk_aligned+0x3c>)
 800bd98:	460c      	mov	r4, r1
 800bd9a:	6831      	ldr	r1, [r6, #0]
 800bd9c:	4605      	mov	r5, r0
 800bd9e:	b911      	cbnz	r1, 800bda6 <sbrk_aligned+0x12>
 800bda0:	f000 fb62 	bl	800c468 <_sbrk_r>
 800bda4:	6030      	str	r0, [r6, #0]
 800bda6:	4621      	mov	r1, r4
 800bda8:	4628      	mov	r0, r5
 800bdaa:	f000 fb5d 	bl	800c468 <_sbrk_r>
 800bdae:	1c43      	adds	r3, r0, #1
 800bdb0:	d00a      	beq.n	800bdc8 <sbrk_aligned+0x34>
 800bdb2:	1cc4      	adds	r4, r0, #3
 800bdb4:	f024 0403 	bic.w	r4, r4, #3
 800bdb8:	42a0      	cmp	r0, r4
 800bdba:	d007      	beq.n	800bdcc <sbrk_aligned+0x38>
 800bdbc:	1a21      	subs	r1, r4, r0
 800bdbe:	4628      	mov	r0, r5
 800bdc0:	f000 fb52 	bl	800c468 <_sbrk_r>
 800bdc4:	3001      	adds	r0, #1
 800bdc6:	d101      	bne.n	800bdcc <sbrk_aligned+0x38>
 800bdc8:	f04f 34ff 	mov.w	r4, #4294967295
 800bdcc:	4620      	mov	r0, r4
 800bdce:	bd70      	pop	{r4, r5, r6, pc}
 800bdd0:	20000b08 	.word	0x20000b08

0800bdd4 <_malloc_r>:
 800bdd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdd8:	1ccd      	adds	r5, r1, #3
 800bdda:	f025 0503 	bic.w	r5, r5, #3
 800bdde:	3508      	adds	r5, #8
 800bde0:	2d0c      	cmp	r5, #12
 800bde2:	bf38      	it	cc
 800bde4:	250c      	movcc	r5, #12
 800bde6:	2d00      	cmp	r5, #0
 800bde8:	4607      	mov	r7, r0
 800bdea:	db01      	blt.n	800bdf0 <_malloc_r+0x1c>
 800bdec:	42a9      	cmp	r1, r5
 800bdee:	d905      	bls.n	800bdfc <_malloc_r+0x28>
 800bdf0:	230c      	movs	r3, #12
 800bdf2:	603b      	str	r3, [r7, #0]
 800bdf4:	2600      	movs	r6, #0
 800bdf6:	4630      	mov	r0, r6
 800bdf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdfc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bed0 <_malloc_r+0xfc>
 800be00:	f000 f868 	bl	800bed4 <__malloc_lock>
 800be04:	f8d8 3000 	ldr.w	r3, [r8]
 800be08:	461c      	mov	r4, r3
 800be0a:	bb5c      	cbnz	r4, 800be64 <_malloc_r+0x90>
 800be0c:	4629      	mov	r1, r5
 800be0e:	4638      	mov	r0, r7
 800be10:	f7ff ffc0 	bl	800bd94 <sbrk_aligned>
 800be14:	1c43      	adds	r3, r0, #1
 800be16:	4604      	mov	r4, r0
 800be18:	d155      	bne.n	800bec6 <_malloc_r+0xf2>
 800be1a:	f8d8 4000 	ldr.w	r4, [r8]
 800be1e:	4626      	mov	r6, r4
 800be20:	2e00      	cmp	r6, #0
 800be22:	d145      	bne.n	800beb0 <_malloc_r+0xdc>
 800be24:	2c00      	cmp	r4, #0
 800be26:	d048      	beq.n	800beba <_malloc_r+0xe6>
 800be28:	6823      	ldr	r3, [r4, #0]
 800be2a:	4631      	mov	r1, r6
 800be2c:	4638      	mov	r0, r7
 800be2e:	eb04 0903 	add.w	r9, r4, r3
 800be32:	f000 fb19 	bl	800c468 <_sbrk_r>
 800be36:	4581      	cmp	r9, r0
 800be38:	d13f      	bne.n	800beba <_malloc_r+0xe6>
 800be3a:	6821      	ldr	r1, [r4, #0]
 800be3c:	1a6d      	subs	r5, r5, r1
 800be3e:	4629      	mov	r1, r5
 800be40:	4638      	mov	r0, r7
 800be42:	f7ff ffa7 	bl	800bd94 <sbrk_aligned>
 800be46:	3001      	adds	r0, #1
 800be48:	d037      	beq.n	800beba <_malloc_r+0xe6>
 800be4a:	6823      	ldr	r3, [r4, #0]
 800be4c:	442b      	add	r3, r5
 800be4e:	6023      	str	r3, [r4, #0]
 800be50:	f8d8 3000 	ldr.w	r3, [r8]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d038      	beq.n	800beca <_malloc_r+0xf6>
 800be58:	685a      	ldr	r2, [r3, #4]
 800be5a:	42a2      	cmp	r2, r4
 800be5c:	d12b      	bne.n	800beb6 <_malloc_r+0xe2>
 800be5e:	2200      	movs	r2, #0
 800be60:	605a      	str	r2, [r3, #4]
 800be62:	e00f      	b.n	800be84 <_malloc_r+0xb0>
 800be64:	6822      	ldr	r2, [r4, #0]
 800be66:	1b52      	subs	r2, r2, r5
 800be68:	d41f      	bmi.n	800beaa <_malloc_r+0xd6>
 800be6a:	2a0b      	cmp	r2, #11
 800be6c:	d917      	bls.n	800be9e <_malloc_r+0xca>
 800be6e:	1961      	adds	r1, r4, r5
 800be70:	42a3      	cmp	r3, r4
 800be72:	6025      	str	r5, [r4, #0]
 800be74:	bf18      	it	ne
 800be76:	6059      	strne	r1, [r3, #4]
 800be78:	6863      	ldr	r3, [r4, #4]
 800be7a:	bf08      	it	eq
 800be7c:	f8c8 1000 	streq.w	r1, [r8]
 800be80:	5162      	str	r2, [r4, r5]
 800be82:	604b      	str	r3, [r1, #4]
 800be84:	4638      	mov	r0, r7
 800be86:	f104 060b 	add.w	r6, r4, #11
 800be8a:	f000 f829 	bl	800bee0 <__malloc_unlock>
 800be8e:	f026 0607 	bic.w	r6, r6, #7
 800be92:	1d23      	adds	r3, r4, #4
 800be94:	1af2      	subs	r2, r6, r3
 800be96:	d0ae      	beq.n	800bdf6 <_malloc_r+0x22>
 800be98:	1b9b      	subs	r3, r3, r6
 800be9a:	50a3      	str	r3, [r4, r2]
 800be9c:	e7ab      	b.n	800bdf6 <_malloc_r+0x22>
 800be9e:	42a3      	cmp	r3, r4
 800bea0:	6862      	ldr	r2, [r4, #4]
 800bea2:	d1dd      	bne.n	800be60 <_malloc_r+0x8c>
 800bea4:	f8c8 2000 	str.w	r2, [r8]
 800bea8:	e7ec      	b.n	800be84 <_malloc_r+0xb0>
 800beaa:	4623      	mov	r3, r4
 800beac:	6864      	ldr	r4, [r4, #4]
 800beae:	e7ac      	b.n	800be0a <_malloc_r+0x36>
 800beb0:	4634      	mov	r4, r6
 800beb2:	6876      	ldr	r6, [r6, #4]
 800beb4:	e7b4      	b.n	800be20 <_malloc_r+0x4c>
 800beb6:	4613      	mov	r3, r2
 800beb8:	e7cc      	b.n	800be54 <_malloc_r+0x80>
 800beba:	230c      	movs	r3, #12
 800bebc:	603b      	str	r3, [r7, #0]
 800bebe:	4638      	mov	r0, r7
 800bec0:	f000 f80e 	bl	800bee0 <__malloc_unlock>
 800bec4:	e797      	b.n	800bdf6 <_malloc_r+0x22>
 800bec6:	6025      	str	r5, [r4, #0]
 800bec8:	e7dc      	b.n	800be84 <_malloc_r+0xb0>
 800beca:	605b      	str	r3, [r3, #4]
 800becc:	deff      	udf	#255	; 0xff
 800bece:	bf00      	nop
 800bed0:	20000b04 	.word	0x20000b04

0800bed4 <__malloc_lock>:
 800bed4:	4801      	ldr	r0, [pc, #4]	; (800bedc <__malloc_lock+0x8>)
 800bed6:	f000 bb14 	b.w	800c502 <__retarget_lock_acquire_recursive>
 800beda:	bf00      	nop
 800bedc:	20000c4c 	.word	0x20000c4c

0800bee0 <__malloc_unlock>:
 800bee0:	4801      	ldr	r0, [pc, #4]	; (800bee8 <__malloc_unlock+0x8>)
 800bee2:	f000 bb0f 	b.w	800c504 <__retarget_lock_release_recursive>
 800bee6:	bf00      	nop
 800bee8:	20000c4c 	.word	0x20000c4c

0800beec <_strtol_l.constprop.0>:
 800beec:	2b01      	cmp	r3, #1
 800beee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bef2:	d001      	beq.n	800bef8 <_strtol_l.constprop.0+0xc>
 800bef4:	2b24      	cmp	r3, #36	; 0x24
 800bef6:	d906      	bls.n	800bf06 <_strtol_l.constprop.0+0x1a>
 800bef8:	f000 fad8 	bl	800c4ac <__errno>
 800befc:	2316      	movs	r3, #22
 800befe:	6003      	str	r3, [r0, #0]
 800bf00:	2000      	movs	r0, #0
 800bf02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf06:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800bfec <_strtol_l.constprop.0+0x100>
 800bf0a:	460d      	mov	r5, r1
 800bf0c:	462e      	mov	r6, r5
 800bf0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf12:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800bf16:	f017 0708 	ands.w	r7, r7, #8
 800bf1a:	d1f7      	bne.n	800bf0c <_strtol_l.constprop.0+0x20>
 800bf1c:	2c2d      	cmp	r4, #45	; 0x2d
 800bf1e:	d132      	bne.n	800bf86 <_strtol_l.constprop.0+0x9a>
 800bf20:	782c      	ldrb	r4, [r5, #0]
 800bf22:	2701      	movs	r7, #1
 800bf24:	1cb5      	adds	r5, r6, #2
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d05b      	beq.n	800bfe2 <_strtol_l.constprop.0+0xf6>
 800bf2a:	2b10      	cmp	r3, #16
 800bf2c:	d109      	bne.n	800bf42 <_strtol_l.constprop.0+0x56>
 800bf2e:	2c30      	cmp	r4, #48	; 0x30
 800bf30:	d107      	bne.n	800bf42 <_strtol_l.constprop.0+0x56>
 800bf32:	782c      	ldrb	r4, [r5, #0]
 800bf34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800bf38:	2c58      	cmp	r4, #88	; 0x58
 800bf3a:	d14d      	bne.n	800bfd8 <_strtol_l.constprop.0+0xec>
 800bf3c:	786c      	ldrb	r4, [r5, #1]
 800bf3e:	2310      	movs	r3, #16
 800bf40:	3502      	adds	r5, #2
 800bf42:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800bf46:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf4a:	f04f 0e00 	mov.w	lr, #0
 800bf4e:	fbb8 f9f3 	udiv	r9, r8, r3
 800bf52:	4676      	mov	r6, lr
 800bf54:	fb03 8a19 	mls	sl, r3, r9, r8
 800bf58:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bf5c:	f1bc 0f09 	cmp.w	ip, #9
 800bf60:	d816      	bhi.n	800bf90 <_strtol_l.constprop.0+0xa4>
 800bf62:	4664      	mov	r4, ip
 800bf64:	42a3      	cmp	r3, r4
 800bf66:	dd24      	ble.n	800bfb2 <_strtol_l.constprop.0+0xc6>
 800bf68:	f1be 3fff 	cmp.w	lr, #4294967295
 800bf6c:	d008      	beq.n	800bf80 <_strtol_l.constprop.0+0x94>
 800bf6e:	45b1      	cmp	r9, r6
 800bf70:	d31c      	bcc.n	800bfac <_strtol_l.constprop.0+0xc0>
 800bf72:	d101      	bne.n	800bf78 <_strtol_l.constprop.0+0x8c>
 800bf74:	45a2      	cmp	sl, r4
 800bf76:	db19      	blt.n	800bfac <_strtol_l.constprop.0+0xc0>
 800bf78:	fb06 4603 	mla	r6, r6, r3, r4
 800bf7c:	f04f 0e01 	mov.w	lr, #1
 800bf80:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf84:	e7e8      	b.n	800bf58 <_strtol_l.constprop.0+0x6c>
 800bf86:	2c2b      	cmp	r4, #43	; 0x2b
 800bf88:	bf04      	itt	eq
 800bf8a:	782c      	ldrbeq	r4, [r5, #0]
 800bf8c:	1cb5      	addeq	r5, r6, #2
 800bf8e:	e7ca      	b.n	800bf26 <_strtol_l.constprop.0+0x3a>
 800bf90:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bf94:	f1bc 0f19 	cmp.w	ip, #25
 800bf98:	d801      	bhi.n	800bf9e <_strtol_l.constprop.0+0xb2>
 800bf9a:	3c37      	subs	r4, #55	; 0x37
 800bf9c:	e7e2      	b.n	800bf64 <_strtol_l.constprop.0+0x78>
 800bf9e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bfa2:	f1bc 0f19 	cmp.w	ip, #25
 800bfa6:	d804      	bhi.n	800bfb2 <_strtol_l.constprop.0+0xc6>
 800bfa8:	3c57      	subs	r4, #87	; 0x57
 800bfaa:	e7db      	b.n	800bf64 <_strtol_l.constprop.0+0x78>
 800bfac:	f04f 3eff 	mov.w	lr, #4294967295
 800bfb0:	e7e6      	b.n	800bf80 <_strtol_l.constprop.0+0x94>
 800bfb2:	f1be 3fff 	cmp.w	lr, #4294967295
 800bfb6:	d105      	bne.n	800bfc4 <_strtol_l.constprop.0+0xd8>
 800bfb8:	2322      	movs	r3, #34	; 0x22
 800bfba:	6003      	str	r3, [r0, #0]
 800bfbc:	4646      	mov	r6, r8
 800bfbe:	b942      	cbnz	r2, 800bfd2 <_strtol_l.constprop.0+0xe6>
 800bfc0:	4630      	mov	r0, r6
 800bfc2:	e79e      	b.n	800bf02 <_strtol_l.constprop.0+0x16>
 800bfc4:	b107      	cbz	r7, 800bfc8 <_strtol_l.constprop.0+0xdc>
 800bfc6:	4276      	negs	r6, r6
 800bfc8:	2a00      	cmp	r2, #0
 800bfca:	d0f9      	beq.n	800bfc0 <_strtol_l.constprop.0+0xd4>
 800bfcc:	f1be 0f00 	cmp.w	lr, #0
 800bfd0:	d000      	beq.n	800bfd4 <_strtol_l.constprop.0+0xe8>
 800bfd2:	1e69      	subs	r1, r5, #1
 800bfd4:	6011      	str	r1, [r2, #0]
 800bfd6:	e7f3      	b.n	800bfc0 <_strtol_l.constprop.0+0xd4>
 800bfd8:	2430      	movs	r4, #48	; 0x30
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d1b1      	bne.n	800bf42 <_strtol_l.constprop.0+0x56>
 800bfde:	2308      	movs	r3, #8
 800bfe0:	e7af      	b.n	800bf42 <_strtol_l.constprop.0+0x56>
 800bfe2:	2c30      	cmp	r4, #48	; 0x30
 800bfe4:	d0a5      	beq.n	800bf32 <_strtol_l.constprop.0+0x46>
 800bfe6:	230a      	movs	r3, #10
 800bfe8:	e7ab      	b.n	800bf42 <_strtol_l.constprop.0+0x56>
 800bfea:	bf00      	nop
 800bfec:	0800cd61 	.word	0x0800cd61

0800bff0 <strtol>:
 800bff0:	4613      	mov	r3, r2
 800bff2:	460a      	mov	r2, r1
 800bff4:	4601      	mov	r1, r0
 800bff6:	4802      	ldr	r0, [pc, #8]	; (800c000 <strtol+0x10>)
 800bff8:	6800      	ldr	r0, [r0, #0]
 800bffa:	f7ff bf77 	b.w	800beec <_strtol_l.constprop.0>
 800bffe:	bf00      	nop
 800c000:	20000064 	.word	0x20000064

0800c004 <std>:
 800c004:	2300      	movs	r3, #0
 800c006:	b510      	push	{r4, lr}
 800c008:	4604      	mov	r4, r0
 800c00a:	e9c0 3300 	strd	r3, r3, [r0]
 800c00e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c012:	6083      	str	r3, [r0, #8]
 800c014:	8181      	strh	r1, [r0, #12]
 800c016:	6643      	str	r3, [r0, #100]	; 0x64
 800c018:	81c2      	strh	r2, [r0, #14]
 800c01a:	6183      	str	r3, [r0, #24]
 800c01c:	4619      	mov	r1, r3
 800c01e:	2208      	movs	r2, #8
 800c020:	305c      	adds	r0, #92	; 0x5c
 800c022:	f000 f9e5 	bl	800c3f0 <memset>
 800c026:	4b0d      	ldr	r3, [pc, #52]	; (800c05c <std+0x58>)
 800c028:	6263      	str	r3, [r4, #36]	; 0x24
 800c02a:	4b0d      	ldr	r3, [pc, #52]	; (800c060 <std+0x5c>)
 800c02c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c02e:	4b0d      	ldr	r3, [pc, #52]	; (800c064 <std+0x60>)
 800c030:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c032:	4b0d      	ldr	r3, [pc, #52]	; (800c068 <std+0x64>)
 800c034:	6323      	str	r3, [r4, #48]	; 0x30
 800c036:	4b0d      	ldr	r3, [pc, #52]	; (800c06c <std+0x68>)
 800c038:	6224      	str	r4, [r4, #32]
 800c03a:	429c      	cmp	r4, r3
 800c03c:	d006      	beq.n	800c04c <std+0x48>
 800c03e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c042:	4294      	cmp	r4, r2
 800c044:	d002      	beq.n	800c04c <std+0x48>
 800c046:	33d0      	adds	r3, #208	; 0xd0
 800c048:	429c      	cmp	r4, r3
 800c04a:	d105      	bne.n	800c058 <std+0x54>
 800c04c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c054:	f000 ba54 	b.w	800c500 <__retarget_lock_init_recursive>
 800c058:	bd10      	pop	{r4, pc}
 800c05a:	bf00      	nop
 800c05c:	0800c241 	.word	0x0800c241
 800c060:	0800c263 	.word	0x0800c263
 800c064:	0800c29b 	.word	0x0800c29b
 800c068:	0800c2bf 	.word	0x0800c2bf
 800c06c:	20000b0c 	.word	0x20000b0c

0800c070 <stdio_exit_handler>:
 800c070:	4a02      	ldr	r2, [pc, #8]	; (800c07c <stdio_exit_handler+0xc>)
 800c072:	4903      	ldr	r1, [pc, #12]	; (800c080 <stdio_exit_handler+0x10>)
 800c074:	4803      	ldr	r0, [pc, #12]	; (800c084 <stdio_exit_handler+0x14>)
 800c076:	f000 b869 	b.w	800c14c <_fwalk_sglue>
 800c07a:	bf00      	nop
 800c07c:	2000000c 	.word	0x2000000c
 800c080:	0800c6c9 	.word	0x0800c6c9
 800c084:	20000018 	.word	0x20000018

0800c088 <cleanup_stdio>:
 800c088:	6841      	ldr	r1, [r0, #4]
 800c08a:	4b0c      	ldr	r3, [pc, #48]	; (800c0bc <cleanup_stdio+0x34>)
 800c08c:	4299      	cmp	r1, r3
 800c08e:	b510      	push	{r4, lr}
 800c090:	4604      	mov	r4, r0
 800c092:	d001      	beq.n	800c098 <cleanup_stdio+0x10>
 800c094:	f000 fb18 	bl	800c6c8 <_fflush_r>
 800c098:	68a1      	ldr	r1, [r4, #8]
 800c09a:	4b09      	ldr	r3, [pc, #36]	; (800c0c0 <cleanup_stdio+0x38>)
 800c09c:	4299      	cmp	r1, r3
 800c09e:	d002      	beq.n	800c0a6 <cleanup_stdio+0x1e>
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	f000 fb11 	bl	800c6c8 <_fflush_r>
 800c0a6:	68e1      	ldr	r1, [r4, #12]
 800c0a8:	4b06      	ldr	r3, [pc, #24]	; (800c0c4 <cleanup_stdio+0x3c>)
 800c0aa:	4299      	cmp	r1, r3
 800c0ac:	d004      	beq.n	800c0b8 <cleanup_stdio+0x30>
 800c0ae:	4620      	mov	r0, r4
 800c0b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0b4:	f000 bb08 	b.w	800c6c8 <_fflush_r>
 800c0b8:	bd10      	pop	{r4, pc}
 800c0ba:	bf00      	nop
 800c0bc:	20000b0c 	.word	0x20000b0c
 800c0c0:	20000b74 	.word	0x20000b74
 800c0c4:	20000bdc 	.word	0x20000bdc

0800c0c8 <global_stdio_init.part.0>:
 800c0c8:	b510      	push	{r4, lr}
 800c0ca:	4b0b      	ldr	r3, [pc, #44]	; (800c0f8 <global_stdio_init.part.0+0x30>)
 800c0cc:	4c0b      	ldr	r4, [pc, #44]	; (800c0fc <global_stdio_init.part.0+0x34>)
 800c0ce:	4a0c      	ldr	r2, [pc, #48]	; (800c100 <global_stdio_init.part.0+0x38>)
 800c0d0:	601a      	str	r2, [r3, #0]
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	2104      	movs	r1, #4
 800c0d8:	f7ff ff94 	bl	800c004 <std>
 800c0dc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c0e0:	2201      	movs	r2, #1
 800c0e2:	2109      	movs	r1, #9
 800c0e4:	f7ff ff8e 	bl	800c004 <std>
 800c0e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c0ec:	2202      	movs	r2, #2
 800c0ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0f2:	2112      	movs	r1, #18
 800c0f4:	f7ff bf86 	b.w	800c004 <std>
 800c0f8:	20000c44 	.word	0x20000c44
 800c0fc:	20000b0c 	.word	0x20000b0c
 800c100:	0800c071 	.word	0x0800c071

0800c104 <__sfp_lock_acquire>:
 800c104:	4801      	ldr	r0, [pc, #4]	; (800c10c <__sfp_lock_acquire+0x8>)
 800c106:	f000 b9fc 	b.w	800c502 <__retarget_lock_acquire_recursive>
 800c10a:	bf00      	nop
 800c10c:	20000c4d 	.word	0x20000c4d

0800c110 <__sfp_lock_release>:
 800c110:	4801      	ldr	r0, [pc, #4]	; (800c118 <__sfp_lock_release+0x8>)
 800c112:	f000 b9f7 	b.w	800c504 <__retarget_lock_release_recursive>
 800c116:	bf00      	nop
 800c118:	20000c4d 	.word	0x20000c4d

0800c11c <__sinit>:
 800c11c:	b510      	push	{r4, lr}
 800c11e:	4604      	mov	r4, r0
 800c120:	f7ff fff0 	bl	800c104 <__sfp_lock_acquire>
 800c124:	6a23      	ldr	r3, [r4, #32]
 800c126:	b11b      	cbz	r3, 800c130 <__sinit+0x14>
 800c128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c12c:	f7ff bff0 	b.w	800c110 <__sfp_lock_release>
 800c130:	4b04      	ldr	r3, [pc, #16]	; (800c144 <__sinit+0x28>)
 800c132:	6223      	str	r3, [r4, #32]
 800c134:	4b04      	ldr	r3, [pc, #16]	; (800c148 <__sinit+0x2c>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1f5      	bne.n	800c128 <__sinit+0xc>
 800c13c:	f7ff ffc4 	bl	800c0c8 <global_stdio_init.part.0>
 800c140:	e7f2      	b.n	800c128 <__sinit+0xc>
 800c142:	bf00      	nop
 800c144:	0800c089 	.word	0x0800c089
 800c148:	20000c44 	.word	0x20000c44

0800c14c <_fwalk_sglue>:
 800c14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c150:	4607      	mov	r7, r0
 800c152:	4688      	mov	r8, r1
 800c154:	4614      	mov	r4, r2
 800c156:	2600      	movs	r6, #0
 800c158:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c15c:	f1b9 0901 	subs.w	r9, r9, #1
 800c160:	d505      	bpl.n	800c16e <_fwalk_sglue+0x22>
 800c162:	6824      	ldr	r4, [r4, #0]
 800c164:	2c00      	cmp	r4, #0
 800c166:	d1f7      	bne.n	800c158 <_fwalk_sglue+0xc>
 800c168:	4630      	mov	r0, r6
 800c16a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c16e:	89ab      	ldrh	r3, [r5, #12]
 800c170:	2b01      	cmp	r3, #1
 800c172:	d907      	bls.n	800c184 <_fwalk_sglue+0x38>
 800c174:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c178:	3301      	adds	r3, #1
 800c17a:	d003      	beq.n	800c184 <_fwalk_sglue+0x38>
 800c17c:	4629      	mov	r1, r5
 800c17e:	4638      	mov	r0, r7
 800c180:	47c0      	blx	r8
 800c182:	4306      	orrs	r6, r0
 800c184:	3568      	adds	r5, #104	; 0x68
 800c186:	e7e9      	b.n	800c15c <_fwalk_sglue+0x10>

0800c188 <_puts_r>:
 800c188:	6a03      	ldr	r3, [r0, #32]
 800c18a:	b570      	push	{r4, r5, r6, lr}
 800c18c:	6884      	ldr	r4, [r0, #8]
 800c18e:	4605      	mov	r5, r0
 800c190:	460e      	mov	r6, r1
 800c192:	b90b      	cbnz	r3, 800c198 <_puts_r+0x10>
 800c194:	f7ff ffc2 	bl	800c11c <__sinit>
 800c198:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c19a:	07db      	lsls	r3, r3, #31
 800c19c:	d405      	bmi.n	800c1aa <_puts_r+0x22>
 800c19e:	89a3      	ldrh	r3, [r4, #12]
 800c1a0:	0598      	lsls	r0, r3, #22
 800c1a2:	d402      	bmi.n	800c1aa <_puts_r+0x22>
 800c1a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1a6:	f000 f9ac 	bl	800c502 <__retarget_lock_acquire_recursive>
 800c1aa:	89a3      	ldrh	r3, [r4, #12]
 800c1ac:	0719      	lsls	r1, r3, #28
 800c1ae:	d513      	bpl.n	800c1d8 <_puts_r+0x50>
 800c1b0:	6923      	ldr	r3, [r4, #16]
 800c1b2:	b18b      	cbz	r3, 800c1d8 <_puts_r+0x50>
 800c1b4:	3e01      	subs	r6, #1
 800c1b6:	68a3      	ldr	r3, [r4, #8]
 800c1b8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c1bc:	3b01      	subs	r3, #1
 800c1be:	60a3      	str	r3, [r4, #8]
 800c1c0:	b9e9      	cbnz	r1, 800c1fe <_puts_r+0x76>
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	da2e      	bge.n	800c224 <_puts_r+0x9c>
 800c1c6:	4622      	mov	r2, r4
 800c1c8:	210a      	movs	r1, #10
 800c1ca:	4628      	mov	r0, r5
 800c1cc:	f000 f87b 	bl	800c2c6 <__swbuf_r>
 800c1d0:	3001      	adds	r0, #1
 800c1d2:	d007      	beq.n	800c1e4 <_puts_r+0x5c>
 800c1d4:	250a      	movs	r5, #10
 800c1d6:	e007      	b.n	800c1e8 <_puts_r+0x60>
 800c1d8:	4621      	mov	r1, r4
 800c1da:	4628      	mov	r0, r5
 800c1dc:	f000 f8b0 	bl	800c340 <__swsetup_r>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	d0e7      	beq.n	800c1b4 <_puts_r+0x2c>
 800c1e4:	f04f 35ff 	mov.w	r5, #4294967295
 800c1e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c1ea:	07da      	lsls	r2, r3, #31
 800c1ec:	d405      	bmi.n	800c1fa <_puts_r+0x72>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	059b      	lsls	r3, r3, #22
 800c1f2:	d402      	bmi.n	800c1fa <_puts_r+0x72>
 800c1f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1f6:	f000 f985 	bl	800c504 <__retarget_lock_release_recursive>
 800c1fa:	4628      	mov	r0, r5
 800c1fc:	bd70      	pop	{r4, r5, r6, pc}
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	da04      	bge.n	800c20c <_puts_r+0x84>
 800c202:	69a2      	ldr	r2, [r4, #24]
 800c204:	429a      	cmp	r2, r3
 800c206:	dc06      	bgt.n	800c216 <_puts_r+0x8e>
 800c208:	290a      	cmp	r1, #10
 800c20a:	d004      	beq.n	800c216 <_puts_r+0x8e>
 800c20c:	6823      	ldr	r3, [r4, #0]
 800c20e:	1c5a      	adds	r2, r3, #1
 800c210:	6022      	str	r2, [r4, #0]
 800c212:	7019      	strb	r1, [r3, #0]
 800c214:	e7cf      	b.n	800c1b6 <_puts_r+0x2e>
 800c216:	4622      	mov	r2, r4
 800c218:	4628      	mov	r0, r5
 800c21a:	f000 f854 	bl	800c2c6 <__swbuf_r>
 800c21e:	3001      	adds	r0, #1
 800c220:	d1c9      	bne.n	800c1b6 <_puts_r+0x2e>
 800c222:	e7df      	b.n	800c1e4 <_puts_r+0x5c>
 800c224:	6823      	ldr	r3, [r4, #0]
 800c226:	250a      	movs	r5, #10
 800c228:	1c5a      	adds	r2, r3, #1
 800c22a:	6022      	str	r2, [r4, #0]
 800c22c:	701d      	strb	r5, [r3, #0]
 800c22e:	e7db      	b.n	800c1e8 <_puts_r+0x60>

0800c230 <puts>:
 800c230:	4b02      	ldr	r3, [pc, #8]	; (800c23c <puts+0xc>)
 800c232:	4601      	mov	r1, r0
 800c234:	6818      	ldr	r0, [r3, #0]
 800c236:	f7ff bfa7 	b.w	800c188 <_puts_r>
 800c23a:	bf00      	nop
 800c23c:	20000064 	.word	0x20000064

0800c240 <__sread>:
 800c240:	b510      	push	{r4, lr}
 800c242:	460c      	mov	r4, r1
 800c244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c248:	f000 f8fc 	bl	800c444 <_read_r>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	bfab      	itete	ge
 800c250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c252:	89a3      	ldrhlt	r3, [r4, #12]
 800c254:	181b      	addge	r3, r3, r0
 800c256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c25a:	bfac      	ite	ge
 800c25c:	6563      	strge	r3, [r4, #84]	; 0x54
 800c25e:	81a3      	strhlt	r3, [r4, #12]
 800c260:	bd10      	pop	{r4, pc}

0800c262 <__swrite>:
 800c262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c266:	461f      	mov	r7, r3
 800c268:	898b      	ldrh	r3, [r1, #12]
 800c26a:	05db      	lsls	r3, r3, #23
 800c26c:	4605      	mov	r5, r0
 800c26e:	460c      	mov	r4, r1
 800c270:	4616      	mov	r6, r2
 800c272:	d505      	bpl.n	800c280 <__swrite+0x1e>
 800c274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c278:	2302      	movs	r3, #2
 800c27a:	2200      	movs	r2, #0
 800c27c:	f000 f8d0 	bl	800c420 <_lseek_r>
 800c280:	89a3      	ldrh	r3, [r4, #12]
 800c282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c286:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c28a:	81a3      	strh	r3, [r4, #12]
 800c28c:	4632      	mov	r2, r6
 800c28e:	463b      	mov	r3, r7
 800c290:	4628      	mov	r0, r5
 800c292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c296:	f000 b8f7 	b.w	800c488 <_write_r>

0800c29a <__sseek>:
 800c29a:	b510      	push	{r4, lr}
 800c29c:	460c      	mov	r4, r1
 800c29e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2a2:	f000 f8bd 	bl	800c420 <_lseek_r>
 800c2a6:	1c43      	adds	r3, r0, #1
 800c2a8:	89a3      	ldrh	r3, [r4, #12]
 800c2aa:	bf15      	itete	ne
 800c2ac:	6560      	strne	r0, [r4, #84]	; 0x54
 800c2ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c2b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c2b6:	81a3      	strheq	r3, [r4, #12]
 800c2b8:	bf18      	it	ne
 800c2ba:	81a3      	strhne	r3, [r4, #12]
 800c2bc:	bd10      	pop	{r4, pc}

0800c2be <__sclose>:
 800c2be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2c2:	f000 b89d 	b.w	800c400 <_close_r>

0800c2c6 <__swbuf_r>:
 800c2c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2c8:	460e      	mov	r6, r1
 800c2ca:	4614      	mov	r4, r2
 800c2cc:	4605      	mov	r5, r0
 800c2ce:	b118      	cbz	r0, 800c2d8 <__swbuf_r+0x12>
 800c2d0:	6a03      	ldr	r3, [r0, #32]
 800c2d2:	b90b      	cbnz	r3, 800c2d8 <__swbuf_r+0x12>
 800c2d4:	f7ff ff22 	bl	800c11c <__sinit>
 800c2d8:	69a3      	ldr	r3, [r4, #24]
 800c2da:	60a3      	str	r3, [r4, #8]
 800c2dc:	89a3      	ldrh	r3, [r4, #12]
 800c2de:	071a      	lsls	r2, r3, #28
 800c2e0:	d525      	bpl.n	800c32e <__swbuf_r+0x68>
 800c2e2:	6923      	ldr	r3, [r4, #16]
 800c2e4:	b31b      	cbz	r3, 800c32e <__swbuf_r+0x68>
 800c2e6:	6823      	ldr	r3, [r4, #0]
 800c2e8:	6922      	ldr	r2, [r4, #16]
 800c2ea:	1a98      	subs	r0, r3, r2
 800c2ec:	6963      	ldr	r3, [r4, #20]
 800c2ee:	b2f6      	uxtb	r6, r6
 800c2f0:	4283      	cmp	r3, r0
 800c2f2:	4637      	mov	r7, r6
 800c2f4:	dc04      	bgt.n	800c300 <__swbuf_r+0x3a>
 800c2f6:	4621      	mov	r1, r4
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	f000 f9e5 	bl	800c6c8 <_fflush_r>
 800c2fe:	b9e0      	cbnz	r0, 800c33a <__swbuf_r+0x74>
 800c300:	68a3      	ldr	r3, [r4, #8]
 800c302:	3b01      	subs	r3, #1
 800c304:	60a3      	str	r3, [r4, #8]
 800c306:	6823      	ldr	r3, [r4, #0]
 800c308:	1c5a      	adds	r2, r3, #1
 800c30a:	6022      	str	r2, [r4, #0]
 800c30c:	701e      	strb	r6, [r3, #0]
 800c30e:	6962      	ldr	r2, [r4, #20]
 800c310:	1c43      	adds	r3, r0, #1
 800c312:	429a      	cmp	r2, r3
 800c314:	d004      	beq.n	800c320 <__swbuf_r+0x5a>
 800c316:	89a3      	ldrh	r3, [r4, #12]
 800c318:	07db      	lsls	r3, r3, #31
 800c31a:	d506      	bpl.n	800c32a <__swbuf_r+0x64>
 800c31c:	2e0a      	cmp	r6, #10
 800c31e:	d104      	bne.n	800c32a <__swbuf_r+0x64>
 800c320:	4621      	mov	r1, r4
 800c322:	4628      	mov	r0, r5
 800c324:	f000 f9d0 	bl	800c6c8 <_fflush_r>
 800c328:	b938      	cbnz	r0, 800c33a <__swbuf_r+0x74>
 800c32a:	4638      	mov	r0, r7
 800c32c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c32e:	4621      	mov	r1, r4
 800c330:	4628      	mov	r0, r5
 800c332:	f000 f805 	bl	800c340 <__swsetup_r>
 800c336:	2800      	cmp	r0, #0
 800c338:	d0d5      	beq.n	800c2e6 <__swbuf_r+0x20>
 800c33a:	f04f 37ff 	mov.w	r7, #4294967295
 800c33e:	e7f4      	b.n	800c32a <__swbuf_r+0x64>

0800c340 <__swsetup_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	4b2a      	ldr	r3, [pc, #168]	; (800c3ec <__swsetup_r+0xac>)
 800c344:	4605      	mov	r5, r0
 800c346:	6818      	ldr	r0, [r3, #0]
 800c348:	460c      	mov	r4, r1
 800c34a:	b118      	cbz	r0, 800c354 <__swsetup_r+0x14>
 800c34c:	6a03      	ldr	r3, [r0, #32]
 800c34e:	b90b      	cbnz	r3, 800c354 <__swsetup_r+0x14>
 800c350:	f7ff fee4 	bl	800c11c <__sinit>
 800c354:	89a3      	ldrh	r3, [r4, #12]
 800c356:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c35a:	0718      	lsls	r0, r3, #28
 800c35c:	d422      	bmi.n	800c3a4 <__swsetup_r+0x64>
 800c35e:	06d9      	lsls	r1, r3, #27
 800c360:	d407      	bmi.n	800c372 <__swsetup_r+0x32>
 800c362:	2309      	movs	r3, #9
 800c364:	602b      	str	r3, [r5, #0]
 800c366:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c36a:	81a3      	strh	r3, [r4, #12]
 800c36c:	f04f 30ff 	mov.w	r0, #4294967295
 800c370:	e034      	b.n	800c3dc <__swsetup_r+0x9c>
 800c372:	0758      	lsls	r0, r3, #29
 800c374:	d512      	bpl.n	800c39c <__swsetup_r+0x5c>
 800c376:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c378:	b141      	cbz	r1, 800c38c <__swsetup_r+0x4c>
 800c37a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c37e:	4299      	cmp	r1, r3
 800c380:	d002      	beq.n	800c388 <__swsetup_r+0x48>
 800c382:	4628      	mov	r0, r5
 800c384:	f000 f8ce 	bl	800c524 <_free_r>
 800c388:	2300      	movs	r3, #0
 800c38a:	6363      	str	r3, [r4, #52]	; 0x34
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c392:	81a3      	strh	r3, [r4, #12]
 800c394:	2300      	movs	r3, #0
 800c396:	6063      	str	r3, [r4, #4]
 800c398:	6923      	ldr	r3, [r4, #16]
 800c39a:	6023      	str	r3, [r4, #0]
 800c39c:	89a3      	ldrh	r3, [r4, #12]
 800c39e:	f043 0308 	orr.w	r3, r3, #8
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	6923      	ldr	r3, [r4, #16]
 800c3a6:	b94b      	cbnz	r3, 800c3bc <__swsetup_r+0x7c>
 800c3a8:	89a3      	ldrh	r3, [r4, #12]
 800c3aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c3ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c3b2:	d003      	beq.n	800c3bc <__swsetup_r+0x7c>
 800c3b4:	4621      	mov	r1, r4
 800c3b6:	4628      	mov	r0, r5
 800c3b8:	f000 f9d4 	bl	800c764 <__smakebuf_r>
 800c3bc:	89a0      	ldrh	r0, [r4, #12]
 800c3be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c3c2:	f010 0301 	ands.w	r3, r0, #1
 800c3c6:	d00a      	beq.n	800c3de <__swsetup_r+0x9e>
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	60a3      	str	r3, [r4, #8]
 800c3cc:	6963      	ldr	r3, [r4, #20]
 800c3ce:	425b      	negs	r3, r3
 800c3d0:	61a3      	str	r3, [r4, #24]
 800c3d2:	6923      	ldr	r3, [r4, #16]
 800c3d4:	b943      	cbnz	r3, 800c3e8 <__swsetup_r+0xa8>
 800c3d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c3da:	d1c4      	bne.n	800c366 <__swsetup_r+0x26>
 800c3dc:	bd38      	pop	{r3, r4, r5, pc}
 800c3de:	0781      	lsls	r1, r0, #30
 800c3e0:	bf58      	it	pl
 800c3e2:	6963      	ldrpl	r3, [r4, #20]
 800c3e4:	60a3      	str	r3, [r4, #8]
 800c3e6:	e7f4      	b.n	800c3d2 <__swsetup_r+0x92>
 800c3e8:	2000      	movs	r0, #0
 800c3ea:	e7f7      	b.n	800c3dc <__swsetup_r+0x9c>
 800c3ec:	20000064 	.word	0x20000064

0800c3f0 <memset>:
 800c3f0:	4402      	add	r2, r0
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d100      	bne.n	800c3fa <memset+0xa>
 800c3f8:	4770      	bx	lr
 800c3fa:	f803 1b01 	strb.w	r1, [r3], #1
 800c3fe:	e7f9      	b.n	800c3f4 <memset+0x4>

0800c400 <_close_r>:
 800c400:	b538      	push	{r3, r4, r5, lr}
 800c402:	4d06      	ldr	r5, [pc, #24]	; (800c41c <_close_r+0x1c>)
 800c404:	2300      	movs	r3, #0
 800c406:	4604      	mov	r4, r0
 800c408:	4608      	mov	r0, r1
 800c40a:	602b      	str	r3, [r5, #0]
 800c40c:	f7f7 fc31 	bl	8003c72 <_close>
 800c410:	1c43      	adds	r3, r0, #1
 800c412:	d102      	bne.n	800c41a <_close_r+0x1a>
 800c414:	682b      	ldr	r3, [r5, #0]
 800c416:	b103      	cbz	r3, 800c41a <_close_r+0x1a>
 800c418:	6023      	str	r3, [r4, #0]
 800c41a:	bd38      	pop	{r3, r4, r5, pc}
 800c41c:	20000c48 	.word	0x20000c48

0800c420 <_lseek_r>:
 800c420:	b538      	push	{r3, r4, r5, lr}
 800c422:	4d07      	ldr	r5, [pc, #28]	; (800c440 <_lseek_r+0x20>)
 800c424:	4604      	mov	r4, r0
 800c426:	4608      	mov	r0, r1
 800c428:	4611      	mov	r1, r2
 800c42a:	2200      	movs	r2, #0
 800c42c:	602a      	str	r2, [r5, #0]
 800c42e:	461a      	mov	r2, r3
 800c430:	f7f7 fc46 	bl	8003cc0 <_lseek>
 800c434:	1c43      	adds	r3, r0, #1
 800c436:	d102      	bne.n	800c43e <_lseek_r+0x1e>
 800c438:	682b      	ldr	r3, [r5, #0]
 800c43a:	b103      	cbz	r3, 800c43e <_lseek_r+0x1e>
 800c43c:	6023      	str	r3, [r4, #0]
 800c43e:	bd38      	pop	{r3, r4, r5, pc}
 800c440:	20000c48 	.word	0x20000c48

0800c444 <_read_r>:
 800c444:	b538      	push	{r3, r4, r5, lr}
 800c446:	4d07      	ldr	r5, [pc, #28]	; (800c464 <_read_r+0x20>)
 800c448:	4604      	mov	r4, r0
 800c44a:	4608      	mov	r0, r1
 800c44c:	4611      	mov	r1, r2
 800c44e:	2200      	movs	r2, #0
 800c450:	602a      	str	r2, [r5, #0]
 800c452:	461a      	mov	r2, r3
 800c454:	f7f7 fbd4 	bl	8003c00 <_read>
 800c458:	1c43      	adds	r3, r0, #1
 800c45a:	d102      	bne.n	800c462 <_read_r+0x1e>
 800c45c:	682b      	ldr	r3, [r5, #0]
 800c45e:	b103      	cbz	r3, 800c462 <_read_r+0x1e>
 800c460:	6023      	str	r3, [r4, #0]
 800c462:	bd38      	pop	{r3, r4, r5, pc}
 800c464:	20000c48 	.word	0x20000c48

0800c468 <_sbrk_r>:
 800c468:	b538      	push	{r3, r4, r5, lr}
 800c46a:	4d06      	ldr	r5, [pc, #24]	; (800c484 <_sbrk_r+0x1c>)
 800c46c:	2300      	movs	r3, #0
 800c46e:	4604      	mov	r4, r0
 800c470:	4608      	mov	r0, r1
 800c472:	602b      	str	r3, [r5, #0]
 800c474:	f7f7 fc32 	bl	8003cdc <_sbrk>
 800c478:	1c43      	adds	r3, r0, #1
 800c47a:	d102      	bne.n	800c482 <_sbrk_r+0x1a>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	b103      	cbz	r3, 800c482 <_sbrk_r+0x1a>
 800c480:	6023      	str	r3, [r4, #0]
 800c482:	bd38      	pop	{r3, r4, r5, pc}
 800c484:	20000c48 	.word	0x20000c48

0800c488 <_write_r>:
 800c488:	b538      	push	{r3, r4, r5, lr}
 800c48a:	4d07      	ldr	r5, [pc, #28]	; (800c4a8 <_write_r+0x20>)
 800c48c:	4604      	mov	r4, r0
 800c48e:	4608      	mov	r0, r1
 800c490:	4611      	mov	r1, r2
 800c492:	2200      	movs	r2, #0
 800c494:	602a      	str	r2, [r5, #0]
 800c496:	461a      	mov	r2, r3
 800c498:	f7f7 fbcf 	bl	8003c3a <_write>
 800c49c:	1c43      	adds	r3, r0, #1
 800c49e:	d102      	bne.n	800c4a6 <_write_r+0x1e>
 800c4a0:	682b      	ldr	r3, [r5, #0]
 800c4a2:	b103      	cbz	r3, 800c4a6 <_write_r+0x1e>
 800c4a4:	6023      	str	r3, [r4, #0]
 800c4a6:	bd38      	pop	{r3, r4, r5, pc}
 800c4a8:	20000c48 	.word	0x20000c48

0800c4ac <__errno>:
 800c4ac:	4b01      	ldr	r3, [pc, #4]	; (800c4b4 <__errno+0x8>)
 800c4ae:	6818      	ldr	r0, [r3, #0]
 800c4b0:	4770      	bx	lr
 800c4b2:	bf00      	nop
 800c4b4:	20000064 	.word	0x20000064

0800c4b8 <__libc_init_array>:
 800c4b8:	b570      	push	{r4, r5, r6, lr}
 800c4ba:	4d0d      	ldr	r5, [pc, #52]	; (800c4f0 <__libc_init_array+0x38>)
 800c4bc:	4c0d      	ldr	r4, [pc, #52]	; (800c4f4 <__libc_init_array+0x3c>)
 800c4be:	1b64      	subs	r4, r4, r5
 800c4c0:	10a4      	asrs	r4, r4, #2
 800c4c2:	2600      	movs	r6, #0
 800c4c4:	42a6      	cmp	r6, r4
 800c4c6:	d109      	bne.n	800c4dc <__libc_init_array+0x24>
 800c4c8:	4d0b      	ldr	r5, [pc, #44]	; (800c4f8 <__libc_init_array+0x40>)
 800c4ca:	4c0c      	ldr	r4, [pc, #48]	; (800c4fc <__libc_init_array+0x44>)
 800c4cc:	f000 f9a8 	bl	800c820 <_init>
 800c4d0:	1b64      	subs	r4, r4, r5
 800c4d2:	10a4      	asrs	r4, r4, #2
 800c4d4:	2600      	movs	r6, #0
 800c4d6:	42a6      	cmp	r6, r4
 800c4d8:	d105      	bne.n	800c4e6 <__libc_init_array+0x2e>
 800c4da:	bd70      	pop	{r4, r5, r6, pc}
 800c4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4e0:	4798      	blx	r3
 800c4e2:	3601      	adds	r6, #1
 800c4e4:	e7ee      	b.n	800c4c4 <__libc_init_array+0xc>
 800c4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4ea:	4798      	blx	r3
 800c4ec:	3601      	adds	r6, #1
 800c4ee:	e7f2      	b.n	800c4d6 <__libc_init_array+0x1e>
 800c4f0:	0800ce6c 	.word	0x0800ce6c
 800c4f4:	0800ce6c 	.word	0x0800ce6c
 800c4f8:	0800ce6c 	.word	0x0800ce6c
 800c4fc:	0800ce70 	.word	0x0800ce70

0800c500 <__retarget_lock_init_recursive>:
 800c500:	4770      	bx	lr

0800c502 <__retarget_lock_acquire_recursive>:
 800c502:	4770      	bx	lr

0800c504 <__retarget_lock_release_recursive>:
 800c504:	4770      	bx	lr

0800c506 <memcpy>:
 800c506:	440a      	add	r2, r1
 800c508:	4291      	cmp	r1, r2
 800c50a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c50e:	d100      	bne.n	800c512 <memcpy+0xc>
 800c510:	4770      	bx	lr
 800c512:	b510      	push	{r4, lr}
 800c514:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c518:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c51c:	4291      	cmp	r1, r2
 800c51e:	d1f9      	bne.n	800c514 <memcpy+0xe>
 800c520:	bd10      	pop	{r4, pc}
	...

0800c524 <_free_r>:
 800c524:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c526:	2900      	cmp	r1, #0
 800c528:	d044      	beq.n	800c5b4 <_free_r+0x90>
 800c52a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c52e:	9001      	str	r0, [sp, #4]
 800c530:	2b00      	cmp	r3, #0
 800c532:	f1a1 0404 	sub.w	r4, r1, #4
 800c536:	bfb8      	it	lt
 800c538:	18e4      	addlt	r4, r4, r3
 800c53a:	f7ff fccb 	bl	800bed4 <__malloc_lock>
 800c53e:	4a1e      	ldr	r2, [pc, #120]	; (800c5b8 <_free_r+0x94>)
 800c540:	9801      	ldr	r0, [sp, #4]
 800c542:	6813      	ldr	r3, [r2, #0]
 800c544:	b933      	cbnz	r3, 800c554 <_free_r+0x30>
 800c546:	6063      	str	r3, [r4, #4]
 800c548:	6014      	str	r4, [r2, #0]
 800c54a:	b003      	add	sp, #12
 800c54c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c550:	f7ff bcc6 	b.w	800bee0 <__malloc_unlock>
 800c554:	42a3      	cmp	r3, r4
 800c556:	d908      	bls.n	800c56a <_free_r+0x46>
 800c558:	6825      	ldr	r5, [r4, #0]
 800c55a:	1961      	adds	r1, r4, r5
 800c55c:	428b      	cmp	r3, r1
 800c55e:	bf01      	itttt	eq
 800c560:	6819      	ldreq	r1, [r3, #0]
 800c562:	685b      	ldreq	r3, [r3, #4]
 800c564:	1949      	addeq	r1, r1, r5
 800c566:	6021      	streq	r1, [r4, #0]
 800c568:	e7ed      	b.n	800c546 <_free_r+0x22>
 800c56a:	461a      	mov	r2, r3
 800c56c:	685b      	ldr	r3, [r3, #4]
 800c56e:	b10b      	cbz	r3, 800c574 <_free_r+0x50>
 800c570:	42a3      	cmp	r3, r4
 800c572:	d9fa      	bls.n	800c56a <_free_r+0x46>
 800c574:	6811      	ldr	r1, [r2, #0]
 800c576:	1855      	adds	r5, r2, r1
 800c578:	42a5      	cmp	r5, r4
 800c57a:	d10b      	bne.n	800c594 <_free_r+0x70>
 800c57c:	6824      	ldr	r4, [r4, #0]
 800c57e:	4421      	add	r1, r4
 800c580:	1854      	adds	r4, r2, r1
 800c582:	42a3      	cmp	r3, r4
 800c584:	6011      	str	r1, [r2, #0]
 800c586:	d1e0      	bne.n	800c54a <_free_r+0x26>
 800c588:	681c      	ldr	r4, [r3, #0]
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	6053      	str	r3, [r2, #4]
 800c58e:	440c      	add	r4, r1
 800c590:	6014      	str	r4, [r2, #0]
 800c592:	e7da      	b.n	800c54a <_free_r+0x26>
 800c594:	d902      	bls.n	800c59c <_free_r+0x78>
 800c596:	230c      	movs	r3, #12
 800c598:	6003      	str	r3, [r0, #0]
 800c59a:	e7d6      	b.n	800c54a <_free_r+0x26>
 800c59c:	6825      	ldr	r5, [r4, #0]
 800c59e:	1961      	adds	r1, r4, r5
 800c5a0:	428b      	cmp	r3, r1
 800c5a2:	bf04      	itt	eq
 800c5a4:	6819      	ldreq	r1, [r3, #0]
 800c5a6:	685b      	ldreq	r3, [r3, #4]
 800c5a8:	6063      	str	r3, [r4, #4]
 800c5aa:	bf04      	itt	eq
 800c5ac:	1949      	addeq	r1, r1, r5
 800c5ae:	6021      	streq	r1, [r4, #0]
 800c5b0:	6054      	str	r4, [r2, #4]
 800c5b2:	e7ca      	b.n	800c54a <_free_r+0x26>
 800c5b4:	b003      	add	sp, #12
 800c5b6:	bd30      	pop	{r4, r5, pc}
 800c5b8:	20000b04 	.word	0x20000b04

0800c5bc <__sflush_r>:
 800c5bc:	898a      	ldrh	r2, [r1, #12]
 800c5be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5c2:	4605      	mov	r5, r0
 800c5c4:	0710      	lsls	r0, r2, #28
 800c5c6:	460c      	mov	r4, r1
 800c5c8:	d458      	bmi.n	800c67c <__sflush_r+0xc0>
 800c5ca:	684b      	ldr	r3, [r1, #4]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dc05      	bgt.n	800c5dc <__sflush_r+0x20>
 800c5d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	dc02      	bgt.n	800c5dc <__sflush_r+0x20>
 800c5d6:	2000      	movs	r0, #0
 800c5d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c5de:	2e00      	cmp	r6, #0
 800c5e0:	d0f9      	beq.n	800c5d6 <__sflush_r+0x1a>
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c5e8:	682f      	ldr	r7, [r5, #0]
 800c5ea:	6a21      	ldr	r1, [r4, #32]
 800c5ec:	602b      	str	r3, [r5, #0]
 800c5ee:	d032      	beq.n	800c656 <__sflush_r+0x9a>
 800c5f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c5f2:	89a3      	ldrh	r3, [r4, #12]
 800c5f4:	075a      	lsls	r2, r3, #29
 800c5f6:	d505      	bpl.n	800c604 <__sflush_r+0x48>
 800c5f8:	6863      	ldr	r3, [r4, #4]
 800c5fa:	1ac0      	subs	r0, r0, r3
 800c5fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c5fe:	b10b      	cbz	r3, 800c604 <__sflush_r+0x48>
 800c600:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c602:	1ac0      	subs	r0, r0, r3
 800c604:	2300      	movs	r3, #0
 800c606:	4602      	mov	r2, r0
 800c608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c60a:	6a21      	ldr	r1, [r4, #32]
 800c60c:	4628      	mov	r0, r5
 800c60e:	47b0      	blx	r6
 800c610:	1c43      	adds	r3, r0, #1
 800c612:	89a3      	ldrh	r3, [r4, #12]
 800c614:	d106      	bne.n	800c624 <__sflush_r+0x68>
 800c616:	6829      	ldr	r1, [r5, #0]
 800c618:	291d      	cmp	r1, #29
 800c61a:	d82b      	bhi.n	800c674 <__sflush_r+0xb8>
 800c61c:	4a29      	ldr	r2, [pc, #164]	; (800c6c4 <__sflush_r+0x108>)
 800c61e:	410a      	asrs	r2, r1
 800c620:	07d6      	lsls	r6, r2, #31
 800c622:	d427      	bmi.n	800c674 <__sflush_r+0xb8>
 800c624:	2200      	movs	r2, #0
 800c626:	6062      	str	r2, [r4, #4]
 800c628:	04d9      	lsls	r1, r3, #19
 800c62a:	6922      	ldr	r2, [r4, #16]
 800c62c:	6022      	str	r2, [r4, #0]
 800c62e:	d504      	bpl.n	800c63a <__sflush_r+0x7e>
 800c630:	1c42      	adds	r2, r0, #1
 800c632:	d101      	bne.n	800c638 <__sflush_r+0x7c>
 800c634:	682b      	ldr	r3, [r5, #0]
 800c636:	b903      	cbnz	r3, 800c63a <__sflush_r+0x7e>
 800c638:	6560      	str	r0, [r4, #84]	; 0x54
 800c63a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c63c:	602f      	str	r7, [r5, #0]
 800c63e:	2900      	cmp	r1, #0
 800c640:	d0c9      	beq.n	800c5d6 <__sflush_r+0x1a>
 800c642:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c646:	4299      	cmp	r1, r3
 800c648:	d002      	beq.n	800c650 <__sflush_r+0x94>
 800c64a:	4628      	mov	r0, r5
 800c64c:	f7ff ff6a 	bl	800c524 <_free_r>
 800c650:	2000      	movs	r0, #0
 800c652:	6360      	str	r0, [r4, #52]	; 0x34
 800c654:	e7c0      	b.n	800c5d8 <__sflush_r+0x1c>
 800c656:	2301      	movs	r3, #1
 800c658:	4628      	mov	r0, r5
 800c65a:	47b0      	blx	r6
 800c65c:	1c41      	adds	r1, r0, #1
 800c65e:	d1c8      	bne.n	800c5f2 <__sflush_r+0x36>
 800c660:	682b      	ldr	r3, [r5, #0]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d0c5      	beq.n	800c5f2 <__sflush_r+0x36>
 800c666:	2b1d      	cmp	r3, #29
 800c668:	d001      	beq.n	800c66e <__sflush_r+0xb2>
 800c66a:	2b16      	cmp	r3, #22
 800c66c:	d101      	bne.n	800c672 <__sflush_r+0xb6>
 800c66e:	602f      	str	r7, [r5, #0]
 800c670:	e7b1      	b.n	800c5d6 <__sflush_r+0x1a>
 800c672:	89a3      	ldrh	r3, [r4, #12]
 800c674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c678:	81a3      	strh	r3, [r4, #12]
 800c67a:	e7ad      	b.n	800c5d8 <__sflush_r+0x1c>
 800c67c:	690f      	ldr	r7, [r1, #16]
 800c67e:	2f00      	cmp	r7, #0
 800c680:	d0a9      	beq.n	800c5d6 <__sflush_r+0x1a>
 800c682:	0793      	lsls	r3, r2, #30
 800c684:	680e      	ldr	r6, [r1, #0]
 800c686:	bf08      	it	eq
 800c688:	694b      	ldreq	r3, [r1, #20]
 800c68a:	600f      	str	r7, [r1, #0]
 800c68c:	bf18      	it	ne
 800c68e:	2300      	movne	r3, #0
 800c690:	eba6 0807 	sub.w	r8, r6, r7
 800c694:	608b      	str	r3, [r1, #8]
 800c696:	f1b8 0f00 	cmp.w	r8, #0
 800c69a:	dd9c      	ble.n	800c5d6 <__sflush_r+0x1a>
 800c69c:	6a21      	ldr	r1, [r4, #32]
 800c69e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c6a0:	4643      	mov	r3, r8
 800c6a2:	463a      	mov	r2, r7
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	47b0      	blx	r6
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	dc06      	bgt.n	800c6ba <__sflush_r+0xfe>
 800c6ac:	89a3      	ldrh	r3, [r4, #12]
 800c6ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6b2:	81a3      	strh	r3, [r4, #12]
 800c6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6b8:	e78e      	b.n	800c5d8 <__sflush_r+0x1c>
 800c6ba:	4407      	add	r7, r0
 800c6bc:	eba8 0800 	sub.w	r8, r8, r0
 800c6c0:	e7e9      	b.n	800c696 <__sflush_r+0xda>
 800c6c2:	bf00      	nop
 800c6c4:	dfbffffe 	.word	0xdfbffffe

0800c6c8 <_fflush_r>:
 800c6c8:	b538      	push	{r3, r4, r5, lr}
 800c6ca:	690b      	ldr	r3, [r1, #16]
 800c6cc:	4605      	mov	r5, r0
 800c6ce:	460c      	mov	r4, r1
 800c6d0:	b913      	cbnz	r3, 800c6d8 <_fflush_r+0x10>
 800c6d2:	2500      	movs	r5, #0
 800c6d4:	4628      	mov	r0, r5
 800c6d6:	bd38      	pop	{r3, r4, r5, pc}
 800c6d8:	b118      	cbz	r0, 800c6e2 <_fflush_r+0x1a>
 800c6da:	6a03      	ldr	r3, [r0, #32]
 800c6dc:	b90b      	cbnz	r3, 800c6e2 <_fflush_r+0x1a>
 800c6de:	f7ff fd1d 	bl	800c11c <__sinit>
 800c6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d0f3      	beq.n	800c6d2 <_fflush_r+0xa>
 800c6ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c6ec:	07d0      	lsls	r0, r2, #31
 800c6ee:	d404      	bmi.n	800c6fa <_fflush_r+0x32>
 800c6f0:	0599      	lsls	r1, r3, #22
 800c6f2:	d402      	bmi.n	800c6fa <_fflush_r+0x32>
 800c6f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6f6:	f7ff ff04 	bl	800c502 <__retarget_lock_acquire_recursive>
 800c6fa:	4628      	mov	r0, r5
 800c6fc:	4621      	mov	r1, r4
 800c6fe:	f7ff ff5d 	bl	800c5bc <__sflush_r>
 800c702:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c704:	07da      	lsls	r2, r3, #31
 800c706:	4605      	mov	r5, r0
 800c708:	d4e4      	bmi.n	800c6d4 <_fflush_r+0xc>
 800c70a:	89a3      	ldrh	r3, [r4, #12]
 800c70c:	059b      	lsls	r3, r3, #22
 800c70e:	d4e1      	bmi.n	800c6d4 <_fflush_r+0xc>
 800c710:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c712:	f7ff fef7 	bl	800c504 <__retarget_lock_release_recursive>
 800c716:	e7dd      	b.n	800c6d4 <_fflush_r+0xc>

0800c718 <__swhatbuf_r>:
 800c718:	b570      	push	{r4, r5, r6, lr}
 800c71a:	460c      	mov	r4, r1
 800c71c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c720:	2900      	cmp	r1, #0
 800c722:	b096      	sub	sp, #88	; 0x58
 800c724:	4615      	mov	r5, r2
 800c726:	461e      	mov	r6, r3
 800c728:	da0d      	bge.n	800c746 <__swhatbuf_r+0x2e>
 800c72a:	89a3      	ldrh	r3, [r4, #12]
 800c72c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c730:	f04f 0100 	mov.w	r1, #0
 800c734:	bf0c      	ite	eq
 800c736:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c73a:	2340      	movne	r3, #64	; 0x40
 800c73c:	2000      	movs	r0, #0
 800c73e:	6031      	str	r1, [r6, #0]
 800c740:	602b      	str	r3, [r5, #0]
 800c742:	b016      	add	sp, #88	; 0x58
 800c744:	bd70      	pop	{r4, r5, r6, pc}
 800c746:	466a      	mov	r2, sp
 800c748:	f000 f848 	bl	800c7dc <_fstat_r>
 800c74c:	2800      	cmp	r0, #0
 800c74e:	dbec      	blt.n	800c72a <__swhatbuf_r+0x12>
 800c750:	9901      	ldr	r1, [sp, #4]
 800c752:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c756:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c75a:	4259      	negs	r1, r3
 800c75c:	4159      	adcs	r1, r3
 800c75e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c762:	e7eb      	b.n	800c73c <__swhatbuf_r+0x24>

0800c764 <__smakebuf_r>:
 800c764:	898b      	ldrh	r3, [r1, #12]
 800c766:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c768:	079d      	lsls	r5, r3, #30
 800c76a:	4606      	mov	r6, r0
 800c76c:	460c      	mov	r4, r1
 800c76e:	d507      	bpl.n	800c780 <__smakebuf_r+0x1c>
 800c770:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c774:	6023      	str	r3, [r4, #0]
 800c776:	6123      	str	r3, [r4, #16]
 800c778:	2301      	movs	r3, #1
 800c77a:	6163      	str	r3, [r4, #20]
 800c77c:	b002      	add	sp, #8
 800c77e:	bd70      	pop	{r4, r5, r6, pc}
 800c780:	ab01      	add	r3, sp, #4
 800c782:	466a      	mov	r2, sp
 800c784:	f7ff ffc8 	bl	800c718 <__swhatbuf_r>
 800c788:	9900      	ldr	r1, [sp, #0]
 800c78a:	4605      	mov	r5, r0
 800c78c:	4630      	mov	r0, r6
 800c78e:	f7ff fb21 	bl	800bdd4 <_malloc_r>
 800c792:	b948      	cbnz	r0, 800c7a8 <__smakebuf_r+0x44>
 800c794:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c798:	059a      	lsls	r2, r3, #22
 800c79a:	d4ef      	bmi.n	800c77c <__smakebuf_r+0x18>
 800c79c:	f023 0303 	bic.w	r3, r3, #3
 800c7a0:	f043 0302 	orr.w	r3, r3, #2
 800c7a4:	81a3      	strh	r3, [r4, #12]
 800c7a6:	e7e3      	b.n	800c770 <__smakebuf_r+0xc>
 800c7a8:	89a3      	ldrh	r3, [r4, #12]
 800c7aa:	6020      	str	r0, [r4, #0]
 800c7ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7b0:	81a3      	strh	r3, [r4, #12]
 800c7b2:	9b00      	ldr	r3, [sp, #0]
 800c7b4:	6163      	str	r3, [r4, #20]
 800c7b6:	9b01      	ldr	r3, [sp, #4]
 800c7b8:	6120      	str	r0, [r4, #16]
 800c7ba:	b15b      	cbz	r3, 800c7d4 <__smakebuf_r+0x70>
 800c7bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7c0:	4630      	mov	r0, r6
 800c7c2:	f000 f81d 	bl	800c800 <_isatty_r>
 800c7c6:	b128      	cbz	r0, 800c7d4 <__smakebuf_r+0x70>
 800c7c8:	89a3      	ldrh	r3, [r4, #12]
 800c7ca:	f023 0303 	bic.w	r3, r3, #3
 800c7ce:	f043 0301 	orr.w	r3, r3, #1
 800c7d2:	81a3      	strh	r3, [r4, #12]
 800c7d4:	89a3      	ldrh	r3, [r4, #12]
 800c7d6:	431d      	orrs	r5, r3
 800c7d8:	81a5      	strh	r5, [r4, #12]
 800c7da:	e7cf      	b.n	800c77c <__smakebuf_r+0x18>

0800c7dc <_fstat_r>:
 800c7dc:	b538      	push	{r3, r4, r5, lr}
 800c7de:	4d07      	ldr	r5, [pc, #28]	; (800c7fc <_fstat_r+0x20>)
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	4604      	mov	r4, r0
 800c7e4:	4608      	mov	r0, r1
 800c7e6:	4611      	mov	r1, r2
 800c7e8:	602b      	str	r3, [r5, #0]
 800c7ea:	f7f7 fa4e 	bl	8003c8a <_fstat>
 800c7ee:	1c43      	adds	r3, r0, #1
 800c7f0:	d102      	bne.n	800c7f8 <_fstat_r+0x1c>
 800c7f2:	682b      	ldr	r3, [r5, #0]
 800c7f4:	b103      	cbz	r3, 800c7f8 <_fstat_r+0x1c>
 800c7f6:	6023      	str	r3, [r4, #0]
 800c7f8:	bd38      	pop	{r3, r4, r5, pc}
 800c7fa:	bf00      	nop
 800c7fc:	20000c48 	.word	0x20000c48

0800c800 <_isatty_r>:
 800c800:	b538      	push	{r3, r4, r5, lr}
 800c802:	4d06      	ldr	r5, [pc, #24]	; (800c81c <_isatty_r+0x1c>)
 800c804:	2300      	movs	r3, #0
 800c806:	4604      	mov	r4, r0
 800c808:	4608      	mov	r0, r1
 800c80a:	602b      	str	r3, [r5, #0]
 800c80c:	f7f7 fa4d 	bl	8003caa <_isatty>
 800c810:	1c43      	adds	r3, r0, #1
 800c812:	d102      	bne.n	800c81a <_isatty_r+0x1a>
 800c814:	682b      	ldr	r3, [r5, #0]
 800c816:	b103      	cbz	r3, 800c81a <_isatty_r+0x1a>
 800c818:	6023      	str	r3, [r4, #0]
 800c81a:	bd38      	pop	{r3, r4, r5, pc}
 800c81c:	20000c48 	.word	0x20000c48

0800c820 <_init>:
 800c820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c822:	bf00      	nop
 800c824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c826:	bc08      	pop	{r3}
 800c828:	469e      	mov	lr, r3
 800c82a:	4770      	bx	lr

0800c82c <_fini>:
 800c82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c82e:	bf00      	nop
 800c830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c832:	bc08      	pop	{r3}
 800c834:	469e      	mov	lr, r3
 800c836:	4770      	bx	lr
