@inproceedings{dessert,
  year = 2018,
  month = {aug},
  publisher = {{IEEE}},
  author = {Donggyu Kim and Christopher Celio and Sagar Karandikar and David Biancolin and Jonathan Bachrach and Krste Asanovic},
  title = {{DESSERT}: Debugging {RTL} Effectively with State Snapshotting for Error Replays across Trillions of Cycles},
  booktitle = {2018 28th International Conference on Field Programmable Logic and Applications ({FPL})}
}

@inproceedings{simmani,
  author    = {Donggyu Kim and
               Jerry Zhao and
               Jonathan Bachrach and
               Krste Asanovic},
  title     = {Simmani: Runtime Power Modeling for Arbitrary {RTL} with Automatic
               Signal Selection},
  booktitle = {Proceedings of the 52nd Annual {IEEE/ACM} International Symposium
               on Microarchitecture, {MICRO} 2019, Columbus, OH, USA, October 12-16,
               2019},
  pages     = {1050--1062},
  publisher = {{ACM}},
  year      = {2019}
}

@inproceedings{strober,
  author    = {Donggyu Kim and
               Adam M. Izraelevitz and
               Christopher Celio and
               Hokeun Kim and
               Brian Zimmer and
               Yunsup Lee and
               Jonathan Bachrach and
               Krste Asanovic},
  title     = {Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary
               {RTL}},
  booktitle = {43rd {ACM/IEEE} Annual International Symposium on Computer Architecture,
               {ISCA} 2016, Seoul, South Korea, June 18-22, 2016},
  pages     = {128--139},
  publisher = {{IEEE} Computer Society},
  year      = {2016}
}

@inproceedings{fireperf,
author = {Karandikar, Sagar and Ou, Albert and Amid, Alon and Mao, Howard and Katz, Randy and Nikolic, Borivoje and Asanovic, Krste},
title = {FirePerf: FPGA-Accelerated Full-System Hardware/Software Performance Profiling and Co-Design},
year = {2020},
isbn = {9781450371025},
publisher = {Association for Computing Machinery},
booktitle = {Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {715â€“731},
numpages = {17},
keywords = {performance profiling, agile hardware, hardware/software co-design, fpga-accelerated simulation, network performance optimization},
location = {Lausanne, Switzerland},
series = {ASPLOS '20}
}

@ARTICLE{dramsim2,
author={P. {Rosenfeld} and E. {Cooper-Balis} and B. {Jacob}},
journal={IEEE Computer Architecture Letters},
title={DRAMSim2: A Cycle Accurate Memory System Simulator},
year={2011},
volume={10},
number={1},
pages={16-19},
ISSN={2473-2575},
month={Jan}
}

@misc{gemmini,
    title={Gemmini: An Agile Systolic Array Generator Enabling Systematic Evaluations of Deep-Learning Architectures},
    author={Hasan Genc and Ameer Haj-Ali and Vighnesh Iyer and Alon Amid and Howard Mao and John Wright and Colin Schmidt and Jerry Zhao and Albert Ou and Max Banister and Yakun Sophia Shao and Borivoje Nikolic and Ion Stoica and Krste Asanovic},
    year={2019},
    eprint={1911.09925},
    archivePrefix={arXiv},
    primaryClass={cs.DC}
}

@misc{nvdlafiresim,
    title={Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim},
    author={Farzad Farshchi and Qijing Huang and Heechul Yun},
    year={2019},
    eprint={1903.06495},
    archivePrefix={arXiv},
    primaryClass={cs.DC}
}

@inproceedings{accelergy,
    author      = {Wu, Yannan N. and Emer, Joel S. and Sze, Vivienne},
    title       = {{Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs}},
    booktitle   = {{IEEE/ACM International Conference On Computer Aided Design (ICCAD)}},
    year        = {{2019}}
}


@inproceedings{eyerissv1,
    author      = {{Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel and Sze, Vivienne}},
    title       = {{Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks}},
    booktitle   = {{IEEE International Solid-State Circuits Conference, ISSCC 2016, Digest of Technical Papers}},
    year        = {{2016}},
    pages       = {{262-263}},
}

@article{eyerissv2,
  author    = {Yu{-}Hsin Chen and
               Joel S. Emer and
               Vivienne Sze},
  title     = {Eyeriss v2: {A} Flexible and High-Performance Accelerator for Emerging
               Deep Neural Networks},
  journal   = {CoRR},
  volume    = {abs/1807.07928},
  year      = {2018},
  url       = {http://arxiv.org/abs/1807.07928},
  archivePrefix = {arXiv},
  eprint    = {1807.07928},
  timestamp = {Mon, 13 Aug 2018 16:46:08 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/abs-1807-07928.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@INPROCEEDINGS{scnn,
  author={A. {Parashar} and M. {Rhu} and A. {Mukkara} and A. {Puglielli} and R. {Venkatesan} and B. {Khailany} and J. {Emer} and S. W. {Keckler} and W. J. {Dally}},
  booktitle={2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)},
  title={SCNN: An accelerator for compressed-sparse convolutional neural networks},
  year={2017},
  volume={},
  number={},
  pages={27-40},}

@INPROCEEDINGS{gem5power,
  author={B. K. {Reddy} and M. J. {Walker} and D. {Balsamo} and S. {Diestelhorst} and B. M. {Al-Hashimi} and G. V. {Merrett}},
  booktitle={2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)},
  title={Empirical CPU power modelling and estimation in the gem5 simulator},
  year={2017},
  volume={},
  number={},
  pages={1-8},}

@INPROCEEDINGS{wattch,
  author={D. {Brooks} and V. {Tiwari} and M. {Martonosi}},
  booktitle={Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)}, 
  title={Wattch: a framework for architectural-level power analysis and optimizations}, 
  year={2000},
  volume={},
  number={},
  pages={83-94},}
