<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ChimeraTK-DeviceAccess: device_backends/pcie/include/pciedev_io_compat.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ChimeraTK_Logo_whitebg.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ChimeraTK-DeviceAccess
   &#160;<span id="projectnumber">master</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('pciedev__io__compat_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pciedev_io_compat.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pciedev__io__compat_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a9f5c23857ea399bf4a9bb9652b6d817b">    1</a></span>&#160;<span class="comment">// SPDX-FileCopyrightText: Deutsches Elektronen-Synchrotron DESY, MSK, ChimeraTK Project &lt;chimeratk-support@desy.de&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// SPDX-License-Identifier: LGPL-3.0-or-later</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160; </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This is C code from the kernel driver. Turn off the C++ linter warnings</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// NOLINTBEGIN</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;linux/ioctl.h&gt;</span> <span class="comment">/* needed for the _IOW etc stuff used later */</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;linux/types.h&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;sys/time.h&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a3494a27985916bbb418d9c6557985c15">   12</a></span>&#160;<span class="preprocessor">#define RW_D8 0x0</span></div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#abc50dc315c651c129149ea8f543e23ea">   13</a></span>&#160;<span class="preprocessor">#define RW_D16 0x1</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a95cac24787550ae06eb2cd33b0d92194">   14</a></span>&#160;<span class="preprocessor">#define RW_D32 0x2</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a3afe2693cdc01fee9aa769f889e9f690">   15</a></span>&#160;<span class="preprocessor">#define RW_DMA 0x3</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a8ee8c3c02591a6a47113a0e59b88936a">   16</a></span>&#160;<span class="preprocessor">#define RW_INFO 0x4</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#aa293c11b73c1e8a741c9060d8ef1c021">   17</a></span>&#160;<span class="preprocessor">#define DMA_DATA_OFFSET 6</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a9fa9f95b2d69f5b07cb9cb30b1ba9afe">   18</a></span>&#160;<span class="preprocessor">#define DMA_DATA_OFFSET_BYTE 24</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#acf195079e65702428087887dd5649ffc">   19</a></span>&#160;<span class="preprocessor">#define PCIEDEV_DMA_SYZE 4096</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a6df179f336e65ab5b64801ca0f9818d2">   20</a></span>&#160;<span class="preprocessor">#define PCIEDEV_DMA_MIN_SYZE 128</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a314ade3cefcb60fbf18f80c8eba4b54c">   22</a></span>&#160;<span class="preprocessor">#define IOCTRL_R 0x00</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a35ef23c334a9de2bfddddf640577d972">   23</a></span>&#160;<span class="preprocessor">#define IOCTRL_W 0x01</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a1dc1215c881918ae78af0f20713b05a5">   24</a></span>&#160;<span class="preprocessor">#define IOCTRL_ALL 0x02</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a1fce441aaa962f572d643140658a6e4c">   26</a></span>&#160;<span class="preprocessor">#define BAR0 0</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a4ceeca7cc9bab8b697f8a49f79037010">   27</a></span>&#160;<span class="preprocessor">#define BAR1 1</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a44fa2ca32ff22e5eb7fa28ef39e50780">   28</a></span>&#160;<span class="preprocessor">#define BAR2 2</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a7f201c103377c8f3c84f10576e63e7af">   29</a></span>&#160;<span class="preprocessor">#define BAR3 3</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#ace7f77e5691514de1c5a1f8c16d3025c">   30</a></span>&#160;<span class="preprocessor">#define BAR4 4</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a7473bbc92af15efd739f5c06409d8bc4">   31</a></span>&#160;<span class="preprocessor">#define BAR5 5</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* generic register access */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structdevice__rw.html">   34</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__rw.html">device_rw</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structdevice__rw.html#a5133ec0381123d5e40dcf7231a05f2d9">   35</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__rw.html#a5133ec0381123d5e40dcf7231a05f2d9">offset_rw</a>; <span class="comment">/* offset in address                       */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structdevice__rw.html#af7e2eca2fad800bd88e7f11849d81440">   36</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__rw.html#af7e2eca2fad800bd88e7f11849d81440">data_rw</a>;   <span class="comment">/* data to set or returned read data       */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structdevice__rw.html#a206eeda8a781d13340754e5c807a712c">   37</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__rw.html#a206eeda8a781d13340754e5c807a712c">mode_rw</a>;   <span class="comment">/* mode of rw (RW_D8, RW_D16, RW_D32)      */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structdevice__rw.html#aa58fc57c81226301a5a6ddc9dabe6f17">   38</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__rw.html#aa58fc57c81226301a5a6ddc9dabe6f17">barx_rw</a>;   <span class="comment">/* BARx (0, 1, 2, 3, 4, 5)                 */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structdevice__rw.html#a7211e4d77002c25d8b15bb42048b94d2">   39</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__rw.html#a7211e4d77002c25d8b15bb42048b94d2">size_rw</a>;   <span class="comment">/* transfer size in bytes                  */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structdevice__rw.html#abdbb5e623ee0cd05fc993adb865175f8">   40</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__rw.html#abdbb5e623ee0cd05fc993adb865175f8">rsrvd_rw</a>;  <span class="comment">/* transfer size in bytes                  */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;};</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__rw.html">device_rw</a> <a class="code" href="structdevice__rw.html">device_rw</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html">   44</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__data.html">device_ioctrl_data</a> {</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#a4591ed737a751c9edda235df064c1038">   45</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__data.html#a4591ed737a751c9edda235df064c1038">offset</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#a378b71218baaadf1a5938141be87890b">   46</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__data.html#a378b71218baaadf1a5938141be87890b">data</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#a52de50611d298e669a3a0be9751df37a">   47</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__data.html#a52de50611d298e669a3a0be9751df37a">cmd</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__data.html#ab9e14f9d5c317deab20252502c55c496">   48</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__data.html#ab9e14f9d5c317deab20252502c55c496">reserved</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;};</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__data.html">device_ioctrl_data</a> <a class="code" href="structdevice__ioctrl__data.html">device_ioctrl_data</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html">   52</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a> {</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a9d863c5dc5e9f97aae3b1ab7513157ef">   53</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__dma.html#a9d863c5dc5e9f97aae3b1ab7513157ef">dma_offset</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a5a0d83ddd73923f03a31b8ea3357eea4">   54</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__dma.html#a5a0d83ddd73923f03a31b8ea3357eea4">dma_size</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a669e5f96b0e7b2dd4e2eac0c29f8ec8f">   55</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__dma.html#a669e5f96b0e7b2dd4e2eac0c29f8ec8f">dma_cmd</a>;       <span class="comment">// value to DMA Control register</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a1ad12bcd3765a781a858c48449df9101">   56</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__dma.html#a1ad12bcd3765a781a858c48449df9101">dma_pattern</a>;   <span class="comment">// DMA BAR num</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a6b47bda262ec96dd6dd53654ee7a6ec3">   57</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__dma.html#a6b47bda262ec96dd6dd53654ee7a6ec3">dma_reserved1</a>; <span class="comment">// DMA Control register offset (31:16) DMA Length</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                              <span class="comment">// register offset (15:0)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__dma.html#a1532c5ebfe59f14fc35f6d1ac31884c1">   59</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structdevice__ioctrl__dma.html#a1532c5ebfe59f14fc35f6d1ac31884c1">dma_reserved2</a>; <span class="comment">// DMA Read/Write Source register offset (31:16)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                              <span class="comment">// Destination register offset (15:0)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a> <a class="code" href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structdevice__ioctrl__time.html">   64</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__time.html">device_ioctrl_time</a> {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">struct </span>timeval <a class="code" href="structdevice__ioctrl__time.html#a73717c26f9ec75f5b4ea114976a1ba2c">start_time</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">struct </span>timeval <a class="code" href="structdevice__ioctrl__time.html#a04786d897463142079bd0cc2b041efcd">stop_time</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdevice__ioctrl__time.html">device_ioctrl_time</a> <a class="code" href="structdevice__ioctrl__time.html">device_ioctrl_time</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Use &#39;o&#39; as magic number */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#ae4a61739d33de556c654b0b2d3458549">   71</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC &#39;0&#39;</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a07aad6c0ab1a1d0386c51904d1d4e481">   72</a></span>&#160;<span class="preprocessor">#define PCIEDEV_PHYSICAL_SLOT _IOWR(PCIEDOOCS_IOC, 60, int)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a2140cdb4612e1aeb483572affbeb9f20">   73</a></span>&#160;<span class="preprocessor">#define PCIEDEV_DRIVER_VERSION _IOWR(PCIEDOOCS_IOC, 61, int)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a4209c10c61a2ea367ce7ae1ebaf03ed0">   74</a></span>&#160;<span class="preprocessor">#define PCIEDEV_FIRMWARE_VERSION _IOWR(PCIEDOOCS_IOC, 62, int)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a2aa7940c0614fa9c0c1031e028db6fc0">   75</a></span>&#160;<span class="preprocessor">#define PCIEDEV_GET_DMA_TIME _IOWR(PCIEDOOCS_IOC, 70, int)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a6892d9a42c85abdf25bf5998359ba61b">   76</a></span>&#160;<span class="preprocessor">#define PCIEDEV_WRITE_DMA _IOWR(PCIEDOOCS_IOC, 71, int)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a0ce58a436c9a78d135964a5b62c0dfd5">   77</a></span>&#160;<span class="preprocessor">#define PCIEDEV_READ_DMA _IOWR(PCIEDOOCS_IOC, 72, int)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#affbc21ad44dcfae23526e8fb7b77b16c">   78</a></span>&#160;<span class="preprocessor">#define PCIEDEV_SET_IRQ _IOWR(PCIEDOOCS_IOC, 73, int)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#aeda3a2a8e04dea1db5bcf4d4cec12688">   79</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_MINNR 60</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a2adc22a34dd80aeb9090741dad0bf049">   80</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_MAXNR 63</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a3550d7327b976a7882121d4fb3e9e518">   81</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_DMA_MINNR 70</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="pciedev__io__compat_8h.html#a80b72af01345fd80ba7df7085fe5271b">   82</a></span>&#160;<span class="preprocessor">#define PCIEDOOCS_IOC_DMA_MAXNR 74</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// NOLINTEND</span></div>
<div class="ttc" id="astructdevice__ioctrl__data_html"><div class="ttname"><a href="structdevice__ioctrl__data.html">device_ioctrl_data</a></div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00044">pciedev_io_compat.h:44</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__data_html_a378b71218baaadf1a5938141be87890b"><div class="ttname"><a href="structdevice__ioctrl__data.html#a378b71218baaadf1a5938141be87890b">device_ioctrl_data::data</a></div><div class="ttdeci">unsigned int data</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00046">pciedev_io_compat.h:46</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__data_html_a4591ed737a751c9edda235df064c1038"><div class="ttname"><a href="structdevice__ioctrl__data.html#a4591ed737a751c9edda235df064c1038">device_ioctrl_data::offset</a></div><div class="ttdeci">unsigned int offset</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00045">pciedev_io_compat.h:45</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__data_html_a52de50611d298e669a3a0be9751df37a"><div class="ttname"><a href="structdevice__ioctrl__data.html#a52de50611d298e669a3a0be9751df37a">device_ioctrl_data::cmd</a></div><div class="ttdeci">unsigned int cmd</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00047">pciedev_io_compat.h:47</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__data_html_ab9e14f9d5c317deab20252502c55c496"><div class="ttname"><a href="structdevice__ioctrl__data.html#ab9e14f9d5c317deab20252502c55c496">device_ioctrl_data::reserved</a></div><div class="ttdeci">unsigned int reserved</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00048">pciedev_io_compat.h:48</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html"><div class="ttname"><a href="structdevice__ioctrl__dma.html">device_ioctrl_dma</a></div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00052">pciedev_io_compat.h:52</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html_a1532c5ebfe59f14fc35f6d1ac31884c1"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a1532c5ebfe59f14fc35f6d1ac31884c1">device_ioctrl_dma::dma_reserved2</a></div><div class="ttdeci">unsigned int dma_reserved2</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00059">pciedev_io_compat.h:59</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html_a1ad12bcd3765a781a858c48449df9101"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a1ad12bcd3765a781a858c48449df9101">device_ioctrl_dma::dma_pattern</a></div><div class="ttdeci">unsigned int dma_pattern</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00056">pciedev_io_compat.h:56</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html_a5a0d83ddd73923f03a31b8ea3357eea4"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a5a0d83ddd73923f03a31b8ea3357eea4">device_ioctrl_dma::dma_size</a></div><div class="ttdeci">unsigned int dma_size</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00054">pciedev_io_compat.h:54</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html_a669e5f96b0e7b2dd4e2eac0c29f8ec8f"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a669e5f96b0e7b2dd4e2eac0c29f8ec8f">device_ioctrl_dma::dma_cmd</a></div><div class="ttdeci">unsigned int dma_cmd</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00055">pciedev_io_compat.h:55</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html_a6b47bda262ec96dd6dd53654ee7a6ec3"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a6b47bda262ec96dd6dd53654ee7a6ec3">device_ioctrl_dma::dma_reserved1</a></div><div class="ttdeci">unsigned int dma_reserved1</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00057">pciedev_io_compat.h:57</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__dma_html_a9d863c5dc5e9f97aae3b1ab7513157ef"><div class="ttname"><a href="structdevice__ioctrl__dma.html#a9d863c5dc5e9f97aae3b1ab7513157ef">device_ioctrl_dma::dma_offset</a></div><div class="ttdeci">unsigned int dma_offset</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00053">pciedev_io_compat.h:53</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__time_html"><div class="ttname"><a href="structdevice__ioctrl__time.html">device_ioctrl_time</a></div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00064">pciedev_io_compat.h:64</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__time_html_a04786d897463142079bd0cc2b041efcd"><div class="ttname"><a href="structdevice__ioctrl__time.html#a04786d897463142079bd0cc2b041efcd">device_ioctrl_time::stop_time</a></div><div class="ttdeci">struct timeval stop_time</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00059">pciedev_io_compat.h:66</a></div></div>
<div class="ttc" id="astructdevice__ioctrl__time_html_a73717c26f9ec75f5b4ea114976a1ba2c"><div class="ttname"><a href="structdevice__ioctrl__time.html#a73717c26f9ec75f5b4ea114976a1ba2c">device_ioctrl_time::start_time</a></div><div class="ttdeci">struct timeval start_time</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00059">pciedev_io_compat.h:65</a></div></div>
<div class="ttc" id="astructdevice__rw_html"><div class="ttname"><a href="structdevice__rw.html">device_rw</a></div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00034">pciedev_io_compat.h:34</a></div></div>
<div class="ttc" id="astructdevice__rw_html_a206eeda8a781d13340754e5c807a712c"><div class="ttname"><a href="structdevice__rw.html#a206eeda8a781d13340754e5c807a712c">device_rw::mode_rw</a></div><div class="ttdeci">unsigned int mode_rw</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00037">pciedev_io_compat.h:37</a></div></div>
<div class="ttc" id="astructdevice__rw_html_a5133ec0381123d5e40dcf7231a05f2d9"><div class="ttname"><a href="structdevice__rw.html#a5133ec0381123d5e40dcf7231a05f2d9">device_rw::offset_rw</a></div><div class="ttdeci">unsigned int offset_rw</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00035">pciedev_io_compat.h:35</a></div></div>
<div class="ttc" id="astructdevice__rw_html_a7211e4d77002c25d8b15bb42048b94d2"><div class="ttname"><a href="structdevice__rw.html#a7211e4d77002c25d8b15bb42048b94d2">device_rw::size_rw</a></div><div class="ttdeci">unsigned int size_rw</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00039">pciedev_io_compat.h:39</a></div></div>
<div class="ttc" id="astructdevice__rw_html_aa58fc57c81226301a5a6ddc9dabe6f17"><div class="ttname"><a href="structdevice__rw.html#aa58fc57c81226301a5a6ddc9dabe6f17">device_rw::barx_rw</a></div><div class="ttdeci">unsigned int barx_rw</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00038">pciedev_io_compat.h:38</a></div></div>
<div class="ttc" id="astructdevice__rw_html_abdbb5e623ee0cd05fc993adb865175f8"><div class="ttname"><a href="structdevice__rw.html#abdbb5e623ee0cd05fc993adb865175f8">device_rw::rsrvd_rw</a></div><div class="ttdeci">unsigned int rsrvd_rw</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00040">pciedev_io_compat.h:40</a></div></div>
<div class="ttc" id="astructdevice__rw_html_af7e2eca2fad800bd88e7f11849d81440"><div class="ttname"><a href="structdevice__rw.html#af7e2eca2fad800bd88e7f11849d81440">device_rw::data_rw</a></div><div class="ttdeci">unsigned int data_rw</div><div class="ttdef"><b>Definition:</b> <a href="pciedev__io__compat_8h_source.html#l00036">pciedev_io_compat.h:36</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a6e0c1fcdf1d5a4727261697f51b55f1.html">device_backends</a></li><li class="navelem"><a class="el" href="dir_eb2dfca78a6e450274615db215271062.html">pcie</a></li><li class="navelem"><a class="el" href="dir_739492cb44cdcd51c1ba959ab2ee3118.html">include</a></li><li class="navelem"><a class="el" href="pciedev__io__compat_8h.html">pciedev_io_compat.h</a></li>
    <li class="footer">Generated on Sat Mar 9 2024 04:53:25 for ChimeraTK-DeviceAccess by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
