#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 28 20:36:39 2022
# Process ID: 5220
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/lab2_3_1.runs/synth_1
# Command line: vivado.exe -log fulladder_4bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fulladder_4bit.tcl
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/lab2_3_1.runs/synth_1/fulladder_4bit.vds
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/lab2_3_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fulladder_4bit.tcl -notrace
