<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:14.022+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_118' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.975+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_119' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.967+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_120' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.958+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_121' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.950+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_122' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.942+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_123' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.934+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_124' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.928+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_125' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.922+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_126' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.911+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_127' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.905+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_128' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.897+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_129' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.891+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_130' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.884+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_131' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.877+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_132' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.870+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_133' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.862+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_134' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.854+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_135' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.846+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_136' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.838+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_99' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.832+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_98' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.824+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_97' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.795+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_96' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.787+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_95' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.779+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_94' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.773+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_93' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.766+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_92' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.760+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_91' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.751+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_90' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.745+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_89' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.738+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_88' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.726+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_87' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.719+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_86' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.704+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_85' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.683+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_84' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.672+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_83' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.661+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_82' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.654+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_81' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.645+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_80' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.639+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_79' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.631+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_78' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.623+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_77' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.615+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_76' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.609+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_75' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.592+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_74' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.580+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_73' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.566+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_72' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.421+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_71' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.388+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_70' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.349+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_69' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.337+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_68' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.327+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_67' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.321+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_66' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.314+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_65' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.307+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_64' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.289+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_63' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.264+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_62' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.195+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_61' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.183+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_60' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.174+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_59' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.164+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_58' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.157+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_57' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.150+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_56' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.143+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_55' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.137+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_54' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.131+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_53' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.124+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_52' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.112+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_51' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.099+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_50' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.092+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_49' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.076+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_48' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.068+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_47' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.060+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_46' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.047+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_45' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.030+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_44' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.018+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_43' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.010+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_42' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:13.002+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_41' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.996+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_40' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.990+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_39' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.979+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_38' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.973+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_37' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.958+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_36' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.946+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_35' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.930+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_34' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.920+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_33' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.902+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_32' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.893+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_31' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.885+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_30' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.876+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_29' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.865+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_28' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.858+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_27' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.841+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_26' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.830+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_25' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.807+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_24' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.794+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_23' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.784+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_22' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.768+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_21' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.756+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_20' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.750+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_19' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.741+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_18' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.734+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_17' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.723+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_16' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.708+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_15' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.703+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_14' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.694+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_13' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.685+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_12' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.674+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_11' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.656+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_10' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.638+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_9' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.625+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_8' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.620+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_7' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.610+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_6' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.600+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_5' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.593+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_4' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.587+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_3' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.571+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_2' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.564+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_1' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.553+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OUT567_0' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:44:12.548+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'top_fun' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[5557] ('tmp_161_cast_mid2', lenet_hls/conv.cpp:163) [5550]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[5557] ('tmp_77', lenet_hls/conv.cpp:163) [5557]  (3.02 ns)&#xD;&#xA;&#x9;'urem' operation ('tmp_78', lenet_hls/conv.cpp:163) [5560]  (3.1 ns)" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:54.950+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.48ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:54.933+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('OUT13_0_load_4', lenet_hls/conv.cpp:128) on array 'OUT13_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'OUT13_0'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:49.076+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('OUT13_0_load_8', lenet_hls/conv.cpp:217) on array 'OUT13_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'OUT13_0'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:48.553+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:279) of variable 'temp', lenet_hls/conv.cpp:279 on static variable 'OUT567_118' and 'load' operation ('OUT567_118_load_1', aesl_mux_load.120floatP.i7:286->lenet_hls/conv.cpp:278) on static variable 'OUT567_118'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.732+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:279) of variable 'temp', lenet_hls/conv.cpp:279 on static variable 'OUT567_118' and 'load' operation ('OUT567_118_load_1', aesl_mux_load.120floatP.i7:286->lenet_hls/conv.cpp:278) on static variable 'OUT567_118'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.696+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:279) of variable 'temp', lenet_hls/conv.cpp:279 on static variable 'OUT567_118' and 'load' operation ('OUT567_118_load_1', aesl_mux_load.120floatP.i7:286->lenet_hls/conv.cpp:278) on static variable 'OUT567_118'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.518+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:279) of variable 'temp', lenet_hls/conv.cpp:279 on static variable 'OUT567_118' and 'load' operation ('OUT567_118_load_1', aesl_mux_load.120floatP.i7:286->lenet_hls/conv.cpp:278) on static variable 'OUT567_118'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.509+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:279) of variable 'temp', lenet_hls/conv.cpp:279 on static variable 'OUT567_118' and 'load' operation ('OUT567_118_load_1', aesl_mux_load.120floatP.i7:286->lenet_hls/conv.cpp:278) on static variable 'OUT567_118'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.501+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:266) of variable 'tmp_156', lenet_hls/conv.cpp:266 on static variable 'OUT567_124' and 'load' operation ('OUT567_124_load_2', lenet_hls/conv.cpp:266) on static variable 'OUT567_124'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.127+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:266) of variable 'tmp_156', lenet_hls/conv.cpp:266 on static variable 'OUT567_124' and 'load' operation ('OUT567_124_load_2', lenet_hls/conv.cpp:266) on static variable 'OUT567_124'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.100+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:266) of variable 'tmp_156', lenet_hls/conv.cpp:266 on static variable 'OUT567_124' and 'load' operation ('OUT567_124_load_2', lenet_hls/conv.cpp:266) on static variable 'OUT567_124'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:47.087+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:266) of variable 'tmp_156', lenet_hls/conv.cpp:266 on static variable 'OUT567_124' and 'load' operation ('OUT567_124_load_2', lenet_hls/conv.cpp:266) on static variable 'OUT567_124'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.811+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:266) of variable 'tmp_156', lenet_hls/conv.cpp:266 on static variable 'OUT567_124' and 'load' operation ('OUT567_124_load_2', lenet_hls/conv.cpp:266) on static variable 'OUT567_124'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.798+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:266) of variable 'tmp_156', lenet_hls/conv.cpp:266 on static variable 'OUT567_124' and 'load' operation ('OUT567_124_load_2', lenet_hls/conv.cpp:266) on static variable 'OUT567_124'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.787+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:311) of variable 'tmp_123', lenet_hls/conv.cpp:311 on static variable 'OUT567_82' and 'load' operation ('OUT567_82_load', lenet_hls/conv.cpp:311) on static variable 'OUT567_82'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.189+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:311) of variable 'tmp_123', lenet_hls/conv.cpp:311 on static variable 'OUT567_82' and 'load' operation ('OUT567_82_load', lenet_hls/conv.cpp:311) on static variable 'OUT567_82'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.163+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:311) of variable 'tmp_123', lenet_hls/conv.cpp:311 on static variable 'OUT567_82' and 'load' operation ('OUT567_82_load', lenet_hls/conv.cpp:311) on static variable 'OUT567_82'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.034+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:311) of variable 'tmp_123', lenet_hls/conv.cpp:311 on static variable 'OUT567_82' and 'load' operation ('OUT567_82_load', lenet_hls/conv.cpp:311) on static variable 'OUT567_82'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.025+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'top_fun': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (lenet_hls/conv.cpp:311) of variable 'tmp_123', lenet_hls/conv.cpp:311 on static variable 'OUT567_82' and 'load' operation ('OUT567_82_load', lenet_hls/conv.cpp:311) on static variable 'OUT567_82'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:46.017+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'REG' to 'REG_r'." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:40.458+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-19.1' (lenet_hls/conv.cpp:243:23) in function 'top_fun' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:30.318+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-19.1.1' (lenet_hls/conv.cpp:245:24) in function 'top_fun' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:30.298+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-12' (lenet_hls/conv.cpp:158:21) in function 'top_fun' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:30.281+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'OUT567'  accessed through non-constant indices on dimension 1 (lenet_hls/conv.cpp:266:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:42:25.161+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1756.484 ; gain = 728.070&#xD;&#xA;Contents of report file './report/top_fun_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;| Date         : Wed Jul 29 16:08:50 2020&#xD;&#xA;| Host         : T running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/top_fun_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z020-clg484&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 94 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 148 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      1.228        0.000                      0                68331        0.208        0.000                      0                68331        3.750        0.000                       0                 26930  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              1.228        0.000                      0                68331        0.208        0.000                      0                68331        3.750        0.000                       0                 26930  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.228ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             1.228ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp17_iter1_reg/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488_reg[0]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        8.765ns  (logic 1.681ns (19.179%)  route 7.084ns (80.821%))&#xD;&#xA;  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=27003, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp17_iter1_reg/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_enable_reg_pp17_iter1_reg/Q&#xD;&#xA;                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/ap_enable_reg_pp17_iter1_reg_n_0&#xD;&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/indvar_next13_reg_18217[6]_i_4/O&#xD;&#xA;                         net (fo=118, unplaced)       0.553     3.118    bd_0_i/hls_inst/inst/indvar_next13_reg_18217[6]_i_4_n_0&#xD;&#xA;                         LUT3 (Prop_lut3_I1_O)        0.124     3.242 r  bd_0_i/hls_inst/inst/indvar_next13_reg_18217[2]_i_2/O&#xD;&#xA;                         net (fo=80, unplaced)        1.205     4.447    bd_0_i/hls_inst/inst/indvar_next13_reg_18217[2]_i_2_n_0&#xD;&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     4.571 r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[31]_i_214/O&#xD;&#xA;                         net (fo=33, unplaced)        0.974     5.545    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_648812331_out&#xD;&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     5.669 r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_54/O&#xD;&#xA;                         net (fo=1, unplaced)         1.111     6.780    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_54_n_0&#xD;&#xA;                         LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_46/O&#xD;&#xA;                         net (fo=1, unplaced)         1.111     8.015    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_46_n_0&#xD;&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     8.139 r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_15/O&#xD;&#xA;                         net (fo=1, unplaced)         0.902     9.041    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_15_n_0&#xD;&#xA;                         LUT5 (Prop_lut5_I0_O)        0.124     9.165 r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_5/O&#xD;&#xA;                         net (fo=1, unplaced)         0.449     9.614    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_5_n_0&#xD;&#xA;                         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     9.738    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488[0]_i_1_n_0&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488_reg[0]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=27003, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_phi_reg_pp17_iter1_UnifiedRetVal_i1_reg_6488_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.966    &#xD;&#xA;                         arrival time                          -9.738    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  1.228    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.208ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/IN35_1_addr_2_reg_18500_pp22_iter6_reg_reg[0]__0/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_18505_pp22_iter10_reg_reg[0]_srl4/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.293ns  (logic 0.148ns (50.439%)  route 0.145ns (49.561%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=27003, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/IN35_1_addr_2_reg_18500_pp22_iter6_reg_reg[0]__0/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/IN35_1_addr_2_reg_18500_pp22_iter6_reg_reg[0]__0/Q&#xD;&#xA;                         net (fo=2, unplaced)         0.145     0.704    bd_0_i/hls_inst/inst/IN35_5_addr_2_reg_18520_pp22_iter6_reg[0]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_18505_pp22_iter10_reg_reg[0]_srl4/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=27003, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_18505_pp22_iter10_reg_reg[0]_srl4/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_18505_pp22_iter10_reg_reg[0]_srl4&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.704    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.208    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/P/CLK&#xD;&#xA;Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/W1_0_U/top_fun_W1_0_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/W1_0_U/top_fun_W1_0_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (35 bram18) + 2 * (35 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 34046 24005 127 105 0 318 0 0 0&#xD;&#xA;HLS EXTRACTION: generated E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/report/verilog/top_fun_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xD;&#xA;Project:             lenet_hls&#xD;&#xA;Solution:            s_pipe&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Wed Jul 29 16:08:50 +0800 2020&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:          34046&#xD;&#xA;FF:           24005&#xD;&#xA;DSP:            127&#xD;&#xA;BRAM:           105&#xD;&#xA;SRL:            318&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    8.772&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/report/verilog/top_fun_export.rpt" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T16:08:50.339+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T16:07:50.960+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 808.055 ; gain = 425.672&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 872.773 ; gain = 490.391&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 872.773 ; gain = 490.391&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   208|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   208|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 882.391 ; gain = 226.289&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 882.391 ; gain = 500.008" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T16:07:50.890+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:57:46.019+0800" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 &#xD;&#xA;Wrote  : &lt;E:\lenet\HLS_prj\lenet_hls\s_pipe\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xA;VHDL Output written to : E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xA;VHDL Output written to : E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xA;VHDL Output written to : E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xA;Using BD top: bd_0_wrapper" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:57:45.691+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:57:22.520+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fun_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:57:20.711+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fun_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-29T15:57:19.068+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
