
*** Running vivado
    with args -log symbol_renderer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source symbol_renderer.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Dec 15 20:16:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source symbol_renderer.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/utils_1/imports/synth_1/symbol_renderer.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/utils_1/imports/synth_1/symbol_renderer.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top symbol_renderer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
[libprotobuf ERROR google/protobuf/wire_format_lite.cc:618] String field 'HDMetricDBGroup.name' contains invalid UTF-8 data when parsing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 174885
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2091.344 ; gain = 440.742 ; free physical = 2641 ; free virtual = 10628
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'symbol_renderer' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:26]
INFO: [Synth 8-3491] module 'vga_controller' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/vga_controller.vhd:5' bound to instance 'vga_gen' of component 'vga_controller' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:136]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-3491] module 'random_matrix' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/random_matrix.vhd:6' bound to instance 'rand_mat' of component 'random_matrix' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:143]
INFO: [Synth 8-638] synthesizing module 'random_matrix' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/random_matrix.vhd:17]
INFO: [Synth 8-3491] module 'lfsr_random' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/lfsr_random.vhd:5' bound to instance 'rand_gen' of component 'lfsr_random' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/random_matrix.vhd:35]
INFO: [Synth 8-638] synthesizing module 'lfsr_random' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/lfsr_random.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'lfsr_random' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/lfsr_random.vhd:14]
INFO: [Synth 8-3491] module 'button_pulse' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/button_pulse.vhd:6' bound to instance 'btn_edge' of component 'button_pulse' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/random_matrix.vhd:36]
INFO: [Synth 8-638] synthesizing module 'button_pulse' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/button_pulse.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'button_pulse' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/button_pulse.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'random_matrix' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/random_matrix.vhd:17]
INFO: [Synth 8-3491] module 'stake_controller' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/stake_controller.vhd:6' bound to instance 'stake_ctrl' of component 'stake_controller' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:149]
INFO: [Synth 8-638] synthesizing module 'stake_controller' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/stake_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'stake_controller' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/stake_controller.vhd:17]
INFO: [Synth 8-3491] module 'credit_system' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/credit_system.vhd:5' bound to instance 'credits' of component 'credit_system' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:155]
INFO: [Synth 8-638] synthesizing module 'credit_system' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/credit_system.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'credit_system' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/credit_system.vhd:21]
INFO: [Synth 8-3491] module 'win_animation' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/win_animation.vhd:6' bound to instance 'win_anim' of component 'win_animation' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:166]
INFO: [Synth 8-638] synthesizing module 'win_animation' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/win_animation.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'win_animation' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/win_animation.vhd:19]
INFO: [Synth 8-3491] module 'double_game' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/double_game.vhd:6' bound to instance 'double_ctrl' of component 'double_game' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:175]
INFO: [Synth 8-638] synthesizing module 'double_game' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/double_game.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'double_game' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/double_game.vhd:34]
INFO: [Synth 8-3491] module 'seven_seg_controller' declared at '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/seven_seg_controller.vhd:5' bound to instance 'display' of component 'seven_seg_controller' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:194]
INFO: [Synth 8-638] synthesizing module 'seven_seg_controller' [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/seven_seg_controller.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_controller' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/seven_seg_controller.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'symbol_renderer' (0#1) [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/symbol_renderer.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element btnU_pulse_reg was removed.  [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/stake_controller.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element btnD_pulse_reg was removed.  [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/stake_controller.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element original_winnings_reg was removed.  [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/double_game.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element win_detected_reg was removed.  [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/double_game.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element user_won_reg was removed.  [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/sources_1/new/double_game.vhd:131]
WARNING: [Synth 8-7129] Port animation_done in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[3] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[2] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[1] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[0] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port hand_winnings[15] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port hand_winnings[14] in module double_game is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.281 ; gain = 520.680 ; free physical = 2550 ; free virtual = 10542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.094 ; gain = 546.492 ; free physical = 2546 ; free virtual = 10538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.094 ; gain = 546.492 ; free physical = 2546 ; free virtual = 10538
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2197.094 ; gain = 0.000 ; free physical = 2546 ; free virtual = 10538
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/constrs_1/new/constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.srcs/constrs_1/new/constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/symbol_renderer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/symbol_renderer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.832 ; gain = 0.000 ; free physical = 2552 ; free virtual = 10544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.867 ; gain = 0.000 ; free physical = 2560 ; free virtual = 10551
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.867 ; gain = 678.266 ; free physical = 2619 ; free virtual = 10607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2336.836 ; gain = 686.234 ; free physical = 2619 ; free virtual = 10607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2336.836 ; gain = 686.234 ; free physical = 2619 ; free virtual = 10607
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'double_game'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
        double_available |                              001 |                              001
                flashing |                              010 |                              010
             show_result |                              011 |                              011
             display_win |                              100 |                              100
            display_lose |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'double_game'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2336.836 ; gain = 686.234 ; free physical = 2625 ; free virtual = 10614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 31    
+---Multipliers : 
	               4x32  Multipliers := 1     
	               5x32  Multipliers := 1     
	               3x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 1     
	   6 Input   29 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   6 Input   25 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 6     
	   6 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 46    
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP in_text_region6, operation Mode is: A*(B:0x24).
DSP Report: operator in_text_region6 is absorbed into DSP in_text_region6.
WARNING: [Synth 8-7129] Port animation_done in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[3] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[2] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[1] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port stake[0] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port hand_winnings[15] in module double_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port hand_winnings[14] in module double_game is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2336.836 ; gain = 686.234 ; free physical = 2585 ; free virtual = 10580
---------------------------------------------------------------------------------
 Sort Area is  in_text_region6_0 : 0 0 : 76 76 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|double_game | A*(B:0x24)  | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2404.836 ; gain = 754.234 ; free physical = 2513 ; free virtual = 10508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2404.836 ; gain = 754.234 ; free physical = 2509 ; free virtual = 10508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2432.883 ; gain = 782.281 ; free physical = 2486 ; free virtual = 10485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|double_game | A*B         | 30     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   136|
|3     |DSP48E1 |     1|
|4     |LUT1    |    74|
|5     |LUT2    |   223|
|6     |LUT3    |   191|
|7     |LUT4    |   166|
|8     |LUT5    |   119|
|9     |LUT6    |   185|
|10    |MUXF7   |     1|
|11    |FDCE    |   311|
|12    |FDPE    |    13|
|13    |FDRE    |     8|
|14    |IBUF    |     8|
|15    |OBUF    |    25|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.695 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2588.695 ; gain = 806.320 ; free physical = 2342 ; free virtual = 10337
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2588.703 ; gain = 938.094 ; free physical = 2342 ; free virtual = 10337
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.703 ; gain = 0.000 ; free physical = 2503 ; free virtual = 10498
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.723 ; gain = 0.000 ; free physical = 2499 ; free virtual = 10498
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c65648d8
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2644.758 ; gain = 1141.273 ; free physical = 2499 ; free virtual = 10498
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1784.205; main = 1771.645; forked = 274.778
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3325.699; main = 2644.727; forked = 963.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2668.734 ; gain = 0.000 ; free physical = 2499 ; free virtual = 10498
INFO: [Common 17-1381] The checkpoint '/home/radu/workspace/SCHOOL/PDA/PDA_master_project/PDA_PROIECT_CERCEL_SABAU.runs/synth_1/symbol_renderer.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file symbol_renderer_utilization_synth.rpt -pb symbol_renderer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 20:17:39 2025...
