<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">PACIA, PACIA1716, PACIASP, PACIAZ, PACIZA</h2><p id="desc">
      <p class="aml">Pointer Authentication Code for Instruction address, using key A. This instruction computes and inserts a pointer authentication code for an instruction address, using a modifier and key A.</p>
      <p class="aml">The address is:</p>
      <ul>
        <li>In the general-purpose register that is specified by &lt;Xd&gt; for <span class="asm-code">PACIA</span> and <span class="asm-code">PACIZA</span>.</li>
        <li>In X17, for <span class="asm-code">PACIA1716</span>.</li>
        <li>In X30, for <span class="asm-code">PACIASP</span> and <span class="asm-code">PACIAZ</span>.</li>
      </ul>
      <p class="aml">The modifier is:</p>
      <ul>
        <li>In the general-purpose register or stack pointer that is specified by &lt;Xn|SP&gt; for <span class="asm-code">PACIA</span>.</li>
        <li>The value zero, for <span class="asm-code">PACIZA</span> and <span class="asm-code">PACIAZ</span>.</li>
        <li>In X16, for <span class="asm-code">PACIA1716</span>.</li>
        <li>In SP, for <span class="asm-code">PACIASP</span>.</li>
      </ul>
    </p>
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#general">Integer</a>
       and 
      <a href="#system">System</a>
    </p>
    <h3 class="classheading"><a name="general" id="general"></a>Integer<font style="font-size:smaller;"><br />(Armv8.3)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">Z</td><td class="l">0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">PACIA<span class="bitdiff"> (Z == 0)</span></h4><p class="asm-code"><a name="PACIA_64P_dp_1src" id="PACIA_64P_dp_1src"></a>PACIA  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#xn_sp" title="64-bit general-purpose source register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a></p></div><div class="encoding"><h4 class="encoding">PACIZA<span class="bitdiff"> (Z == 1 &amp;&amp; Rn == 11111)</span></h4><p class="asm-code"><a name="PACIZA_64Z_dp_1src" id="PACIZA_64Z_dp_1src"></a>PACIZA  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a></p></div><p class="pseudocode">boolean source_is_sp = FALSE;
integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

if !<a href="shared_pseudocode.html#impl-aarch64.HavePACExt.0" title="function: boolean HavePACExt()">HavePACExt</a>() then
    UNDEFINED;

if Z == '0' then // PACIA
    if n == 31 then source_is_sp = TRUE;
else // PACIZA
    if n != 31 then UNDEFINED;</p>
    <h3 class="classheading"><a name="system" id="system"></a>System<font style="font-size:smaller;"><br />(Armv8.3)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>x</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">x</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="10"></td><td></td><td colspan="2"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4" class="droppedname">CRm</td><td colspan="3" class="droppedname">op2</td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">PACIA1716<span class="bitdiff"> (CRm == 0001 &amp;&amp; op2 == 000)</span></h4><p class="asm-code"><a name="PACIA1716_HI_hints" id="PACIA1716_HI_hints"></a>PACIA1716</p></div><div class="encoding"><h4 class="encoding">PACIASP<span class="bitdiff"> (CRm == 0011 &amp;&amp; op2 == 001)</span></h4><p class="asm-code"><a name="PACIASP_HI_hints" id="PACIASP_HI_hints"></a>PACIASP</p></div><div class="encoding"><h4 class="encoding">PACIAZ<span class="bitdiff"> (CRm == 0011 &amp;&amp; op2 == 000)</span></h4><p class="asm-code"><a name="PACIAZ_HI_hints" id="PACIAZ_HI_hints"></a>PACIAZ</p></div><p class="pseudocode">integer d;
integer n;
boolean source_is_sp = FALSE;

case CRm:op2 of
    when '0011 000'    // PACIAZ 
        d = 30;
        n = 31;
    when '0011 001'    // PACIASP
        d = 30;
        source_is_sp = TRUE;
        if <a href="shared_pseudocode.html#impl-shared.HaveBTIExt.0" title="function: boolean HaveBTIExt()">HaveBTIExt</a>() then
            // Check for branch target compatibility between PSTATE.BTYPE
            // and implicit branch target of PACIASP instruction.
            <a href="shared_pseudocode.html#impl-aarch64.SetBTypeCompatible.1" title="function: SetBTypeCompatible(boolean x)">SetBTypeCompatible</a>(<a href="shared_pseudocode.html#impl-aarch64.BTypeCompatible_PACIXSP.0" title="function: boolean BTypeCompatible_PACIXSP()">BTypeCompatible_PACIXSP</a>());

    when '0001 000'    // PACIA1716
        d = 17;
        n = 16;
    when '0001 010' SEE "PACIB";
    when '0001 100' SEE "AUTIA";
    when '0001 110' SEE "AUTIB";
    when '0011 01x' SEE "PACIB";
    when '0011 10x' SEE "AUTIA";
    when '0011 11x' SEE "AUTIB";
    when '0000 111' SEE "XPACLRI";
    otherwise SEE "HINT";</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xd&gt;</td><td><a name="xd" id="xd"></a>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn|SP&gt;</td><td><a name="xn_sp" id="xn_sp"></a>
        
          <p class="aml">Is the 64-bit name of the general-purpose source register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch64.HavePACExt.0" title="function: boolean HavePACExt()">HavePACExt</a>() then
    if source_is_sp then
        <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = <a href="shared_pseudocode.html#impl-aarch64.AddPACIA.2" title="function: bits(64) AddPACIA(bits(64) X, bits(64) Y)">AddPACIA</a>(<a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[d], <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[]);
    else
        <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = <a href="shared_pseudocode.html#impl-aarch64.AddPACIA.2" title="function: bits(64) AddPACIA(bits(64) X, bits(64) Y)">AddPACIA</a>(<a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[d], <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n]);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3
      ; Build timestamp: 2019-12-13T11:35
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
