Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Feb 26 18:17:32 2025
| Host         : navi running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           41 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |             135 |           53 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              75 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                      Enable Signal                                     |                                            Set/Reset Signal                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | reset_out_OBUF                                                                                         |                3 |              7 |         2.33 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/mem_f/bdr_t/curr_y[8]_i_1_n_0                                         | reset_out_OBUF                                                                                         |                5 |              9 |         1.80 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/dsp_gen/vtc/curr_y[10]_i_1_n_0                                        | mem_int/func_int/dsp_gen/vtc/curr_x0                                                                   |                4 |             11 |         2.75 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_0 | mem_int/func_int/dsp_gen/vtc/curr_x0                                                                   |                5 |             11 |         2.20 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/mem_f/bdr_t/curr_x[10]_i_1_n_0                                        | reset_out_OBUF                                                                                         |                4 |             11 |         2.75 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                 |                3 |             12 |         4.00 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count            | mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                 |                3 |             12 |         4.00 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/mem_f/bdr_t/curr_mem[0]_i_1_n_0                                       |                                                                                                        |                5 |             20 |         4.00 |
|  clk_wiz_0/inst/clk_out1 | mem_int/func_int/mem_f/bdr_t/data_write[2]_i_1_n_0                                     | reset_out_OBUF                                                                                         |                5 |             21 |         4.20 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                             |                9 |             22 |         2.44 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |         2.00 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        | mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                 |               21 |             58 |         2.76 |
|  clk_wiz_0/inst/clk_out1 |                                                                                        |                                                                                                        |               41 |            115 |         2.80 |
+--------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


