<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file status_status.ncd.
Design name: TOP
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.2_x64/ispfpga.
Package Status:                     Final          Version 1.41
Performance Hardware Data Status:   Final          Version 25.4
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.2.0.134</big></U></B>
Sat May 23 16:00:00 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "SYSCLK_c" 269.469000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  80.115MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/LOC[0]  (from SYSCLK_c +)
   Destination:    FF         Data in        GPIO_INST/DOUT[0]  (to SYSCLK_c +)

   Delay:              12.316ns  (19.7% logic, 80.3% route), 5 logic levels.

 Constraint Details:

     12.316ns physical path delay I2C_INST/SLICE_4 to GPIO_INST/SLICE_101 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.545ns) by 8.771ns

 Physical Path Details:

      Data path I2C_INST/SLICE_4 to GPIO_INST/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C15A.CLK to      R7C15A.Q1 I2C_INST/SLICE_4 (from SYSCLK_c)
ROUTE        19     3.880      R7C15A.Q1 to      R7C16B.B0 I2C_INST.LOC[0]
CTOF_DEL    ---     0.495      R7C16B.B0 to      R7C16B.F0 SLICE_308
ROUTE         9     2.610      R7C16B.F0 to      R9C17C.D1 OFFSET_SEL[8]
CTOF_DEL    ---     0.495      R9C17C.D1 to      R9C17C.F1 GPIO_INST/SLICE_423
ROUTE         1     1.336      R9C17C.F1 to      R9C20B.B0 GPIO_INST/DOUT_W_0_2[0]
CTOF_DEL    ---     0.495      R9C20B.B0 to      R9C20B.F0 GPIO_INST/SLICE_381
ROUTE         1     2.058      R9C20B.F0 to      R6C17D.A0 GPIO_INST/DOUT_W_0_11[0]
CTOF_DEL    ---     0.495      R6C17D.A0 to      R6C17D.F0 GPIO_INST/SLICE_101
ROUTE         1     0.000      R6C17D.F0 to     R6C17D.DI0 GPIO_INST/DOUT_W[0] (to SYSCLK_c)
                  --------
                   12.316   (19.7% logic, 80.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R7C15A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to GPIO_INST/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R6C17D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.629ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT[10]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ  (to SYSCLK_c +)

   Delay:              12.174ns  (36.2% logic, 63.8% route), 9 logic levels.

 Constraint Details:

     12.174ns physical path delay LED_CNT_INST/SLICE_87 to LED_CNT_INST/SLICE_95 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.545ns) by 8.629ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_87 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q1 LED_CNT_INST/SLICE_87 (from SYSCLK_c)
ROUTE         4     1.356       R6C9B.Q1 to      R6C12C.B1 LED_CNT_INST/CNT[10]
CTOF_DEL    ---     0.495      R6C12C.B1 to      R6C12C.F1 LED_CNT_INST/SLICE_329
ROUTE         4     1.058      R6C12C.F1 to      R5C12C.D0 LED_CNT_INST/CNT_RNIHHH51[10]
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 LED_CNT_INST/SLICE_411
ROUTE         2     1.051      R5C12C.F0 to      R5C11A.D0 LED_CNT_INST/CLK_1HZ69_0_0_o2_0
CTOF_DEL    ---     0.495      R5C11A.D0 to      R5C11A.F0 LED_CNT_INST/SLICE_341
ROUTE         1     0.986      R5C11A.F0 to      R6C11C.A1 LED_CNT_INST/N_450
CTOF_DEL    ---     0.495      R6C11C.A1 to      R6C11C.F1 LED_CNT_INST/SLICE_202
ROUTE        14     1.547      R6C11C.F1 to      R5C14A.A1 LED_CNT_INST/un11_CNT_i_i_o2[0]
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 LED_CNT_INST/SLICE_94
ROUTE         2     1.013      R5C14A.F1 to      R5C14C.B1 LED_CNT_INST/N_178_i_1
CTOF_DEL    ---     0.495      R5C14C.B1 to      R5C14C.F1 LED_CNT_INST/SLICE_343
ROUTE         1     0.315      R5C14C.F1 to      R5C14B.D1 LED_CNT_INST/CLK_4HZ220_0_0_1
CTOF_DEL    ---     0.495      R5C14B.D1 to      R5C14B.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.436      R5C14B.F1 to      R5C14B.C0 LED_CNT_INST/CLK_4HZ220
CTOF_DEL    ---     0.495      R5C14B.C0 to      R5C14B.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R5C14B.F0 to     R5C14B.DI0 LED_CNT_INST/CLK_4HZ_0 (to SYSCLK_c)
                  --------
                   12.174   (36.2% logic, 63.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to      R6C9B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R5C14B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT[7]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ  (to SYSCLK_c +)

   Delay:              12.137ns  (36.4% logic, 63.6% route), 9 logic levels.

 Constraint Details:

     12.137ns physical path delay LED_CNT_INST/SLICE_88 to LED_CNT_INST/SLICE_95 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.545ns) by 8.592ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_88 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9A.CLK to       R6C9A.Q0 LED_CNT_INST/SLICE_88 (from SYSCLK_c)
ROUTE         4     1.319       R6C9A.Q0 to      R6C12C.A1 LED_CNT_INST/CNT[7]
CTOF_DEL    ---     0.495      R6C12C.A1 to      R6C12C.F1 LED_CNT_INST/SLICE_329
ROUTE         4     1.058      R6C12C.F1 to      R5C12C.D0 LED_CNT_INST/CNT_RNIHHH51[10]
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 LED_CNT_INST/SLICE_411
ROUTE         2     1.051      R5C12C.F0 to      R5C11A.D0 LED_CNT_INST/CLK_1HZ69_0_0_o2_0
CTOF_DEL    ---     0.495      R5C11A.D0 to      R5C11A.F0 LED_CNT_INST/SLICE_341
ROUTE         1     0.986      R5C11A.F0 to      R6C11C.A1 LED_CNT_INST/N_450
CTOF_DEL    ---     0.495      R6C11C.A1 to      R6C11C.F1 LED_CNT_INST/SLICE_202
ROUTE        14     1.547      R6C11C.F1 to      R5C14A.A1 LED_CNT_INST/un11_CNT_i_i_o2[0]
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 LED_CNT_INST/SLICE_94
ROUTE         2     1.013      R5C14A.F1 to      R5C14C.B1 LED_CNT_INST/N_178_i_1
CTOF_DEL    ---     0.495      R5C14C.B1 to      R5C14C.F1 LED_CNT_INST/SLICE_343
ROUTE         1     0.315      R5C14C.F1 to      R5C14B.D1 LED_CNT_INST/CLK_4HZ220_0_0_1
CTOF_DEL    ---     0.495      R5C14B.D1 to      R5C14B.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.436      R5C14B.F1 to      R5C14B.C0 LED_CNT_INST/CLK_4HZ220
CTOF_DEL    ---     0.495      R5C14B.C0 to      R5C14B.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R5C14B.F0 to     R5C14B.DI0 LED_CNT_INST/CLK_4HZ_0 (to SYSCLK_c)
                  --------
                   12.137   (36.4% logic, 63.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to      R6C9A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R5C14B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT[9]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ  (to SYSCLK_c +)

   Delay:              12.056ns  (32.5% logic, 67.5% route), 8 logic levels.

 Constraint Details:

     12.056ns physical path delay LED_CNT_INST/SLICE_87 to LED_CNT_INST/SLICE_95 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.545ns) by 8.511ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_87 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q0 LED_CNT_INST/SLICE_87 (from SYSCLK_c)
ROUTE         6     2.791       R6C9B.Q0 to      R5C12C.A0 LED_CNT_INST/CNT[9]
CTOF_DEL    ---     0.495      R5C12C.A0 to      R5C12C.F0 LED_CNT_INST/SLICE_411
ROUTE         2     1.051      R5C12C.F0 to      R5C11A.D0 LED_CNT_INST/CLK_1HZ69_0_0_o2_0
CTOF_DEL    ---     0.495      R5C11A.D0 to      R5C11A.F0 LED_CNT_INST/SLICE_341
ROUTE         1     0.986      R5C11A.F0 to      R6C11C.A1 LED_CNT_INST/N_450
CTOF_DEL    ---     0.495      R6C11C.A1 to      R6C11C.F1 LED_CNT_INST/SLICE_202
ROUTE        14     1.547      R6C11C.F1 to      R5C14A.A1 LED_CNT_INST/un11_CNT_i_i_o2[0]
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 LED_CNT_INST/SLICE_94
ROUTE         2     1.013      R5C14A.F1 to      R5C14C.B1 LED_CNT_INST/N_178_i_1
CTOF_DEL    ---     0.495      R5C14C.B1 to      R5C14C.F1 LED_CNT_INST/SLICE_343
ROUTE         1     0.315      R5C14C.F1 to      R5C14B.D1 LED_CNT_INST/CLK_4HZ220_0_0_1
CTOF_DEL    ---     0.495      R5C14B.D1 to      R5C14B.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.436      R5C14B.F1 to      R5C14B.C0 LED_CNT_INST/CLK_4HZ220
CTOF_DEL    ---     0.495      R5C14B.C0 to      R5C14B.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R5C14B.F0 to     R5C14B.DI0 LED_CNT_INST/CLK_4HZ_0 (to SYSCLK_c)
                  --------
                   12.056   (32.5% logic, 67.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to      R6C9B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R5C14B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              LED_CNT_INST/CNT[6]  (from SYSCLK_c +)
   Destination:    FF         Data in        LED_CNT_INST/CLK_4HZ  (to SYSCLK_c +)

   Delay:              12.001ns  (36.8% logic, 63.2% route), 9 logic levels.

 Constraint Details:

     12.001ns physical path delay LED_CNT_INST/SLICE_196 to LED_CNT_INST/SLICE_95 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.545ns) by 8.456ns

 Physical Path Details:

      Data path LED_CNT_INST/SLICE_196 to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C11B.CLK to      R6C11B.Q1 LED_CNT_INST/SLICE_196 (from SYSCLK_c)
ROUTE         4     1.183      R6C11B.Q1 to      R6C12C.C1 LED_CNT_INST/CNT[6]
CTOF_DEL    ---     0.495      R6C12C.C1 to      R6C12C.F1 LED_CNT_INST/SLICE_329
ROUTE         4     1.058      R6C12C.F1 to      R5C12C.D0 LED_CNT_INST/CNT_RNIHHH51[10]
CTOF_DEL    ---     0.495      R5C12C.D0 to      R5C12C.F0 LED_CNT_INST/SLICE_411
ROUTE         2     1.051      R5C12C.F0 to      R5C11A.D0 LED_CNT_INST/CLK_1HZ69_0_0_o2_0
CTOF_DEL    ---     0.495      R5C11A.D0 to      R5C11A.F0 LED_CNT_INST/SLICE_341
ROUTE         1     0.986      R5C11A.F0 to      R6C11C.A1 LED_CNT_INST/N_450
CTOF_DEL    ---     0.495      R6C11C.A1 to      R6C11C.F1 LED_CNT_INST/SLICE_202
ROUTE        14     1.547      R6C11C.F1 to      R5C14A.A1 LED_CNT_INST/un11_CNT_i_i_o2[0]
CTOF_DEL    ---     0.495      R5C14A.A1 to      R5C14A.F1 LED_CNT_INST/SLICE_94
ROUTE         2     1.013      R5C14A.F1 to      R5C14C.B1 LED_CNT_INST/N_178_i_1
CTOF_DEL    ---     0.495      R5C14C.B1 to      R5C14C.F1 LED_CNT_INST/SLICE_343
ROUTE         1     0.315      R5C14C.F1 to      R5C14B.D1 LED_CNT_INST/CLK_4HZ220_0_0_1
CTOF_DEL    ---     0.495      R5C14B.D1 to      R5C14B.F1 LED_CNT_INST/SLICE_95
ROUTE         1     0.436      R5C14B.F1 to      R5C14B.C0 LED_CNT_INST/CLK_4HZ220
CTOF_DEL    ---     0.495      R5C14B.C0 to      R5C14B.F0 LED_CNT_INST/SLICE_95
ROUTE         1     0.000      R5C14B.F0 to     R5C14B.DI0 LED_CNT_INST/CLK_4HZ_0 (to SYSCLK_c)
                  --------
                   12.001   (36.8% logic, 63.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to LED_CNT_INST/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R6C11B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to LED_CNT_INST/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R5C14B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[18]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[17]

   Delay:              11.825ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.825ns physical path delay SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_25 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.396ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R12C8A.CLK to      R12C8A.Q1 SGPIO_INST1/SLICE_30 (from SYSCLK_c)
ROUTE         3     1.548      R12C8A.Q1 to      R11C7B.B1 SGPIO_INST1/CNT[8]
CTOF_DEL    ---     0.495      R11C7B.B1 to      R11C7B.F1 SGPIO_INST1/SLICE_323
ROUTE         1     0.436      R11C7B.F1 to      R11C7B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C7B.C0 to      R11C7B.F0 SGPIO_INST1/SLICE_323
ROUTE         1     0.744      R11C7B.F0 to      R11C8A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C8A.C1 to      R11C8A.F1 SGPIO_INST1/SLICE_322
ROUTE         1     0.693      R11C8A.F1 to      R11C8A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C8A.B0 to      R11C8A.F0 SGPIO_INST1/SLICE_322
ROUTE         1     0.986      R11C8A.F0 to      R13C8C.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8C.A1 to      R13C8C.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436      R13C8C.F1 to      R13C8C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8C.C0 to      R13C8C.F0 SGPIO_INST1/SLICE_321
ROUTE        13     3.560      R13C8C.F0 to      R12C9B.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.825   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C9B.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[22]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[21]

   Delay:              11.825ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.825ns physical path delay SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_23 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.396ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R12C8A.CLK to      R12C8A.Q1 SGPIO_INST1/SLICE_30 (from SYSCLK_c)
ROUTE         3     1.548      R12C8A.Q1 to      R11C7B.B1 SGPIO_INST1/CNT[8]
CTOF_DEL    ---     0.495      R11C7B.B1 to      R11C7B.F1 SGPIO_INST1/SLICE_323
ROUTE         1     0.436      R11C7B.F1 to      R11C7B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C7B.C0 to      R11C7B.F0 SGPIO_INST1/SLICE_323
ROUTE         1     0.744      R11C7B.F0 to      R11C8A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C8A.C1 to      R11C8A.F1 SGPIO_INST1/SLICE_322
ROUTE         1     0.693      R11C8A.F1 to      R11C8A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C8A.B0 to      R11C8A.F0 SGPIO_INST1/SLICE_322
ROUTE         1     0.986      R11C8A.F0 to      R13C8C.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8C.A1 to      R13C8C.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436      R13C8C.F1 to      R13C8C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8C.C0 to      R13C8C.F0 SGPIO_INST1/SLICE_321
ROUTE        13     3.560      R13C8C.F0 to      R12C9D.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.825   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C9D.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[8]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[7]

   Delay:              11.825ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.825ns physical path delay SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_30 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.396ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R12C8A.CLK to      R12C8A.Q1 SGPIO_INST1/SLICE_30 (from SYSCLK_c)
ROUTE         3     1.548      R12C8A.Q1 to      R11C7B.B1 SGPIO_INST1/CNT[8]
CTOF_DEL    ---     0.495      R11C7B.B1 to      R11C7B.F1 SGPIO_INST1/SLICE_323
ROUTE         1     0.436      R11C7B.F1 to      R11C7B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C7B.C0 to      R11C7B.F0 SGPIO_INST1/SLICE_323
ROUTE         1     0.744      R11C7B.F0 to      R11C8A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C8A.C1 to      R11C8A.F1 SGPIO_INST1/SLICE_322
ROUTE         1     0.693      R11C8A.F1 to      R11C8A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C8A.B0 to      R11C8A.F0 SGPIO_INST1/SLICE_322
ROUTE         1     0.986      R11C8A.F0 to      R13C8C.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8C.A1 to      R13C8C.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436      R13C8C.F1 to      R13C8C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8C.C0 to      R13C8C.F0 SGPIO_INST1/SLICE_321
ROUTE        13     3.560      R13C8C.F0 to      R12C8A.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.825   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[12]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[11]

   Delay:              11.825ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.825ns physical path delay SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_28 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.396ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R12C8A.CLK to      R12C8A.Q1 SGPIO_INST1/SLICE_30 (from SYSCLK_c)
ROUTE         3     1.548      R12C8A.Q1 to      R11C7B.B1 SGPIO_INST1/CNT[8]
CTOF_DEL    ---     0.495      R11C7B.B1 to      R11C7B.F1 SGPIO_INST1/SLICE_323
ROUTE         1     0.436      R11C7B.F1 to      R11C7B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C7B.C0 to      R11C7B.F0 SGPIO_INST1/SLICE_323
ROUTE         1     0.744      R11C7B.F0 to      R11C8A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C8A.C1 to      R11C8A.F1 SGPIO_INST1/SLICE_322
ROUTE         1     0.693      R11C8A.F1 to      R11C8A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C8A.B0 to      R11C8A.F0 SGPIO_INST1/SLICE_322
ROUTE         1     0.986      R11C8A.F0 to      R13C8C.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8C.A1 to      R13C8C.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436      R13C8C.F1 to      R13C8C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8C.C0 to      R13C8C.F0 SGPIO_INST1/SLICE_321
ROUTE        13     3.560      R13C8C.F0 to      R12C8C.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.825   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8C.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.396ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/CNT[8]  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/CNT[4]  (to SYSCLK_c +)
                   FF                        SGPIO_INST1/CNT[3]

   Delay:              11.825ns  (28.9% logic, 71.1% route), 7 logic levels.

 Constraint Details:

     11.825ns physical path delay SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_32 exceeds
      3.711ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.429ns) by 8.396ns

 Physical Path Details:

      Data path SGPIO_INST1/SLICE_30 to SGPIO_INST1/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R12C8A.CLK to      R12C8A.Q1 SGPIO_INST1/SLICE_30 (from SYSCLK_c)
ROUTE         3     1.548      R12C8A.Q1 to      R11C7B.B1 SGPIO_INST1/CNT[8]
CTOF_DEL    ---     0.495      R11C7B.B1 to      R11C7B.F1 SGPIO_INST1/SLICE_323
ROUTE         1     0.436      R11C7B.F1 to      R11C7B.C0 SGPIO_INST1/un5_CNTlto10_1
CTOF_DEL    ---     0.495      R11C7B.C0 to      R11C7B.F0 SGPIO_INST1/SLICE_323
ROUTE         1     0.744      R11C7B.F0 to      R11C8A.C1 SGPIO_INST1/un5_CNTlt14
CTOF_DEL    ---     0.495      R11C8A.C1 to      R11C8A.F1 SGPIO_INST1/SLICE_322
ROUTE         1     0.693      R11C8A.F1 to      R11C8A.B0 SGPIO_INST1/un5_CNTlt15
CTOF_DEL    ---     0.495      R11C8A.B0 to      R11C8A.F0 SGPIO_INST1/SLICE_322
ROUTE         1     0.986      R11C8A.F0 to      R13C8C.A1 SGPIO_INST1/un5_CNTlt22
CTOF_DEL    ---     0.495      R13C8C.A1 to      R13C8C.F1 SGPIO_INST1/SLICE_321
ROUTE         1     0.436      R13C8C.F1 to      R13C8C.C0 SGPIO_INST1/un5_CNTlt23
CTOF_DEL    ---     0.495      R13C8C.C0 to      R13C8C.F0 SGPIO_INST1/SLICE_321
ROUTE        13     3.560      R13C8C.F0 to      R12C7C.CE SGPIO_INST1/un7_CNT_i (to SYSCLK_c)
                  --------
                   11.825   (28.9% logic, 71.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SGPIO_INST1/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C8A.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SGPIO_INST1/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     2.379      128.PADDI to     R12C7C.CLK SYSCLK_c
                  --------
                    2.379   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  80.115MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 269.469000 MHz |             |             |
;                                       |  269.469 MHz|   80.115 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 338
   Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 14922081
Cumulative negative slack: 14904561

Constraints cover 7758 paths, 1 nets, and 3355 connections (94.7% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.2.0.134</big></U></B>
Sat May 23 16:00:01 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Status_Status.twr -gui Status_Status.ncd Status_Status.prf 
Design file:     status_status.ncd
Preference file: status_status.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SYSCLK_c" 269.469000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/NEXT_STATE_D1[0]  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/NEXT_STATE_D2[0]  (to SYSCLK_c +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_170 to SLICE_170 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path SLICE_170 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R7C11A.CLK to      R7C11A.Q0 SLICE_170 (from SYSCLK_c)
ROUTE         1     0.149      R7C11A.Q0 to      R7C11A.M1 I2C_INST/NEXT_STATE_D1_Q[0] (to SYSCLK_c)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R7C11A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R7C11A.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/RD_END1  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/RD_END2  (to SYSCLK_c +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_174 to SLICE_174 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path SLICE_174 to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R11C14D.CLK to     R11C14D.Q0 SLICE_174 (from SYSCLK_c)
ROUTE         1     0.149     R11C14D.Q0 to     R11C14D.M1 I2C_INST/RD_END1 (to SYSCLK_c)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R11C14D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R11C14D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SHIFT_DIN[7]  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/DOUT[7]  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay I2C_INST/SLICE_187 to SLICE_162 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path I2C_INST/SLICE_187 to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C14D.CLK to      R9C14D.Q1 I2C_INST/SLICE_187 (from SYSCLK_c)
ROUTE         3     0.151      R9C14D.Q1 to      R9C14B.M1 I2C_INST/SHIFT_DIN[7] (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R9C14D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R9C14B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SCL_PCLK  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/SCL_PCLKD1  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_181 to SLICE_182 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R12C16D.CLK to     R12C16D.Q0 SLICE_181 (from SYSCLK_c)
ROUTE         3     0.151     R12C16D.Q0 to     R12C16B.M0 I2C_INST/SCL_PCLK (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R12C16D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R12C16B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SCL_PCLKD1  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/SCL_PCLKD2  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_182 to SLICE_182 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_182 to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R12C16B.CLK to     R12C16B.Q0 SLICE_182 (from SYSCLK_c)
ROUTE         2     0.151     R12C16B.Q0 to     R12C16B.M1 I2C_INST/SCL_PCLKD1 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R12C16B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R12C16B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/SDA_D1  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/SDA_D2  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_183 to SLICE_183 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_183 to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R12C15B.CLK to     R12C15B.Q0 SLICE_183 (from SYSCLK_c)
ROUTE         6     0.151     R12C15B.Q0 to     R12C15B.M1 I2C_INST/SDA_D1 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R12C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R12C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST1/SCLK_D2  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST1/SCLK_D3  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_254 to SLICE_254 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_254 to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C15D.CLK to      R9C15D.Q0 SLICE_254 (from SYSCLK_c)
ROUTE         2     0.151      R9C15D.Q0 to      R9C15D.M1 SGPIO_INST1/SCLK_D2 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R9C15D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_254:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R9C15D.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SGPIO_INST2/SCLK_D2  (from SYSCLK_c +)
   Destination:    FF         Data in        SGPIO_INST2/SCLK_D3  (to SYSCLK_c +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_277 to SLICE_277 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131    R10C15B.CLK to     R10C15B.Q0 SLICE_277 (from SYSCLK_c)
ROUTE         2     0.151     R10C15B.Q0 to     R10C15B.M1 SGPIO_INST2/SCLK_D2 (to SYSCLK_c)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R10C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R10C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/PORT_CS[0]  (from SYSCLK_c +)
   Destination:    FF         Data in        I2C_INST/PORT_CSD1[0]  (to SYSCLK_c +)

   Delay:               0.284ns  (46.1% logic, 53.9% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay I2C_INST/SLICE_232 to SLICE_172 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.303ns

 Physical Path Details:

      Data path I2C_INST/SLICE_232 to SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R9C15B.CLK to      R9C15B.Q0 I2C_INST/SLICE_232 (from SYSCLK_c)
ROUTE         2     0.153      R9C15B.Q0 to     R11C15B.M0 PORT_CS[0] (to SYSCLK_c)
                  --------
                    0.284   (46.1% logic, 53.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to I2C_INST/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R9C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to    R11C15B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I2C_INST/DOUT[4]  (from SYSCLK_c +)
   Destination:    FF         Data in        GPIO_INST/GPO_A[4]  (to SYSCLK_c +)

   Delay:               0.285ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_161 to SLICE_365 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_161 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R7C13B.CLK to      R7C13B.Q0 SLICE_161 (from SYSCLK_c)
ROUTE        16     0.154      R7C13B.Q0 to      R6C13B.M0 I2C_DOUT[4] (to SYSCLK_c)
                  --------
                    0.285   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SYSCLK to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R7C13B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SYSCLK to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       338     0.840      128.PADDI to     R6C13B.CLK SYSCLK_c
                  --------
                    0.840   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SYSCLK_c" 269.469000 MHz |             |             |
;                                       |     0.000 ns|     0.299 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: SYSCLK_c   Source: SYSCLK.PAD   Loads: 338
   Covered under: FREQUENCY NET "SYSCLK_c" 269.469000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7758 paths, 1 nets, and 3355 connections (94.7% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 14922081 (setup), 0 (hold)
Cumulative negative slack: 14904561 (14904561+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
