-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111101010001000101111100101000", 1 => "00111011111101101110010010001001", 2 => "00111101010100111001110001101110", 3 => "10111100101001011001110000011000", 
    4 => "00111101010001010100000000100100", 5 => "00111101000000101011101010110100", 6 => "00111101000000000001100110111000", 7 => "00111101000110011010000101001000", 
    8 => "00111101100101000101000111110011", 9 => "00111011011000100000100001000011", 10 => "10111100100011000011111100111110", 11 => "10111100010111111010001111101111", 
    12 => "10111100101111001111011010100010", 13 => "00111101010000111011001000000111", 14 => "10111100101001001101111110011010", 15 => "10111101010100101101001010110001", 
    16 => "10111011111111110101000101110010", 17 => "00111101000010011001110001000011", 18 => "10111101000101001111111011001010", 19 => "00111100011110111110110001101111", 
    20 => "10111100110101100110001001010111", 21 => "10111101100100011001110111101100", 22 => "00111100001000110101101000000100", 23 => "10111101000011010000110010110001", 
    24 => "10111100010111111111000110100001", 25 => "10111100101000101011101111110011", 26 => "00111011110010110111101010101011", 27 => "10111100100011011001010000111000", 
    28 => "00111100000101111101011010110010", 29 => "00111011100000010100100010010100", 30 => "00111100101110001000100000101000", 31 => "00111100011011100100000100110111", 
    32 => "00111100010100000010011101011001", 33 => "10111101110000111110100011001110", 34 => "10111010001010110000101110000011", 35 => "00111101100011100001000111110000", 
    36 => "00111100111000101110010000000100", 37 => "10111101011001011111100100010101", 38 => "10111100111011110011010111011100", 39 => "10111101011110110000101101101010", 
    40 => "10111101010100111010011010111000", 41 => "00111011111010000101001110111011", 42 => "00111011111010010011110111100001", 43 => "10111101011011000001011000011100", 
    44 => "10111100111001011110100111111011", 45 => "00111001101000110100110101001110", 46 => "10111100100010010010100111110110", 47 => "10111011011100001111001010101101", 
    48 => "00111100100111111000010000111101", 49 => "10111100111000011110100100110101", 50 => "00111100000111111000000001000101", 51 => "00111100111111010010111001010010", 
    52 => "10111100110100010010011111111000", 53 => "00111101011010111100001010101001", 54 => "00111100010101001101111001010101", 55 => "10111100011111001101111110000110", 
    56 => "00111100001010000100010101111011", 57 => "00111100011000100100100100011011", 58 => "00111100011100101011101001011001", 59 => "00111101000010001000101011000100", 
    60 => "10111101001000100101111110110101", 61 => "10111100000101010001110010010101", 62 => "00111100101101110110000001011001", 63 => "00111100110001100001110111000111", 
    64 => "00111100111100100111001100000000", 65 => "10111011110110001011110111011101", 66 => "10111101100000110111100000010010", 67 => "00111100101110010101101111110101", 
    68 => "00111101000101001001011010111101", 69 => "10111101001010000111100100001110", 70 => "10111100111101101010001111101001", 71 => "00111010101111010101000111010101", 
    72 => "10111100101011101100101001011011", 73 => "10111101001010100001111111010100", 74 => "00111101001011101001000001010110", 75 => "10111101011110110010010011110001", 
    76 => "10111101000010000001110111101001", 77 => "10111100110011110111010100111010", 78 => "00111100101100010111000001111100", 79 => "10111100101010110101000001100100", 
    80 => "10111011101111011111001110101100", 81 => "10111101000100010111111101110011", 82 => "10111101010100100011010110010001", 83 => "00111100111010011110110010000111", 
    84 => "10111101001011001011101101100111", 85 => "00111100010110100101001011100001", 86 => "10111100100000000000011111011111", 87 => "00111011110100101000010001101101", 
    88 => "10111100111100101101011101110011", 89 => "10111101000000010011010101101111", 90 => "00111011101011000011110100111011", 91 => "00111101011000110111010011010111", 
    92 => "00111011101010110110111001000001", 93 => "10111100010010001011001001110000", 94 => "10111011011100110000110101010010", 95 => "10111011010100011010001110110111", 
    96 => "00111101000100100001100111100010", 97 => "10111101011111100000101110011110", 98 => "10111100011101000000101101110100", 99 => "10111101000001111110100110100110");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

