

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Mon Nov 21 06:55:59 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-cgp-example
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   122781|   123677|  1.228 ms|  1.237 ms|  122781|  123677|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711  |compute_Pipeline_VITIS_LOOP_176_3  |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_159_1   |   122780|   123676|  8770 ~ 8834|          -|          -|    14|        no|
        | + VITIS_LOOP_166_2  |     8768|     8832|    137 ~ 138|          -|          -|    64|        no|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      97|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|    2146|    2513|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1893|    -|
|Register         |        -|     -|     143|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    2289|    4503|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711  |compute_Pipeline_VITIS_LOOP_176_3  |        0|   4|  2082|  2324|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U149            |hmul_16ns_16ns_16_2_max_dsp_1      |        0|   2|    64|    34|    0|
    |mux_134_16_1_1_U160                           |mux_134_16_1_1                     |        0|   0|     0|    65|    0|
    |mux_21_16_1_1_U150                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U151                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U152                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U153                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U154                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U155                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U156                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U157                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U158                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    |mux_21_16_1_1_U159                            |mux_21_16_1_1                      |        0|   0|     0|     9|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        0|   6|  2146|  2513|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln161_fu_840_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln166_fu_862_p2   |         +|   0|  0|  14|           7|           1|
    |cmp20_fu_846_p2       |      icmp|   0|  0|   9|           4|           4|
    |empty_43_fu_906_p2    |      icmp|   0|  0|   9|           4|           3|
    |empty_44_fu_911_p2    |      icmp|   0|  0|   9|           4|           2|
    |empty_46_fu_922_p2    |      icmp|   0|  0|   9|           4|           1|
    |empty_48_fu_933_p2    |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln159_fu_834_p2  |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln166_fu_856_p2  |      icmp|   0|  0|  11|           7|           8|
    |empty_45_fu_916_p2    |        or|   0|  0|   2|           1|           1|
    |empty_47_fu_927_p2    |        or|   0|  0|   2|           1|           1|
    |empty_49_fu_938_p2    |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  97|          45|          27|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  43|          8|    1|          8|
    |i_reg_700               |   9|          2|    7|         14|
    |id_fu_168               |   9|          2|    4|          8|
    |reg_file_10_0_address0  |  20|          4|   11|         44|
    |reg_file_10_0_address1  |  14|          3|   11|         33|
    |reg_file_10_0_ce0       |  14|          3|    1|          3|
    |reg_file_10_0_ce1       |  14|          3|    1|          3|
    |reg_file_10_0_d0        |  20|          4|   16|         64|
    |reg_file_10_0_we0       |  14|          3|    1|          3|
    |reg_file_10_1_address0  |  20|          4|   11|         44|
    |reg_file_10_1_address1  |  14|          3|   11|         33|
    |reg_file_10_1_ce0       |  14|          3|    1|          3|
    |reg_file_10_1_ce1       |  14|          3|    1|          3|
    |reg_file_10_1_d0        |  20|          4|   16|         64|
    |reg_file_10_1_we0       |  14|          3|    1|          3|
    |reg_file_11_0_address0  |  20|          4|   11|         44|
    |reg_file_11_0_ce0       |  14|          3|    1|          3|
    |reg_file_11_0_ce1       |   9|          2|    1|          2|
    |reg_file_11_0_d0        |  14|          3|   16|         48|
    |reg_file_11_0_we0       |  14|          3|    1|          3|
    |reg_file_11_1_address0  |  20|          4|   11|         44|
    |reg_file_11_1_ce0       |  14|          3|    1|          3|
    |reg_file_11_1_ce1       |   9|          2|    1|          2|
    |reg_file_11_1_d0        |  14|          3|   16|         48|
    |reg_file_11_1_we0       |  14|          3|    1|          3|
    |reg_file_12_0_address0  |  20|          4|   11|         44|
    |reg_file_12_0_ce0       |  14|          3|    1|          3|
    |reg_file_12_0_ce1       |   9|          2|    1|          2|
    |reg_file_12_0_d0        |  14|          3|   16|         48|
    |reg_file_12_0_we0       |  14|          3|    1|          3|
    |reg_file_12_1_address0  |  20|          4|   11|         44|
    |reg_file_12_1_ce0       |  14|          3|    1|          3|
    |reg_file_12_1_ce1       |   9|          2|    1|          2|
    |reg_file_12_1_d0        |  14|          3|   16|         48|
    |reg_file_12_1_we0       |  14|          3|    1|          3|
    |reg_file_13_0_address0  |  20|          4|   11|         44|
    |reg_file_13_0_ce0       |  14|          3|    1|          3|
    |reg_file_13_0_ce1       |   9|          2|    1|          2|
    |reg_file_13_1_address0  |  20|          4|   11|         44|
    |reg_file_13_1_ce0       |  14|          3|    1|          3|
    |reg_file_13_1_ce1       |   9|          2|    1|          2|
    |reg_file_14_0_address0  |  20|          4|   11|         44|
    |reg_file_14_0_ce0       |  14|          3|    1|          3|
    |reg_file_14_0_ce1       |   9|          2|    1|          2|
    |reg_file_14_0_d0        |  14|          3|   16|         48|
    |reg_file_14_0_we0       |  14|          3|    1|          3|
    |reg_file_14_1_address0  |  20|          4|   11|         44|
    |reg_file_14_1_ce0       |  14|          3|    1|          3|
    |reg_file_14_1_ce1       |   9|          2|    1|          2|
    |reg_file_14_1_d0        |  14|          3|   16|         48|
    |reg_file_14_1_we0       |  14|          3|    1|          3|
    |reg_file_3_0_address0   |  14|          3|   11|         33|
    |reg_file_3_0_ce0        |  14|          3|    1|          3|
    |reg_file_3_0_d0         |  14|          3|   16|         48|
    |reg_file_3_0_we0        |  14|          3|    1|          3|
    |reg_file_3_1_address0   |  14|          3|   11|         33|
    |reg_file_3_1_ce0        |  14|          3|    1|          3|
    |reg_file_3_1_d0         |  14|          3|   16|         48|
    |reg_file_3_1_we0        |  14|          3|    1|          3|
    |reg_file_4_0_address0   |  14|          3|   11|         33|
    |reg_file_4_0_ce0        |  14|          3|    1|          3|
    |reg_file_4_0_d0         |  14|          3|   16|         48|
    |reg_file_4_0_we0        |  14|          3|    1|          3|
    |reg_file_4_1_address0   |  14|          3|   11|         33|
    |reg_file_4_1_ce0        |  14|          3|    1|          3|
    |reg_file_4_1_d0         |  14|          3|   16|         48|
    |reg_file_4_1_we0        |  14|          3|    1|          3|
    |reg_file_5_0_address0   |  20|          4|   11|         44|
    |reg_file_5_0_ce0        |  14|          3|    1|          3|
    |reg_file_5_0_d0         |  20|          4|   16|         64|
    |reg_file_5_0_we0        |  14|          3|    1|          3|
    |reg_file_5_1_address0   |  20|          4|   11|         44|
    |reg_file_5_1_ce0        |  14|          3|    1|          3|
    |reg_file_5_1_d0         |  20|          4|   16|         64|
    |reg_file_5_1_we0        |  14|          3|    1|          3|
    |reg_file_6_0_address0   |  20|          4|   11|         44|
    |reg_file_6_0_address1   |  14|          3|   11|         33|
    |reg_file_6_0_ce0        |  14|          3|    1|          3|
    |reg_file_6_0_ce1        |  14|          3|    1|          3|
    |reg_file_6_0_d0         |  20|          4|   16|         64|
    |reg_file_6_0_we0        |  14|          3|    1|          3|
    |reg_file_6_1_address0   |  20|          4|   11|         44|
    |reg_file_6_1_address1   |  14|          3|   11|         33|
    |reg_file_6_1_ce0        |  14|          3|    1|          3|
    |reg_file_6_1_ce1        |  14|          3|    1|          3|
    |reg_file_6_1_d0         |  20|          4|   16|         64|
    |reg_file_6_1_we0        |  14|          3|    1|          3|
    |reg_file_7_0_address0   |  20|          4|   11|         44|
    |reg_file_7_0_address1   |  14|          3|   11|         33|
    |reg_file_7_0_ce0        |  14|          3|    1|          3|
    |reg_file_7_0_ce1        |  14|          3|    1|          3|
    |reg_file_7_0_d0         |  20|          4|   16|         64|
    |reg_file_7_0_we0        |  14|          3|    1|          3|
    |reg_file_7_1_address0   |  20|          4|   11|         44|
    |reg_file_7_1_address1   |  14|          3|   11|         33|
    |reg_file_7_1_ce0        |  14|          3|    1|          3|
    |reg_file_7_1_ce1        |  14|          3|    1|          3|
    |reg_file_7_1_d0         |  20|          4|   16|         64|
    |reg_file_7_1_we0        |  14|          3|    1|          3|
    |reg_file_8_0_address0   |  20|          4|   11|         44|
    |reg_file_8_0_address1   |  14|          3|   11|         33|
    |reg_file_8_0_ce0        |  14|          3|    1|          3|
    |reg_file_8_0_ce1        |  14|          3|    1|          3|
    |reg_file_8_0_d0         |  20|          4|   16|         64|
    |reg_file_8_0_we0        |  14|          3|    1|          3|
    |reg_file_8_1_address0   |  20|          4|   11|         44|
    |reg_file_8_1_address1   |  14|          3|   11|         33|
    |reg_file_8_1_ce0        |  14|          3|    1|          3|
    |reg_file_8_1_ce1        |  14|          3|    1|          3|
    |reg_file_8_1_d0         |  20|          4|   16|         64|
    |reg_file_8_1_we0        |  14|          3|    1|          3|
    |reg_file_9_0_address0   |  20|          4|   11|         44|
    |reg_file_9_0_address1   |  14|          3|   11|         33|
    |reg_file_9_0_ce0        |  14|          3|    1|          3|
    |reg_file_9_0_ce1        |  14|          3|    1|          3|
    |reg_file_9_0_d0         |  20|          4|   16|         64|
    |reg_file_9_0_we0        |  14|          3|    1|          3|
    |reg_file_9_1_address0   |  20|          4|   11|         44|
    |reg_file_9_1_address1   |  14|          3|   11|         33|
    |reg_file_9_1_ce0        |  14|          3|    1|          3|
    |reg_file_9_1_ce1        |  14|          3|    1|          3|
    |reg_file_9_1_d0         |  20|          4|   16|         64|
    |reg_file_9_1_we0        |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |1893|        396|  802|       2804|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |add_ln161_reg_1124                                         |  4|   0|    4|          0|
    |add_ln166_reg_1141                                         |  7|   0|    7|          0|
    |ap_CS_fsm                                                  |  7|   0|    7|          0|
    |cmp20_reg_1129                                             |  1|   0|    1|          0|
    |empty_49_reg_1149                                          |  1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_176_3_fu_711_ap_start_reg  |  1|   0|    1|          0|
    |i_reg_700                                                  |  7|   0|    7|          0|
    |id_1_reg_1115                                              |  4|   0|    4|          0|
    |id_fu_168                                                  |  4|   0|    4|          0|
    |reg_file_10_0_addr_7_reg_1213                              |  5|   0|   11|          6|
    |reg_file_10_1_addr_7_reg_1219                              |  5|   0|   11|          6|
    |reg_file_11_0_addr_reg_1225                                |  5|   0|   11|          6|
    |reg_file_11_1_addr_reg_1230                                |  5|   0|   11|          6|
    |reg_file_12_0_addr_reg_1235                                |  5|   0|   11|          6|
    |reg_file_12_1_addr_reg_1240                                |  5|   0|   11|          6|
    |reg_file_13_0_addr_reg_1245                                |  5|   0|   11|          6|
    |reg_file_13_1_addr_reg_1250                                |  5|   0|   11|          6|
    |reg_file_14_0_addr_reg_1255                                |  5|   0|   11|          6|
    |reg_file_14_1_addr_reg_1260                                |  5|   0|   11|          6|
    |reg_file_5_0_addr_7_reg_1153                               |  5|   0|   11|          6|
    |reg_file_5_1_addr_7_reg_1159                               |  5|   0|   11|          6|
    |reg_file_6_0_addr_7_reg_1165                               |  5|   0|   11|          6|
    |reg_file_6_1_addr_7_reg_1171                               |  5|   0|   11|          6|
    |reg_file_7_0_addr_7_reg_1177                               |  5|   0|   11|          6|
    |reg_file_7_1_addr_7_reg_1183                               |  5|   0|   11|          6|
    |reg_file_8_0_addr_7_reg_1189                               |  5|   0|   11|          6|
    |reg_file_8_1_addr_7_reg_1195                               |  5|   0|   11|          6|
    |reg_file_9_0_addr_7_reg_1201                               |  5|   0|   11|          6|
    |reg_file_9_1_addr_7_reg_1207                               |  5|   0|   11|          6|
    |trunc_ln166_reg_1133                                       |  6|   0|    6|          0|
    |trunc_ln174_reg_1265                                       |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |143|   0|  263|        120|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|        compute|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|        compute|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|        compute|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|        compute|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|        compute|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|        compute|  return value|
|reg_file_1_0_address0   |  out|   11|   ap_memory|   reg_file_1_0|         array|
|reg_file_1_0_ce0        |  out|    1|   ap_memory|   reg_file_1_0|         array|
|reg_file_1_0_we0        |  out|    1|   ap_memory|   reg_file_1_0|         array|
|reg_file_1_0_d0         |  out|   16|   ap_memory|   reg_file_1_0|         array|
|reg_file_1_1_address0   |  out|   11|   ap_memory|   reg_file_1_1|         array|
|reg_file_1_1_ce0        |  out|    1|   ap_memory|   reg_file_1_1|         array|
|reg_file_1_1_we0        |  out|    1|   ap_memory|   reg_file_1_1|         array|
|reg_file_1_1_d0         |  out|   16|   ap_memory|   reg_file_1_1|         array|
|reg_file_2_0_address0   |  out|   11|   ap_memory|   reg_file_2_0|         array|
|reg_file_2_0_ce0        |  out|    1|   ap_memory|   reg_file_2_0|         array|
|reg_file_2_0_we0        |  out|    1|   ap_memory|   reg_file_2_0|         array|
|reg_file_2_0_d0         |  out|   16|   ap_memory|   reg_file_2_0|         array|
|reg_file_2_1_address0   |  out|   11|   ap_memory|   reg_file_2_1|         array|
|reg_file_2_1_ce0        |  out|    1|   ap_memory|   reg_file_2_1|         array|
|reg_file_2_1_we0        |  out|    1|   ap_memory|   reg_file_2_1|         array|
|reg_file_2_1_d0         |  out|   16|   ap_memory|   reg_file_2_1|         array|
|reg_file_3_0_address0   |  out|   11|   ap_memory|   reg_file_3_0|         array|
|reg_file_3_0_ce0        |  out|    1|   ap_memory|   reg_file_3_0|         array|
|reg_file_3_0_we0        |  out|    1|   ap_memory|   reg_file_3_0|         array|
|reg_file_3_0_d0         |  out|   16|   ap_memory|   reg_file_3_0|         array|
|reg_file_3_0_q0         |   in|   16|   ap_memory|   reg_file_3_0|         array|
|reg_file_3_1_address0   |  out|   11|   ap_memory|   reg_file_3_1|         array|
|reg_file_3_1_ce0        |  out|    1|   ap_memory|   reg_file_3_1|         array|
|reg_file_3_1_we0        |  out|    1|   ap_memory|   reg_file_3_1|         array|
|reg_file_3_1_d0         |  out|   16|   ap_memory|   reg_file_3_1|         array|
|reg_file_3_1_q0         |   in|   16|   ap_memory|   reg_file_3_1|         array|
|reg_file_4_0_address0   |  out|   11|   ap_memory|   reg_file_4_0|         array|
|reg_file_4_0_ce0        |  out|    1|   ap_memory|   reg_file_4_0|         array|
|reg_file_4_0_we0        |  out|    1|   ap_memory|   reg_file_4_0|         array|
|reg_file_4_0_d0         |  out|   16|   ap_memory|   reg_file_4_0|         array|
|reg_file_4_0_q0         |   in|   16|   ap_memory|   reg_file_4_0|         array|
|reg_file_4_1_address0   |  out|   11|   ap_memory|   reg_file_4_1|         array|
|reg_file_4_1_ce0        |  out|    1|   ap_memory|   reg_file_4_1|         array|
|reg_file_4_1_we0        |  out|    1|   ap_memory|   reg_file_4_1|         array|
|reg_file_4_1_d0         |  out|   16|   ap_memory|   reg_file_4_1|         array|
|reg_file_4_1_q0         |   in|   16|   ap_memory|   reg_file_4_1|         array|
|reg_file_5_0_address0   |  out|   11|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_ce0        |  out|    1|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_we0        |  out|    1|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_d0         |  out|   16|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_q0         |   in|   16|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_address1   |  out|   11|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_ce1        |  out|    1|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_0_q1         |   in|   16|   ap_memory|   reg_file_5_0|         array|
|reg_file_5_1_address0   |  out|   11|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_ce0        |  out|    1|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_we0        |  out|    1|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_d0         |  out|   16|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_q0         |   in|   16|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_address1   |  out|   11|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_ce1        |  out|    1|   ap_memory|   reg_file_5_1|         array|
|reg_file_5_1_q1         |   in|   16|   ap_memory|   reg_file_5_1|         array|
|reg_file_6_0_address0   |  out|   11|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_ce0        |  out|    1|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_we0        |  out|    1|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_d0         |  out|   16|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_q0         |   in|   16|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_address1   |  out|   11|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_ce1        |  out|    1|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_0_q1         |   in|   16|   ap_memory|   reg_file_6_0|         array|
|reg_file_6_1_address0   |  out|   11|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_ce0        |  out|    1|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_we0        |  out|    1|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_d0         |  out|   16|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_q0         |   in|   16|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_address1   |  out|   11|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_ce1        |  out|    1|   ap_memory|   reg_file_6_1|         array|
|reg_file_6_1_q1         |   in|   16|   ap_memory|   reg_file_6_1|         array|
|reg_file_7_0_address0   |  out|   11|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_ce0        |  out|    1|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_we0        |  out|    1|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_d0         |  out|   16|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_q0         |   in|   16|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_address1   |  out|   11|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_ce1        |  out|    1|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_0_q1         |   in|   16|   ap_memory|   reg_file_7_0|         array|
|reg_file_7_1_address0   |  out|   11|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_ce0        |  out|    1|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_we0        |  out|    1|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_d0         |  out|   16|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_q0         |   in|   16|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_address1   |  out|   11|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_ce1        |  out|    1|   ap_memory|   reg_file_7_1|         array|
|reg_file_7_1_q1         |   in|   16|   ap_memory|   reg_file_7_1|         array|
|reg_file_8_0_address0   |  out|   11|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_ce0        |  out|    1|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_we0        |  out|    1|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_d0         |  out|   16|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_q0         |   in|   16|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_address1   |  out|   11|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_ce1        |  out|    1|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_0_q1         |   in|   16|   ap_memory|   reg_file_8_0|         array|
|reg_file_8_1_address0   |  out|   11|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_ce0        |  out|    1|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_we0        |  out|    1|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_d0         |  out|   16|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_q0         |   in|   16|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_address1   |  out|   11|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_ce1        |  out|    1|   ap_memory|   reg_file_8_1|         array|
|reg_file_8_1_q1         |   in|   16|   ap_memory|   reg_file_8_1|         array|
|reg_file_9_0_address0   |  out|   11|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_ce0        |  out|    1|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_we0        |  out|    1|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_d0         |  out|   16|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_q0         |   in|   16|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_address1   |  out|   11|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_ce1        |  out|    1|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_0_q1         |   in|   16|   ap_memory|   reg_file_9_0|         array|
|reg_file_9_1_address0   |  out|   11|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_ce0        |  out|    1|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_we0        |  out|    1|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_d0         |  out|   16|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_q0         |   in|   16|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_address1   |  out|   11|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_ce1        |  out|    1|   ap_memory|   reg_file_9_1|         array|
|reg_file_9_1_q1         |   in|   16|   ap_memory|   reg_file_9_1|         array|
|reg_file_10_0_address0  |  out|   11|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_ce0       |  out|    1|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_we0       |  out|    1|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_d0        |  out|   16|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_q0        |   in|   16|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_address1  |  out|   11|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_ce1       |  out|    1|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_0_q1        |   in|   16|   ap_memory|  reg_file_10_0|         array|
|reg_file_10_1_address0  |  out|   11|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_ce0       |  out|    1|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_we0       |  out|    1|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_d0        |  out|   16|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_q0        |   in|   16|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_address1  |  out|   11|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_ce1       |  out|    1|   ap_memory|  reg_file_10_1|         array|
|reg_file_10_1_q1        |   in|   16|   ap_memory|  reg_file_10_1|         array|
|reg_file_11_0_address0  |  out|   11|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_ce0       |  out|    1|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_we0       |  out|    1|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_d0        |  out|   16|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_q0        |   in|   16|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_address1  |  out|   11|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_ce1       |  out|    1|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_0_q1        |   in|   16|   ap_memory|  reg_file_11_0|         array|
|reg_file_11_1_address0  |  out|   11|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_ce0       |  out|    1|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_we0       |  out|    1|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_d0        |  out|   16|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_q0        |   in|   16|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_address1  |  out|   11|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_ce1       |  out|    1|   ap_memory|  reg_file_11_1|         array|
|reg_file_11_1_q1        |   in|   16|   ap_memory|  reg_file_11_1|         array|
|reg_file_12_0_address0  |  out|   11|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_ce0       |  out|    1|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_we0       |  out|    1|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_d0        |  out|   16|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_q0        |   in|   16|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_address1  |  out|   11|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_ce1       |  out|    1|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_0_q1        |   in|   16|   ap_memory|  reg_file_12_0|         array|
|reg_file_12_1_address0  |  out|   11|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_ce0       |  out|    1|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_we0       |  out|    1|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_d0        |  out|   16|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_q0        |   in|   16|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_address1  |  out|   11|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_ce1       |  out|    1|   ap_memory|  reg_file_12_1|         array|
|reg_file_12_1_q1        |   in|   16|   ap_memory|  reg_file_12_1|         array|
|reg_file_13_0_address0  |  out|   11|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_ce0       |  out|    1|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_we0       |  out|    1|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_d0        |  out|   16|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_q0        |   in|   16|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_address1  |  out|   11|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_ce1       |  out|    1|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_0_q1        |   in|   16|   ap_memory|  reg_file_13_0|         array|
|reg_file_13_1_address0  |  out|   11|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_ce0       |  out|    1|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_we0       |  out|    1|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_d0        |  out|   16|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_q0        |   in|   16|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_address1  |  out|   11|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_ce1       |  out|    1|   ap_memory|  reg_file_13_1|         array|
|reg_file_13_1_q1        |   in|   16|   ap_memory|  reg_file_13_1|         array|
|reg_file_14_0_address0  |  out|   11|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_ce0       |  out|    1|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_we0       |  out|    1|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_d0        |  out|   16|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_q0        |   in|   16|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_address1  |  out|   11|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_ce1       |  out|    1|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_0_q1        |   in|   16|   ap_memory|  reg_file_14_0|         array|
|reg_file_14_1_address0  |  out|   11|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_ce0       |  out|    1|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_we0       |  out|    1|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_d0        |  out|   16|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_q0        |   in|   16|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_address1  |  out|   11|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_ce1       |  out|    1|   ap_memory|  reg_file_14_1|         array|
|reg_file_14_1_q1        |   in|   16|   ap_memory|  reg_file_14_1|         array|
|reg_file_15_0_address0  |  out|   11|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_ce0       |  out|    1|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_we0       |  out|    1|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_d0        |  out|   16|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_q0        |   in|   16|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_address1  |  out|   11|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_ce1       |  out|    1|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_0_q1        |   in|   16|   ap_memory|  reg_file_15_0|         array|
|reg_file_15_1_address0  |  out|   11|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_ce0       |  out|    1|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_we0       |  out|    1|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_d0        |  out|   16|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_q0        |   in|   16|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_address1  |  out|   11|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_ce1       |  out|    1|   ap_memory|  reg_file_15_1|         array|
|reg_file_15_1_q1        |   in|   16|   ap_memory|  reg_file_15_1|         array|
|reg_file_16_0_address0  |  out|   11|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_ce0       |  out|    1|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_we0       |  out|    1|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_d0        |  out|   16|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_q0        |   in|   16|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_address1  |  out|   11|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_ce1       |  out|    1|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_0_q1        |   in|   16|   ap_memory|  reg_file_16_0|         array|
|reg_file_16_1_address0  |  out|   11|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_ce0       |  out|    1|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_we0       |  out|    1|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_d0        |  out|   16|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_q0        |   in|   16|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_address1  |  out|   11|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_ce1       |  out|    1|   ap_memory|  reg_file_16_1|         array|
|reg_file_16_1_q1        |   in|   16|   ap_memory|  reg_file_16_1|         array|
|reg_file_17_0_address0  |  out|   11|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_ce0       |  out|    1|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_we0       |  out|    1|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_d0        |  out|   16|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_q0        |   in|   16|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_address1  |  out|   11|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_ce1       |  out|    1|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_0_q1        |   in|   16|   ap_memory|  reg_file_17_0|         array|
|reg_file_17_1_address0  |  out|   11|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_ce0       |  out|    1|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_we0       |  out|    1|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_d0        |  out|   16|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_q0        |   in|   16|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_address1  |  out|   11|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_ce1       |  out|    1|   ap_memory|  reg_file_17_1|         array|
|reg_file_17_1_q1        |   in|   16|   ap_memory|  reg_file_17_1|         array|
|reg_file_18_0_address0  |  out|   11|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_ce0       |  out|    1|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_we0       |  out|    1|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_d0        |  out|   16|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_q0        |   in|   16|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_address1  |  out|   11|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_ce1       |  out|    1|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_0_q1        |   in|   16|   ap_memory|  reg_file_18_0|         array|
|reg_file_18_1_address0  |  out|   11|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_ce0       |  out|    1|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_we0       |  out|    1|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_d0        |  out|   16|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_q0        |   in|   16|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_address1  |  out|   11|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_ce1       |  out|    1|   ap_memory|  reg_file_18_1|         array|
|reg_file_18_1_q1        |   in|   16|   ap_memory|  reg_file_18_1|         array|
|reg_file_19_0_address0  |  out|   11|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_ce0       |  out|    1|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_we0       |  out|    1|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_d0        |  out|   16|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_q0        |   in|   16|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_address1  |  out|   11|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_ce1       |  out|    1|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_0_q1        |   in|   16|   ap_memory|  reg_file_19_0|         array|
|reg_file_19_1_address0  |  out|   11|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_ce0       |  out|    1|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_we0       |  out|    1|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_d0        |  out|   16|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_q0        |   in|   16|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_address1  |  out|   11|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_ce1       |  out|    1|   ap_memory|  reg_file_19_1|         array|
|reg_file_19_1_q1        |   in|   16|   ap_memory|  reg_file_19_1|         array|
|reg_file_20_0_address0  |  out|   11|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_ce0       |  out|    1|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_we0       |  out|    1|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_d0        |  out|   16|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_q0        |   in|   16|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_address1  |  out|   11|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_ce1       |  out|    1|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_0_q1        |   in|   16|   ap_memory|  reg_file_20_0|         array|
|reg_file_20_1_address0  |  out|   11|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_ce0       |  out|    1|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_we0       |  out|    1|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_d0        |  out|   16|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_q0        |   in|   16|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_address1  |  out|   11|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_ce1       |  out|    1|   ap_memory|  reg_file_20_1|         array|
|reg_file_20_1_q1        |   in|   16|   ap_memory|  reg_file_20_1|         array|
|reg_file_21_0_address0  |  out|   11|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_ce0       |  out|    1|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_we0       |  out|    1|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_d0        |  out|   16|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_q0        |   in|   16|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_address1  |  out|   11|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_ce1       |  out|    1|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_0_q1        |   in|   16|   ap_memory|  reg_file_21_0|         array|
|reg_file_21_1_address0  |  out|   11|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_ce0       |  out|    1|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_we0       |  out|    1|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_d0        |  out|   16|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_q0        |   in|   16|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_address1  |  out|   11|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_ce1       |  out|    1|   ap_memory|  reg_file_21_1|         array|
|reg_file_21_1_q1        |   in|   16|   ap_memory|  reg_file_21_1|         array|
|reg_file_22_0_address0  |  out|   11|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_ce0       |  out|    1|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_we0       |  out|    1|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_d0        |  out|   16|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_q0        |   in|   16|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_address1  |  out|   11|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_ce1       |  out|    1|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_0_q1        |   in|   16|   ap_memory|  reg_file_22_0|         array|
|reg_file_22_1_address0  |  out|   11|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_ce0       |  out|    1|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_we0       |  out|    1|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_d0        |  out|   16|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_q0        |   in|   16|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_address1  |  out|   11|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_ce1       |  out|    1|   ap_memory|  reg_file_22_1|         array|
|reg_file_22_1_q1        |   in|   16|   ap_memory|  reg_file_22_1|         array|
|reg_file_23_0_address0  |  out|   11|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_0_ce0       |  out|    1|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_0_we0       |  out|    1|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_0_d0        |  out|   16|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_0_address1  |  out|   11|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_0_ce1       |  out|    1|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_0_q1        |   in|   16|   ap_memory|  reg_file_23_0|         array|
|reg_file_23_1_address0  |  out|   11|   ap_memory|  reg_file_23_1|         array|
|reg_file_23_1_ce0       |  out|    1|   ap_memory|  reg_file_23_1|         array|
|reg_file_23_1_we0       |  out|    1|   ap_memory|  reg_file_23_1|         array|
|reg_file_23_1_d0        |  out|   16|   ap_memory|  reg_file_23_1|         array|
|reg_file_23_1_address1  |  out|   11|   ap_memory|  reg_file_23_1|         array|
|reg_file_23_1_ce1       |  out|    1|   ap_memory|  reg_file_23_1|         array|
|reg_file_23_1_q1        |   in|   16|   ap_memory|  reg_file_23_1|         array|
+------------------------+-----+-----+------------+---------------+--------------+

