<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nds_sync_fifo_clr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nds_sync_fifo_clr'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nds_sync_fifo_clr')">nds_sync_fifo_clr</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.81</td>
<td class="s8 cl rt"><a href="mod439.html#Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod439.html#Cond" > 57.14</a></td>
<td class="s3 cl rt"><a href="mod439.html#Toggle" > 34.47</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/acpu_ss/andes_ip/macro/nds_sync_fifo_clr.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/acpu_ss/andes_ip/macro/nds_sync_fifo_clr.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140702"  onclick="showContent('inst_tag_140702')">config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></td>
<td class="s4 cl rt"> 43.55</td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140702_Line" > 77.27</a></td>
<td class="s4 cl rt"><a href="mod439.html#inst_tag_140702_Cond" > 42.86</a></td>
<td class="s1 cl rt"><a href="mod439.html#inst_tag_140702_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140704"  onclick="showContent('inst_tag_140704')">config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></td>
<td class="s4 cl rt"> 43.96</td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140704_Line" > 77.27</a></td>
<td class="s4 cl rt"><a href="mod439.html#inst_tag_140704_Cond" > 42.86</a></td>
<td class="s1 cl rt"><a href="mod439.html#inst_tag_140704_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140701"  onclick="showContent('inst_tag_140701')">config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></td>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140701_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod439.html#inst_tag_140701_Cond" > 57.14</a></td>
<td class="s0 cl rt"><a href="mod439.html#inst_tag_140701_Toggle" >  8.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140706"  onclick="showContent('inst_tag_140706')">config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></td>
<td class="s5 cl rt"> 50.68</td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140706_Line" > 77.27</a></td>
<td class="s4 cl rt"><a href="mod439.html#inst_tag_140706_Cond" > 42.86</a></td>
<td class="s3 cl rt"><a href="mod439.html#inst_tag_140706_Toggle" > 31.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140703"  onclick="showContent('inst_tag_140703')">config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></td>
<td class="s5 cl rt"> 57.17</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140703_Line" > 81.82</a></td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140703_Cond" > 71.43</a></td>
<td class="s1 cl rt"><a href="mod439.html#inst_tag_140703_Toggle" > 18.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140700"  onclick="showContent('inst_tag_140700')">config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></td>
<td class="s5 cl rt"> 58.10</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140700_Line" > 81.82</a></td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140700_Cond" > 71.43</a></td>
<td class="s2 cl rt"><a href="mod439.html#inst_tag_140700_Toggle" > 21.05</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140705"  onclick="showContent('inst_tag_140705')">config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140705_Line" > 81.82</a></td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140705_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140705_Toggle" > 85.24</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_140702'>
<hr>
<a name="inst_tag_140702"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140702" >config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.55</td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140702_Line" > 77.27</a></td>
<td class="s4 cl rt"><a href="mod439.html#inst_tag_140702_Cond" > 42.86</a></td>
<td class="s1 cl rt"><a href="mod439.html#inst_tag_140702_Toggle" > 10.53</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.55</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s1 cl rt"> 10.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.94</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s1 cl rt"> 11.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1108.html#inst_tag_329716" >u_txctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140704'>
<hr>
<a name="inst_tag_140704"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140704" >config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.96</td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140704_Line" > 77.27</a></td>
<td class="s4 cl rt"><a href="mod439.html#inst_tag_140704_Cond" > 42.86</a></td>
<td class="s1 cl rt"><a href="mod439.html#inst_tag_140704_Toggle" > 11.76</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.96</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s1 cl rt"> 11.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 16.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod81.html#inst_tag_6740" >u_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140701'>
<hr>
<a name="inst_tag_140701"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140701" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140701_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod439.html#inst_tag_140701_Cond" > 57.14</a></td>
<td class="s0 cl rt"><a href="mod439.html#inst_tag_140701_Toggle" >  8.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s0 cl rt">  8.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.07</td>
<td class="s7 cl rt"> 71.93</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s2 cl rt"> 20.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1131.html#inst_tag_336777" >u_rxctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140706'>
<hr>
<a name="inst_tag_140706"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140706" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.68</td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140706_Line" > 77.27</a></td>
<td class="s4 cl rt"><a href="mod439.html#inst_tag_140706_Cond" > 42.86</a></td>
<td class="s3 cl rt"><a href="mod439.html#inst_tag_140706_Toggle" > 31.90</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.68</td>
<td class="s7 cl rt"> 77.27</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s3 cl rt"> 31.90</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.34</td>
<td class="s4 cl rt"> 47.83</td>
<td class="s4 cl rt"> 40.95</td>
<td class="s3 cl rt"> 35.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod93.html#inst_tag_17683" >atcdmac300_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140703'>
<hr>
<a name="inst_tag_140703"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140703" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.17</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140703_Line" > 81.82</a></td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140703_Cond" > 71.43</a></td>
<td class="s1 cl rt"><a href="mod439.html#inst_tag_140703_Toggle" > 18.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.17</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 18.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.15</td>
<td class="s7 cl rt"> 70.18</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s3 cl rt"> 34.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1131.html#inst_tag_336778" >u_rxctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140700'>
<hr>
<a name="inst_tag_140700"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140700" >config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.10</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140700_Line" > 81.82</a></td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140700_Cond" > 71.43</a></td>
<td class="s2 cl rt"><a href="mod439.html#inst_tag_140700_Toggle" > 21.05</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.10</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.12</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s4 cl rt"> 42.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1108.html#inst_tag_329715" >u_txctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_140705'>
<hr>
<a name="inst_tag_140705"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_140705" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140705_Line" > 81.82</a></td>
<td class="s7 cl rt"><a href="mod439.html#inst_tag_140705_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod439.html#inst_tag_140705_Toggle" > 85.24</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 85.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.76</td>
<td class="s6 cl rt"> 63.04</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 80.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod93.html#inst_tag_17682" >atcdmac300_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nds_sync_fifo_clr'>
<a name="Line"></a>
Line Coverage for Module : <a name="1247893528"></a>
<a href="mod439.html" >nds_sync_fifo_clr</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>22</td><td>18</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1736604709"></a>
<a href="mod439.html" >nds_sync_fifo_clr ( parameter DATA_WIDTH=8,FIFO_DEPTH=32,POINTER_INDEX_WIDTH=6 + DATA_WIDTH=11,FIFO_DEPTH=32,POINTER_INDEX_WIDTH=6 + DATA_WIDTH=32,FIFO_DEPTH=32,POINTER_INDEX_WIDTH=6 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 58.10</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140700_Cond" >config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 43.55</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140702_Cond" >config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140701_Cond" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 57.17</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140703_Cond" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140705_Cond" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 50.68</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140706_Cond" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1996532277"></a>
<a href="mod439.html" >nds_sync_fifo_clr ( parameter DATA_WIDTH=8,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 43.96</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140704_Cond" >config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996532277"></a>
<a href="mod439.html" >nds_sync_fifo_clr ( parameter DATA_WIDTH=8,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.96</td>
<td class="s1 cl rt"> 11.76</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140704_Toggle" >config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">1</td>
<td class="rt">6.67  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">102</td>
<td class="rt">12</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">10</td>
<td class="rt">19.61 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">3.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">12</td>
<td class="rt">18.18 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">10</td>
<td class="rt">30.30 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">6.06  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="152549311"></a>
<a href="mod439.html" >nds_sync_fifo_clr ( parameter DATA_WIDTH=32,FIFO_DEPTH=32,POINTER_INDEX_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s8 cl rt"> 85.24</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140705_Toggle" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 50.68</td>
<td class="s3 cl rt"> 31.90</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140706_Toggle" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">210</td>
<td class="rt">179</td>
<td class="rt">85.24 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">105</td>
<td class="rt">93</td>
<td class="rt">88.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">105</td>
<td class="rt">86</td>
<td class="rt">81.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">166</td>
<td class="rt">151</td>
<td class="rt">90.96 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">83</td>
<td class="rt">77</td>
<td class="rt">92.77 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">83</td>
<td class="rt">74</td>
<td class="rt">89.16 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">28</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">12</td>
<td class="rt">54.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="271579536"></a>
<a href="mod439.html" >nds_sync_fifo_clr ( parameter DATA_WIDTH=8,FIFO_DEPTH=32,POINTER_INDEX_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.10</td>
<td class="s2 cl rt"> 21.05</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140700_Toggle" >config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 43.55</td>
<td class="s1 cl rt"> 10.53</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140702_Toggle" >config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">114</td>
<td class="rt">24</td>
<td class="rt">21.05 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">57</td>
<td class="rt">19</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">57</td>
<td class="rt">5</td>
<td class="rt">8.77  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">20</td>
<td class="rt">28.57 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">15</td>
<td class="rt">42.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="48000834"></a>
<a href="mod439.html" >nds_sync_fifo_clr ( parameter DATA_WIDTH=11,FIFO_DEPTH=32,POINTER_INDEX_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s0 cl rt">  8.73</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140701_Toggle" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.17</td>
<td class="s1 cl rt"> 18.25</td>
</tr></table>
<span class=inst><a href="mod439.html#inst_tag_140703_Toggle" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">25</td>
<td class="rt">19.84 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">21</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">4</td>
<td class="rt">6.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">82</td>
<td class="rt">21</td>
<td class="rt">25.61 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">41</td>
<td class="rt">17</td>
<td class="rt">41.46 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140702'>
<a name="inst_tag_140702_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140702" >config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140702_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140702" >config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140702_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140702" >config_ss_tb.DUT.config_ss.uart1.u_txctrl.uart_txfifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">1</td>
<td class="rt">6.67  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">114</td>
<td class="rt">12</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">57</td>
<td class="rt">10</td>
<td class="rt">17.54 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">57</td>
<td class="rt">2</td>
<td class="rt">3.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">10</td>
<td class="rt">28.57 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">5.71  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140704'>
<a name="inst_tag_140704_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140704" >config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140704_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140704" >config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140704_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140704" >config_ss_tb.DUT.config_ss.i2c_u.u_fifo.u_nds_sync_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">1</td>
<td class="rt">6.67  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">102</td>
<td class="rt">12</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">10</td>
<td class="rt">19.61 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">2</td>
<td class="rt">3.92  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">66</td>
<td class="rt">12</td>
<td class="rt">18.18 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">10</td>
<td class="rt">30.30 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">2</td>
<td class="rt">6.06  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">36</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140701'>
<a name="inst_tag_140701_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140701" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>22</td><td>18</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140701_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140701" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140701_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140701" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl.uart_rxfifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">11</td>
<td class="rt">8.73  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">8</td>
<td class="rt">12.70 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">82</td>
<td class="rt">9</td>
<td class="rt">10.98 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">41</td>
<td class="rt">6</td>
<td class="rt">14.63 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">41</td>
<td class="rt">3</td>
<td class="rt">7.32  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">2</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140706'>
<a name="inst_tag_140706_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140706" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140706_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140706" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140706_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140706" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo.nds_sync_fifo_clr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">210</td>
<td class="rt">67</td>
<td class="rt">31.90 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">105</td>
<td class="rt">34</td>
<td class="rt">32.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">105</td>
<td class="rt">33</td>
<td class="rt">31.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">166</td>
<td class="rt">67</td>
<td class="rt">40.36 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">83</td>
<td class="rt">34</td>
<td class="rt">40.96 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">83</td>
<td class="rt">33</td>
<td class="rt">39.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140703'>
<a name="inst_tag_140703_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140703" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>22</td><td>18</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140703_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140703" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140703_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140703" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl.uart_rxfifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">23</td>
<td class="rt">18.25 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">19</td>
<td class="rt">30.16 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">4</td>
<td class="rt">6.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">82</td>
<td class="rt">19</td>
<td class="rt">23.17 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">41</td>
<td class="rt">15</td>
<td class="rt">36.59 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140700'>
<a name="inst_tag_140700_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140700" >config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>22</td><td>18</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140700_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140700" >config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140700_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140700" >config_ss_tb.DUT.config_ss.uart0.u_txctrl.uart_txfifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">114</td>
<td class="rt">24</td>
<td class="rt">21.05 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">57</td>
<td class="rt">19</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">57</td>
<td class="rt">5</td>
<td class="rt">8.77  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">20</td>
<td class="rt">28.57 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">15</td>
<td class="rt">42.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">4</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_140705'>
<a name="inst_tag_140705_Line"></a>
<b>Line Coverage for Instance : <a href="mod439.html#inst_tag_140705" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>22</td><td>18</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>54</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>80</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>100</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>110</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
53                      begin
54         1/1          	if (wr)
55         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
56                      end
57                      
58                      `ifdef NO_TIMESCALE
59                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
60                      `else
61                      	`ifdef SYNTHESIS
62                      assign next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      	`else
64                      assign #0.1 next_wr_ptr = ( (wr) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
65                      	`endif
66                      `endif
67                      
68                      always @(negedge reset_n or posedge clk)
69                      begin
70         1/1               if (!reset_n)
71         1/1          	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};
72         1/1               else if (fifo_clr)
73         <font color = "red">0/1     ==>  	     wr_ptr &lt;= { POINTER_INDEX_WIDTH { 1'b0 }};</font>
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge reset_n or posedge clk)
79                      begin
80         1/1               if (!reset_n)
81         1/1                  full &lt;= 1'b0;
82         1/1               else if (fifo_clr)
83         <font color = "red">0/1     ==>          full &lt;= 1'b0;</font>
84                           else
85         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == next_rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
86                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != next_rd_ptr[POINTER_INDEX_WIDTH-1]);
87                      end
88                      
89                      `ifdef NO_TIMESCALE
90                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
91                      `else
92                      	`ifdef SYNTHESIS
93                      assign next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      	`else
95                      assign #0.1 next_rd_ptr = ( (rd) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      	`endif
97                      `endif
98                      always @(negedge reset_n or posedge clk)
99                      begin
100        1/1               if (!reset_n)
101        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
102        1/1               else if (fifo_clr)
103        <font color = "red">0/1     ==>  	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};</font>
104                          else
105        1/1          	rd_ptr &lt;= next_rd_ptr;
106                     end
107                     
108                     always @(negedge reset_n or posedge clk)
109                     begin
110        1/1               if (!reset_n)
111        1/1                  empty &lt;= 1'b1;
112        1/1               else if (fifo_clr)
113        <font color = "red">0/1     ==>          empty &lt;= 1'b1;</font>
114                          else
115        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == next_wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_140705_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod439.html#inst_tag_140705" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64
 EXPRESSION (wr ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == next_rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != next_rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (rd ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_140705_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod439.html#inst_tag_140705" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo.nds_sync_fifo_clr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">210</td>
<td class="rt">179</td>
<td class="rt">85.24 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">105</td>
<td class="rt">93</td>
<td class="rt">88.57 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">105</td>
<td class="rt">86</td>
<td class="rt">81.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">166</td>
<td class="rt">151</td>
<td class="rt">90.96 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">83</td>
<td class="rt">77</td>
<td class="rt">92.77 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">83</td>
<td class="rt">74</td>
<td class="rt">89.16 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">28</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">12</td>
<td class="rt">54.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>next_rd_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>next_wr_ptr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_140700">
    <li>
      <a href="#inst_tag_140700_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140700_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140700_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_140701">
    <li>
      <a href="#inst_tag_140701_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140701_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140701_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_140702">
    <li>
      <a href="#inst_tag_140702_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140702_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140702_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_140703">
    <li>
      <a href="#inst_tag_140703_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140703_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140703_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_140704">
    <li>
      <a href="#inst_tag_140704_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140704_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140704_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_140705">
    <li>
      <a href="#inst_tag_140705_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140705_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140705_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_140706">
    <li>
      <a href="#inst_tag_140706_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_140706_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_140706_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_nds_sync_fifo_clr">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
