[TOC]

# 概述

![1586159039035](E:\git-workspace\note\images\computermk\1586159039035.png)

cache的由来（由于CPU的访存周期越来越比DRAM快，所以才有了中间层cache）

![1586158934297](E:\git-workspace\note\images\computermk\1586158934297.png)

# DRAM芯片的内部结构

![](E:\git-workspace\note\images\computermk\1586159281921.png)

![](E:\git-workspace\note\images\computermk\1586159333431.png)

**从上图中，我们可以看到，行列的交点就是一个存储单元，每个存储单元都由一组唯一的一个行列地址指定，这样的存储单元一般由若干个比特组成，常见的有4bit，或者8bit，这就是为什么我们要用8bit作为一个byte**

**我们可以看到上面的一个DRAM中，是有8个 chip的，那么我们给定一个地址的时候，8个chip同时收到这个地址，而这8个chip都返回8bit，也就是64bit的数据**



![1586159181930](E:\git-workspace\note\images\computermk\1586159181930.png)

![1586159227259](E:\git-workspace\note\images\computermk\1586159227259.png)



# SRAM基本结构

![1586159543527](E:\git-workspace\note\images\computermk\1586159543527.png)

![1586159795448](E:\git-workspace\note\images\computermk\1586159795448.png)

![1586159938881](E:\git-workspace\note\images\computermk\1586159938881.png)

![1586159976531](E:\git-workspace\note\images\computermk\1586159976531.png)

![1586160046539](E:\git-workspace\note\images\computermk\1586160046539.png)

![1586160139755](E:\git-workspace\note\images\computermk\1586160139755.png)

# 主存的工作原理



## SDRAM内存的访问过程

sdram是同步的DRAM

![](/Users/chenyansong/Documents/note/images/computermk/image-20200407194212780.png)

![image-20200407194419285](/Users/chenyansong/Documents/note/images/computermk/image-20200407194419285.png)

![image-20200407194719502](/Users/chenyansong/Documents/note/images/computermk/image-20200407194719502.png)



# 高速缓存cache

![image-20200407200452450](/Users/chenyansong/Documents/note/images/computermk/image-20200407200452450.png)

![image-20200407200944129](/Users/chenyansong/Documents/note/images/computermk/image-20200407200944129.png)



* cache的访问过程

  ![image-20200407201316633](/Users/chenyansong/Documents/note/images/computermk/image-20200407201316633.png)

* cache的组织结构

  16字节对齐的

  ![image-20200407202314270](/Users/chenyansong/Documents/note/images/computermk/image-20200407202314270.png)

  读操作，重复表项会覆盖

  ![image-20200407202452322](/Users/chenyansong/Documents/note/images/computermk/image-20200407202452322.png)

![image-20200407202516756](/Users/chenyansong/Documents/note/images/computermk/image-20200407202516756.png)

![image-20200407202658721](/Users/chenyansong/Documents/note/images/computermk/image-20200407202658721.png)



写操作

![image-20200407203446567](/Users/chenyansong/Documents/note/images/computermk/image-20200407203446567.png)



高速缓存的设计

![image-20200407203827444](/Users/chenyansong/Documents/note/images/computermk/image-20200407203827444.png)

![image-20200407204033797](/Users/chenyansong/Documents/note/images/computermk/image-20200407204033797.png)

cache失效的原因

![image-20200407204230961](/Users/chenyansong/Documents/note/images/computermk/image-20200407204230961.png)

cache的映射策略

![image-20200407204417399](/Users/chenyansong/Documents/note/images/computermk/image-20200407204417399.png)

![image-20200407204708917](/Users/chenyansong/Documents/note/images/computermk/image-20200407204708917.png)

常见的cache替换算法

![](/Users/chenyansong/Documents/note/images/computermk/image-20200407204846017.png)



![image-20200407205124677](/Users/chenyansong/Documents/note/images/computermk/image-20200407205124677.png)

![image-20200407205202870](/Users/chenyansong/Documents/note/images/computermk/image-20200407205202870.png)

![](/Users/chenyansong/Documents/note/images/computermk/image-20200407205350373.png)