<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config5_dense_alpha>.2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_47_val

]]></Node>
<StgValue><ssdm name="data_47_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_46_val

]]></Node>
<StgValue><ssdm name="data_46_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %data_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_45_val

]]></Node>
<StgValue><ssdm name="data_45_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %data_44_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_44_val

]]></Node>
<StgValue><ssdm name="data_44_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %data_43_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_43_val

]]></Node>
<StgValue><ssdm name="data_43_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %data_42_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_42_val

]]></Node>
<StgValue><ssdm name="data_42_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %data_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_41_val

]]></Node>
<StgValue><ssdm name="data_41_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %data_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_40_val

]]></Node>
<StgValue><ssdm name="data_40_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %data_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_39_val

]]></Node>
<StgValue><ssdm name="data_39_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %data_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_38_val

]]></Node>
<StgValue><ssdm name="data_38_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %data_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_37_val

]]></Node>
<StgValue><ssdm name="data_37_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %data_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_36_val

]]></Node>
<StgValue><ssdm name="data_36_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %data_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_35_val

]]></Node>
<StgValue><ssdm name="data_35_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %data_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_34_val

]]></Node>
<StgValue><ssdm name="data_34_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %data_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_33_val

]]></Node>
<StgValue><ssdm name="data_33_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %data_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_32_val

]]></Node>
<StgValue><ssdm name="data_32_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val

]]></Node>
<StgValue><ssdm name="data_31_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val

]]></Node>
<StgValue><ssdm name="data_29_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %data_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_27_val

]]></Node>
<StgValue><ssdm name="data_27_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %data_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_26_val

]]></Node>
<StgValue><ssdm name="data_26_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:25 %data_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_25_val

]]></Node>
<StgValue><ssdm name="data_25_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:26 %data_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:27 %data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val

]]></Node>
<StgValue><ssdm name="data_23_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:28 %data_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_22_val

]]></Node>
<StgValue><ssdm name="data_22_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %data_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:30 %data_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_20_val

]]></Node>
<StgValue><ssdm name="data_20_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:31 %data_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_19_val

]]></Node>
<StgValue><ssdm name="data_19_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %data_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_18_val

]]></Node>
<StgValue><ssdm name="data_18_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:33 %data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val

]]></Node>
<StgValue><ssdm name="data_17_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val

]]></Node>
<StgValue><ssdm name="data_16_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:36 %data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:37 %data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:38 %data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:40 %data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:41 %data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:42 %data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:45 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:46 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:47 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:48 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="6" op_16_bw="16" op_17_bw="6" op_18_bw="16" op_19_bw="6" op_20_bw="16" op_21_bw="6" op_22_bw="16" op_23_bw="6" op_24_bw="16" op_25_bw="6" op_26_bw="16" op_27_bw="6" op_28_bw="16" op_29_bw="6" op_30_bw="16" op_31_bw="6" op_32_bw="16" op_33_bw="6" op_34_bw="16" op_35_bw="6" op_36_bw="16" op_37_bw="6" op_38_bw="16" op_39_bw="6" op_40_bw="16" op_41_bw="6" op_42_bw="16" op_43_bw="6" op_44_bw="16" op_45_bw="6" op_46_bw="16" op_47_bw="6" op_48_bw="16" op_49_bw="6" op_50_bw="16" op_51_bw="6" op_52_bw="16" op_53_bw="6" op_54_bw="16" op_55_bw="6" op_56_bw="16" op_57_bw="6" op_58_bw="16" op_59_bw="6" op_60_bw="16" op_61_bw="6" op_62_bw="16" op_63_bw="6" op_64_bw="16" op_65_bw="6" op_66_bw="16" op_67_bw="6" op_68_bw="16" op_69_bw="6" op_70_bw="16" op_71_bw="6" op_72_bw="16" op_73_bw="6" op_74_bw="16" op_75_bw="6" op_76_bw="16" op_77_bw="6" op_78_bw="16" op_79_bw="6" op_80_bw="16" op_81_bw="6" op_82_bw="16" op_83_bw="6" op_84_bw="16" op_85_bw="6" op_86_bw="16" op_87_bw="16" op_88_bw="6">
<![CDATA[
entry:51 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i6, i6 0, i16 %data_0_val_read, i6 1, i16 %data_1_val_read, i6 2, i16 %data_2_val_read, i6 3, i16 %data_3_val_read, i6 4, i16 %data_4_val_read, i6 5, i16 %data_5_val_read, i6 6, i16 %data_6_val_read, i6 7, i16 %data_7_val_read, i6 8, i16 %data_8_val_read, i6 9, i16 %data_9_val_read, i6 10, i16 %data_10_val_read, i6 11, i16 %data_11_val_read, i6 12, i16 %data_12_val_read, i6 13, i16 %data_13_val_read, i6 14, i16 %data_14_val_read, i6 15, i16 %data_15_val_read, i6 16, i16 %data_16_val_read, i6 17, i16 %data_17_val_read, i6 18, i16 %data_18_val_read, i6 19, i16 %data_19_val_read, i6 20, i16 %data_20_val_read, i6 21, i16 %data_21_val_read, i6 22, i16 %data_22_val_read, i6 23, i16 %data_23_val_read, i6 24, i16 %data_24_val_read, i6 25, i16 %data_25_val_read, i6 26, i16 %data_26_val_read, i6 27, i16 %data_27_val_read, i6 28, i16 %data_28_val_read, i6 29, i16 %data_29_val_read, i6 30, i16 %data_30_val_read, i6 31, i16 %data_31_val_read, i6 32, i16 %data_32_val_read, i6 33, i16 %data_33_val_read, i6 34, i16 %data_34_val_read, i6 35, i16 %data_35_val_read, i6 36, i16 %data_36_val_read, i6 37, i16 %data_37_val_read, i6 38, i16 %data_38_val_read, i6 39, i16 %data_39_val_read, i6 40, i16 %data_40_val_read, i6 41, i16 %data_41_val_read, i6 42, i16 %data_42_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="16">
<![CDATA[
entry:52 %sext_ln73 = sext i16 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:53 %mul_ln42 = mul i26 %sext_ln73, i26 67107711

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:55 %mul_ln42_106 = mul i26 %sext_ln73, i26 67107683

]]></Node>
<StgValue><ssdm name="mul_ln42_106"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_106, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="6" op_16_bw="16" op_17_bw="6" op_18_bw="16" op_19_bw="6" op_20_bw="16" op_21_bw="6" op_22_bw="16" op_23_bw="6" op_24_bw="16" op_25_bw="6" op_26_bw="16" op_27_bw="6" op_28_bw="16" op_29_bw="6" op_30_bw="16" op_31_bw="6" op_32_bw="16" op_33_bw="6" op_34_bw="16" op_35_bw="6" op_36_bw="16" op_37_bw="6" op_38_bw="16" op_39_bw="6" op_40_bw="16" op_41_bw="6" op_42_bw="16" op_43_bw="6" op_44_bw="16" op_45_bw="6" op_46_bw="16" op_47_bw="6" op_48_bw="16" op_49_bw="6" op_50_bw="16" op_51_bw="6" op_52_bw="16" op_53_bw="6" op_54_bw="16" op_55_bw="6" op_56_bw="16" op_57_bw="6" op_58_bw="16" op_59_bw="6" op_60_bw="16" op_61_bw="6" op_62_bw="16" op_63_bw="6" op_64_bw="16" op_65_bw="6" op_66_bw="16" op_67_bw="6" op_68_bw="16" op_69_bw="6" op_70_bw="16" op_71_bw="6" op_72_bw="16" op_73_bw="6" op_74_bw="16" op_75_bw="6" op_76_bw="16" op_77_bw="6" op_78_bw="16" op_79_bw="6" op_80_bw="16" op_81_bw="6" op_82_bw="16" op_83_bw="6" op_84_bw="16" op_85_bw="6" op_86_bw="16" op_87_bw="16" op_88_bw="6">
<![CDATA[
entry:57 %a_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i6, i6 0, i16 %data_1_val_read, i6 1, i16 %data_2_val_read, i6 2, i16 %data_3_val_read, i6 3, i16 %data_4_val_read, i6 4, i16 %data_5_val_read, i6 5, i16 %data_6_val_read, i6 6, i16 %data_7_val_read, i6 7, i16 %data_8_val_read, i6 8, i16 %data_9_val_read, i6 9, i16 %data_10_val_read, i6 10, i16 %data_11_val_read, i6 11, i16 %data_12_val_read, i6 12, i16 %data_13_val_read, i6 13, i16 %data_14_val_read, i6 14, i16 %data_15_val_read, i6 15, i16 %data_16_val_read, i6 16, i16 %data_17_val_read, i6 17, i16 %data_18_val_read, i6 18, i16 %data_19_val_read, i6 19, i16 %data_20_val_read, i6 20, i16 %data_21_val_read, i6 21, i16 %data_22_val_read, i6 22, i16 %data_23_val_read, i6 23, i16 %data_24_val_read, i6 24, i16 %data_25_val_read, i6 25, i16 %data_26_val_read, i6 26, i16 %data_27_val_read, i6 27, i16 %data_28_val_read, i6 28, i16 %data_29_val_read, i6 29, i16 %data_30_val_read, i6 30, i16 %data_31_val_read, i6 31, i16 %data_32_val_read, i6 32, i16 %data_33_val_read, i6 33, i16 %data_34_val_read, i6 34, i16 %data_35_val_read, i6 35, i16 %data_36_val_read, i6 36, i16 %data_37_val_read, i6 37, i16 %data_38_val_read, i6 38, i16 %data_39_val_read, i6 39, i16 %data_40_val_read, i6 40, i16 %data_41_val_read, i6 41, i16 %data_42_val_read, i6 42, i16 %data_43_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_28"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="16">
<![CDATA[
entry:58 %sext_ln70 = sext i16 %a_28

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="16">
<![CDATA[
entry:59 %sext_ln70_1 = sext i16 %a_28

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:60 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %a_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="24">
<![CDATA[
entry:61 %sext_ln73_159 = sext i24 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73_159"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:62 %sub_ln73 = sub i25 0, i25 %sext_ln73_159

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:63 %sub_ln73_1 = sub i25 %sub_ln73, i25 %sext_ln70_1

]]></Node>
<StgValue><ssdm name="sub_ln73_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %trunc_ln42_103 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln73_1, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_103"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="15">
<![CDATA[
entry:65 %sext_ln42 = sext i15 %trunc_ln42_103

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:66 %mul_ln73 = mul i26 %sext_ln70, i26 67108419

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %trunc_ln42_104 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_104"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="6" op_16_bw="16" op_17_bw="6" op_18_bw="16" op_19_bw="6" op_20_bw="16" op_21_bw="6" op_22_bw="16" op_23_bw="6" op_24_bw="16" op_25_bw="6" op_26_bw="16" op_27_bw="6" op_28_bw="16" op_29_bw="6" op_30_bw="16" op_31_bw="6" op_32_bw="16" op_33_bw="6" op_34_bw="16" op_35_bw="6" op_36_bw="16" op_37_bw="6" op_38_bw="16" op_39_bw="6" op_40_bw="16" op_41_bw="6" op_42_bw="16" op_43_bw="6" op_44_bw="16" op_45_bw="6" op_46_bw="16" op_47_bw="6" op_48_bw="16" op_49_bw="6" op_50_bw="16" op_51_bw="6" op_52_bw="16" op_53_bw="6" op_54_bw="16" op_55_bw="6" op_56_bw="16" op_57_bw="6" op_58_bw="16" op_59_bw="6" op_60_bw="16" op_61_bw="6" op_62_bw="16" op_63_bw="6" op_64_bw="16" op_65_bw="6" op_66_bw="16" op_67_bw="6" op_68_bw="16" op_69_bw="6" op_70_bw="16" op_71_bw="6" op_72_bw="16" op_73_bw="6" op_74_bw="16" op_75_bw="6" op_76_bw="16" op_77_bw="6" op_78_bw="16" op_79_bw="6" op_80_bw="16" op_81_bw="6" op_82_bw="16" op_83_bw="6" op_84_bw="16" op_85_bw="6" op_86_bw="16" op_87_bw="16" op_88_bw="6">
<![CDATA[
entry:68 %a_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i6, i6 0, i16 %data_2_val_read, i6 1, i16 %data_3_val_read, i6 2, i16 %data_4_val_read, i6 3, i16 %data_5_val_read, i6 4, i16 %data_6_val_read, i6 5, i16 %data_7_val_read, i6 6, i16 %data_8_val_read, i6 7, i16 %data_9_val_read, i6 8, i16 %data_10_val_read, i6 9, i16 %data_11_val_read, i6 10, i16 %data_12_val_read, i6 11, i16 %data_13_val_read, i6 12, i16 %data_14_val_read, i6 13, i16 %data_15_val_read, i6 14, i16 %data_16_val_read, i6 15, i16 %data_17_val_read, i6 16, i16 %data_18_val_read, i6 17, i16 %data_19_val_read, i6 18, i16 %data_20_val_read, i6 19, i16 %data_21_val_read, i6 20, i16 %data_22_val_read, i6 21, i16 %data_23_val_read, i6 22, i16 %data_24_val_read, i6 23, i16 %data_25_val_read, i6 24, i16 %data_26_val_read, i6 25, i16 %data_27_val_read, i6 26, i16 %data_28_val_read, i6 27, i16 %data_29_val_read, i6 28, i16 %data_30_val_read, i6 29, i16 %data_31_val_read, i6 30, i16 %data_32_val_read, i6 31, i16 %data_33_val_read, i6 32, i16 %data_34_val_read, i6 33, i16 %data_35_val_read, i6 34, i16 %data_36_val_read, i6 35, i16 %data_37_val_read, i6 36, i16 %data_38_val_read, i6 37, i16 %data_39_val_read, i6 38, i16 %data_40_val_read, i6 39, i16 %data_41_val_read, i6 40, i16 %data_42_val_read, i6 41, i16 %data_43_val_read, i6 42, i16 %data_44_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_29"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="26" op_0_bw="16">
<![CDATA[
entry:69 %sext_ln73_160 = sext i16 %a_29

]]></Node>
<StgValue><ssdm name="sext_ln73_160"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:70 %mul_ln42_107 = mul i26 %sext_ln73_160, i26 869

]]></Node>
<StgValue><ssdm name="mul_ln42_107"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %trunc_ln42_105 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_107, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_105"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:72 %mul_ln42_108 = mul i26 %sext_ln73_160, i26 708

]]></Node>
<StgValue><ssdm name="mul_ln42_108"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %trunc_ln42_106 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_108, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_106"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="6" op_16_bw="16" op_17_bw="6" op_18_bw="16" op_19_bw="6" op_20_bw="16" op_21_bw="6" op_22_bw="16" op_23_bw="6" op_24_bw="16" op_25_bw="6" op_26_bw="16" op_27_bw="6" op_28_bw="16" op_29_bw="6" op_30_bw="16" op_31_bw="6" op_32_bw="16" op_33_bw="6" op_34_bw="16" op_35_bw="6" op_36_bw="16" op_37_bw="6" op_38_bw="16" op_39_bw="6" op_40_bw="16" op_41_bw="6" op_42_bw="16" op_43_bw="6" op_44_bw="16" op_45_bw="6" op_46_bw="16" op_47_bw="6" op_48_bw="16" op_49_bw="6" op_50_bw="16" op_51_bw="6" op_52_bw="16" op_53_bw="6" op_54_bw="16" op_55_bw="6" op_56_bw="16" op_57_bw="6" op_58_bw="16" op_59_bw="6" op_60_bw="16" op_61_bw="6" op_62_bw="16" op_63_bw="6" op_64_bw="16" op_65_bw="6" op_66_bw="16" op_67_bw="6" op_68_bw="16" op_69_bw="6" op_70_bw="16" op_71_bw="6" op_72_bw="16" op_73_bw="6" op_74_bw="16" op_75_bw="6" op_76_bw="16" op_77_bw="6" op_78_bw="16" op_79_bw="6" op_80_bw="16" op_81_bw="6" op_82_bw="16" op_83_bw="6" op_84_bw="16" op_85_bw="6" op_86_bw="16" op_87_bw="16" op_88_bw="6">
<![CDATA[
entry:74 %a_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i6, i6 0, i16 %data_3_val_read, i6 1, i16 %data_4_val_read, i6 2, i16 %data_5_val_read, i6 3, i16 %data_6_val_read, i6 4, i16 %data_7_val_read, i6 5, i16 %data_8_val_read, i6 6, i16 %data_9_val_read, i6 7, i16 %data_10_val_read, i6 8, i16 %data_11_val_read, i6 9, i16 %data_12_val_read, i6 10, i16 %data_13_val_read, i6 11, i16 %data_14_val_read, i6 12, i16 %data_15_val_read, i6 13, i16 %data_16_val_read, i6 14, i16 %data_17_val_read, i6 15, i16 %data_18_val_read, i6 16, i16 %data_19_val_read, i6 17, i16 %data_20_val_read, i6 18, i16 %data_21_val_read, i6 19, i16 %data_22_val_read, i6 20, i16 %data_23_val_read, i6 21, i16 %data_24_val_read, i6 22, i16 %data_25_val_read, i6 23, i16 %data_26_val_read, i6 24, i16 %data_27_val_read, i6 25, i16 %data_28_val_read, i6 26, i16 %data_29_val_read, i6 27, i16 %data_30_val_read, i6 28, i16 %data_31_val_read, i6 29, i16 %data_32_val_read, i6 30, i16 %data_33_val_read, i6 31, i16 %data_34_val_read, i6 32, i16 %data_35_val_read, i6 33, i16 %data_36_val_read, i6 34, i16 %data_37_val_read, i6 35, i16 %data_38_val_read, i6 36, i16 %data_39_val_read, i6 37, i16 %data_40_val_read, i6 38, i16 %data_41_val_read, i6 39, i16 %data_42_val_read, i6 40, i16 %data_43_val_read, i6 41, i16 %data_44_val_read, i6 42, i16 %data_45_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_30"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="16">
<![CDATA[
entry:75 %sext_ln42_1 = sext i16 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:76 %mul_ln73_1 = mul i26 %sext_ln42_1, i26 67108540

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:77 %trunc_ln42_107 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_107"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:78 %mul_ln42_109 = mul i26 %sext_ln42_1, i26 67106698

]]></Node>
<StgValue><ssdm name="mul_ln42_109"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln42_108 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_109, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_108"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="6" op_16_bw="16" op_17_bw="6" op_18_bw="16" op_19_bw="6" op_20_bw="16" op_21_bw="6" op_22_bw="16" op_23_bw="6" op_24_bw="16" op_25_bw="6" op_26_bw="16" op_27_bw="6" op_28_bw="16" op_29_bw="6" op_30_bw="16" op_31_bw="6" op_32_bw="16" op_33_bw="6" op_34_bw="16" op_35_bw="6" op_36_bw="16" op_37_bw="6" op_38_bw="16" op_39_bw="6" op_40_bw="16" op_41_bw="6" op_42_bw="16" op_43_bw="6" op_44_bw="16" op_45_bw="6" op_46_bw="16" op_47_bw="6" op_48_bw="16" op_49_bw="6" op_50_bw="16" op_51_bw="6" op_52_bw="16" op_53_bw="6" op_54_bw="16" op_55_bw="6" op_56_bw="16" op_57_bw="6" op_58_bw="16" op_59_bw="6" op_60_bw="16" op_61_bw="6" op_62_bw="16" op_63_bw="6" op_64_bw="16" op_65_bw="6" op_66_bw="16" op_67_bw="6" op_68_bw="16" op_69_bw="6" op_70_bw="16" op_71_bw="6" op_72_bw="16" op_73_bw="6" op_74_bw="16" op_75_bw="6" op_76_bw="16" op_77_bw="6" op_78_bw="16" op_79_bw="6" op_80_bw="16" op_81_bw="6" op_82_bw="16" op_83_bw="6" op_84_bw="16" op_85_bw="6" op_86_bw="16" op_87_bw="16" op_88_bw="6">
<![CDATA[
entry:80 %a_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i6, i6 0, i16 %data_4_val_read, i6 1, i16 %data_5_val_read, i6 2, i16 %data_6_val_read, i6 3, i16 %data_7_val_read, i6 4, i16 %data_8_val_read, i6 5, i16 %data_9_val_read, i6 6, i16 %data_10_val_read, i6 7, i16 %data_11_val_read, i6 8, i16 %data_12_val_read, i6 9, i16 %data_13_val_read, i6 10, i16 %data_14_val_read, i6 11, i16 %data_15_val_read, i6 12, i16 %data_16_val_read, i6 13, i16 %data_17_val_read, i6 14, i16 %data_18_val_read, i6 15, i16 %data_19_val_read, i6 16, i16 %data_20_val_read, i6 17, i16 %data_21_val_read, i6 18, i16 %data_22_val_read, i6 19, i16 %data_23_val_read, i6 20, i16 %data_24_val_read, i6 21, i16 %data_25_val_read, i6 22, i16 %data_26_val_read, i6 23, i16 %data_27_val_read, i6 24, i16 %data_28_val_read, i6 25, i16 %data_29_val_read, i6 26, i16 %data_30_val_read, i6 27, i16 %data_31_val_read, i6 28, i16 %data_32_val_read, i6 29, i16 %data_33_val_read, i6 30, i16 %data_34_val_read, i6 31, i16 %data_35_val_read, i6 32, i16 %data_36_val_read, i6 33, i16 %data_37_val_read, i6 34, i16 %data_38_val_read, i6 35, i16 %data_39_val_read, i6 36, i16 %data_40_val_read, i6 37, i16 %data_41_val_read, i6 38, i16 %data_42_val_read, i6 39, i16 %data_43_val_read, i6 40, i16 %data_44_val_read, i6 41, i16 %data_45_val_read, i6 42, i16 %data_46_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_31"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="16">
<![CDATA[
entry:81 %sext_ln42_2 = sext i16 %a_31

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:82 %mul_ln73_2 = mul i26 %sext_ln42_2, i26 330

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %trunc_ln42_109 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_109"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:84 %mul_ln42_110 = mul i26 %sext_ln42_2, i26 67107570

]]></Node>
<StgValue><ssdm name="mul_ln42_110"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln42_110 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_110, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_110"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="6" op_2_bw="16" op_3_bw="6" op_4_bw="16" op_5_bw="6" op_6_bw="16" op_7_bw="6" op_8_bw="16" op_9_bw="6" op_10_bw="16" op_11_bw="6" op_12_bw="16" op_13_bw="6" op_14_bw="16" op_15_bw="6" op_16_bw="16" op_17_bw="6" op_18_bw="16" op_19_bw="6" op_20_bw="16" op_21_bw="6" op_22_bw="16" op_23_bw="6" op_24_bw="16" op_25_bw="6" op_26_bw="16" op_27_bw="6" op_28_bw="16" op_29_bw="6" op_30_bw="16" op_31_bw="6" op_32_bw="16" op_33_bw="6" op_34_bw="16" op_35_bw="6" op_36_bw="16" op_37_bw="6" op_38_bw="16" op_39_bw="6" op_40_bw="16" op_41_bw="6" op_42_bw="16" op_43_bw="6" op_44_bw="16" op_45_bw="6" op_46_bw="16" op_47_bw="6" op_48_bw="16" op_49_bw="6" op_50_bw="16" op_51_bw="6" op_52_bw="16" op_53_bw="6" op_54_bw="16" op_55_bw="6" op_56_bw="16" op_57_bw="6" op_58_bw="16" op_59_bw="6" op_60_bw="16" op_61_bw="6" op_62_bw="16" op_63_bw="6" op_64_bw="16" op_65_bw="6" op_66_bw="16" op_67_bw="6" op_68_bw="16" op_69_bw="6" op_70_bw="16" op_71_bw="6" op_72_bw="16" op_73_bw="6" op_74_bw="16" op_75_bw="6" op_76_bw="16" op_77_bw="6" op_78_bw="16" op_79_bw="6" op_80_bw="16" op_81_bw="6" op_82_bw="16" op_83_bw="6" op_84_bw="16" op_85_bw="6" op_86_bw="16" op_87_bw="16" op_88_bw="6">
<![CDATA[
entry:86 %a_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.43i16.i16.i6, i6 0, i16 %data_5_val_read, i6 1, i16 %data_6_val_read, i6 2, i16 %data_7_val_read, i6 3, i16 %data_8_val_read, i6 4, i16 %data_9_val_read, i6 5, i16 %data_10_val_read, i6 6, i16 %data_11_val_read, i6 7, i16 %data_12_val_read, i6 8, i16 %data_13_val_read, i6 9, i16 %data_14_val_read, i6 10, i16 %data_15_val_read, i6 11, i16 %data_16_val_read, i6 12, i16 %data_17_val_read, i6 13, i16 %data_18_val_read, i6 14, i16 %data_19_val_read, i6 15, i16 %data_20_val_read, i6 16, i16 %data_21_val_read, i6 17, i16 %data_22_val_read, i6 18, i16 %data_23_val_read, i6 19, i16 %data_24_val_read, i6 20, i16 %data_25_val_read, i6 21, i16 %data_26_val_read, i6 22, i16 %data_27_val_read, i6 23, i16 %data_28_val_read, i6 24, i16 %data_29_val_read, i6 25, i16 %data_30_val_read, i6 26, i16 %data_31_val_read, i6 27, i16 %data_32_val_read, i6 28, i16 %data_33_val_read, i6 29, i16 %data_34_val_read, i6 30, i16 %data_35_val_read, i6 31, i16 %data_36_val_read, i6 32, i16 %data_37_val_read, i6 33, i16 %data_38_val_read, i6 34, i16 %data_39_val_read, i6 35, i16 %data_40_val_read, i6 36, i16 %data_41_val_read, i6 37, i16 %data_42_val_read, i6 38, i16 %data_43_val_read, i6 39, i16 %data_44_val_read, i6 40, i16 %data_45_val_read, i6 41, i16 %data_46_val_read, i6 42, i16 %data_47_val_read, i16 0, i6 %idx_read

]]></Node>
<StgValue><ssdm name="a_32"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="16">
<![CDATA[
entry:87 %sext_ln70_2 = sext i16 %a_32

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:88 %mul_ln73_3 = mul i26 %sext_ln70_2, i26 358

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %trunc_ln42_111 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_3, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_111"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:90 %mul_ln73_4 = mul i26 %sext_ln70_2, i26 315

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:91 %trunc_ln42_112 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_4, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_112"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:92 %add_ln58 = add i16 %trunc_ln, i16 %trunc_ln42_105

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:93 %add_ln58_78 = add i16 %add_ln58, i16 %sext_ln42

]]></Node>
<StgValue><ssdm name="add_ln58_78"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:94 %add_ln58_79 = add i16 %trunc_ln42_109, i16 %trunc_ln42_111

]]></Node>
<StgValue><ssdm name="add_ln58_79"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:95 %add_ln58_80 = add i16 %add_ln58_79, i16 %trunc_ln42_107

]]></Node>
<StgValue><ssdm name="add_ln58_80"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:96 %add_ln58_81 = add i16 %add_ln58_80, i16 %add_ln58_78

]]></Node>
<StgValue><ssdm name="add_ln58_81"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:97 %add_ln58_82 = add i16 %trunc_ln42_s, i16 %trunc_ln42_106

]]></Node>
<StgValue><ssdm name="add_ln58_82"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:98 %add_ln58_83 = add i16 %add_ln58_82, i16 %trunc_ln42_104

]]></Node>
<StgValue><ssdm name="add_ln58_83"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:99 %add_ln58_84 = add i16 %trunc_ln42_110, i16 %trunc_ln42_112

]]></Node>
<StgValue><ssdm name="add_ln58_84"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:100 %add_ln58_85 = add i16 %add_ln58_84, i16 %trunc_ln42_108

]]></Node>
<StgValue><ssdm name="add_ln58_85"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:101 %add_ln58_86 = add i16 %add_ln58_85, i16 %add_ln58_83

]]></Node>
<StgValue><ssdm name="add_ln58_86"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:102 %mrv = insertvalue i32 <undef>, i16 %add_ln58_81

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:103 %mrv_1 = insertvalue i32 %mrv, i16 %add_ln58_86

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32">
<![CDATA[
entry:104 %ret_ln68 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
