@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\serial_tx.vhd":85:2:85:3|Register bit RET_STATE[21] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\serial_tx.vhd":85:2:85:3|Register bit RET_STATE[22] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\main_sequencer.vhd":99:2:99:3|Register bit CONTROL.RET_STATE[0] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\main_sequencer.vhd":99:2:99:3|Register bit CONTROL.RET_STATE[1] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\main_sequencer.vhd":99:2:99:3|Register bit CONTROL.RET_STATE[3] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\main_sequencer.vhd":99:2:99:3|Register bit CONTROL.RET_STATE[4] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\main_sequencer.vhd":99:2:99:3|Register bit CONTROL.RET_STATE[5] is always 0, optimizing ...
@W: MO160 :"f:\0_all_libero_project\cern_lhcb\lvregul_dig_cntl\hdl\main_sequencer.vhd":99:2:99:3|Register bit CONTROL.RET_STATE[13] is always 0, optimizing ...
