[SETTINGS]
UUT_module%fifo_sync_8bit%
TB_module%fifo_sync_8bit_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\aldec\DMM_top\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%fifo_sync_8bit_TB.v%
MACRO_FILE%fifo_sync_8bit_TB_runtest.do%
UUT_module_FILE%IceBreak_Test/RAM_Fifo/fifo_sync.v%
LIBRARY_NAME%DMM_top%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
pFifoDepth%8%

[PORTS]
iClk%in%wire%NO%NOCLK%
iRst%in%wire%NO%NOCLK%
iWrEn%in%wire%NO%NOCLK%
oWrFull%out%wire%NO%NOCLK%
iWrData%in%[7:0]wire%NO%NOCLK%
iRdEn%in%wire%NO%NOCLK%
oRdEmpty%out%wire%NO%NOCLK%
oRdData%out%[7:0]wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
c:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v

