TimeQuest Timing Analyzer report for Niu32_multicycle
Wed Jul 15 22:12:49 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Clock50'
 13. Slow Model Hold: 'Clock50'
 14. Slow Model Recovery: 'Clock50'
 15. Slow Model Removal: 'Clock50'
 16. Slow Model Minimum Pulse Width: 'Clock50'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'Clock50'
 28. Fast Model Hold: 'Clock50'
 29. Fast Model Recovery: 'Clock50'
 30. Fast Model Removal: 'Clock50'
 31. Fast Model Minimum Pulse Width: 'Clock50'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Niu32_multicycle                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Wed Jul 15 22:12:44 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; Clock50             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 24.04 MHz ; 24.04 MHz       ; Clock50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; Clock50 ; -21.604 ; -268.807      ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 0.445 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; Clock50 ; 17.364 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 2.364 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock50             ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock50'                                                                                     ;
+---------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; -21.604 ; B[4]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.642     ;
; -21.538 ; B[5]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.576     ;
; -21.535 ; B[1]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.573     ;
; -21.482 ; A[12]              ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 41.521     ;
; -21.476 ; B[12]~_Duplicate_1 ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.514     ;
; -21.401 ; B[0]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.439     ;
; -21.384 ; A[6]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 41.423     ;
; -21.365 ; A[0]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.403     ;
; -21.273 ; B[6]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.311     ;
; -21.250 ; B[3]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.288     ;
; -21.093 ; B[4]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 41.127     ;
; -21.060 ; B[2]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.098     ;
; -21.059 ; B[4]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.097     ;
; -21.047 ; A[4]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 41.086     ;
; -21.027 ; B[5]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 41.061     ;
; -21.024 ; B[1]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 41.058     ;
; -21.010 ; A[1]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.048     ;
; -21.005 ; B[4]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 41.040     ;
; -20.993 ; B[5]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.031     ;
; -20.990 ; B[1]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.028     ;
; -20.974 ; B[7]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 41.012     ;
; -20.971 ; A[12]              ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 41.006     ;
; -20.965 ; B[12]~_Duplicate_1 ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.999     ;
; -20.943 ; B[4]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.977     ;
; -20.939 ; B[5]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.974     ;
; -20.937 ; A[12]              ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.976     ;
; -20.936 ; B[1]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.971     ;
; -20.931 ; B[12]~_Duplicate_1 ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.969     ;
; -20.917 ; A[3]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.956     ;
; -20.890 ; B[0]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.924     ;
; -20.883 ; A[12]              ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 40.919     ;
; -20.877 ; B[12]~_Duplicate_1 ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.912     ;
; -20.877 ; B[5]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.911     ;
; -20.874 ; B[1]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.908     ;
; -20.873 ; A[6]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.908     ;
; -20.862 ; B[4]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.897     ;
; -20.856 ; B[0]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.894     ;
; -20.854 ; A[0]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.888     ;
; -20.839 ; A[6]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.878     ;
; -20.830 ; B[8]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.868     ;
; -20.821 ; A[12]              ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.856     ;
; -20.820 ; A[0]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.858     ;
; -20.815 ; A[5]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.854     ;
; -20.815 ; B[12]~_Duplicate_1 ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.849     ;
; -20.802 ; B[0]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.837     ;
; -20.796 ; B[5]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.831     ;
; -20.793 ; B[1]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.828     ;
; -20.785 ; A[6]               ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 40.821     ;
; -20.766 ; A[0]               ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.801     ;
; -20.762 ; B[6]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.796     ;
; -20.740 ; B[0]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.774     ;
; -20.740 ; A[12]              ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 40.776     ;
; -20.739 ; B[3]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.773     ;
; -20.736 ; B[4]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.775     ;
; -20.735 ; A[8]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 40.775     ;
; -20.734 ; B[12]~_Duplicate_1 ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.769     ;
; -20.728 ; B[6]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.766     ;
; -20.723 ; A[6]               ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.758     ;
; -20.705 ; B[3]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.743     ;
; -20.704 ; B[4]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.738     ;
; -20.704 ; A[0]               ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.738     ;
; -20.674 ; B[6]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.709     ;
; -20.670 ; B[5]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.709     ;
; -20.667 ; B[1]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.706     ;
; -20.659 ; B[0]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.694     ;
; -20.652 ; A[2]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.691     ;
; -20.651 ; B[3]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.686     ;
; -20.642 ; A[6]               ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 40.678     ;
; -20.638 ; B[5]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.672     ;
; -20.635 ; B[1]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.669     ;
; -20.628 ; B[4]~_Duplicate_1  ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.666     ;
; -20.623 ; A[0]               ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.658     ;
; -20.616 ; B[4]~_Duplicate_1  ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.651     ;
; -20.614 ; A[12]              ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 40.654     ;
; -20.612 ; B[6]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.646     ;
; -20.608 ; B[12]~_Duplicate_1 ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.647     ;
; -20.589 ; B[3]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.623     ;
; -20.582 ; A[12]              ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.617     ;
; -20.576 ; B[12]~_Duplicate_1 ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.610     ;
; -20.562 ; B[5]~_Duplicate_1  ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.600     ;
; -20.559 ; B[1]~_Duplicate_1  ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.597     ;
; -20.550 ; B[5]~_Duplicate_1  ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.585     ;
; -20.549 ; B[2]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.583     ;
; -20.547 ; B[1]~_Duplicate_1  ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.582     ;
; -20.536 ; A[4]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.571     ;
; -20.533 ; B[0]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.572     ;
; -20.531 ; B[6]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.566     ;
; -20.524 ; B[9]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.562     ;
; -20.516 ; A[6]               ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 40.556     ;
; -20.515 ; B[2]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.553     ;
; -20.508 ; B[3]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.543     ;
; -20.506 ; A[12]              ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.545     ;
; -20.502 ; A[4]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.541     ;
; -20.501 ; B[0]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.535     ;
; -20.500 ; B[12]~_Duplicate_1 ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 40.538     ;
; -20.499 ; A[1]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 40.533     ;
; -20.497 ; A[0]               ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 40.536     ;
; -20.494 ; A[12]              ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 40.530     ;
; -20.488 ; B[12]~_Duplicate_1 ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.523     ;
; -20.484 ; A[6]               ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 40.519     ;
+---------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                 ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                        ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                 ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                        ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|transition_found ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|transition_found ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.903      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Clock50'                                                                     ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 17.364 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.364 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 20.000       ; -0.031     ; 2.643      ;
; 17.388 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
; 17.388 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 20.000       ; -0.026     ; 2.624      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Clock50'                                                                     ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 2.364 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.364 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 0.000        ; -0.026     ; 2.624      ;
; 2.388 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
; 2.388 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 0.000        ; -0.031     ; 2.643      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock50'                                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~porta_we_reg        ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg7  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; Clock50 ; Rise       ; altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a10~portb_address_reg7  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY[*]     ; Clock50    ; 4.121 ; 4.121 ; Rise       ; Clock50         ;
;  KEY[0]    ; Clock50    ; 4.078 ; 4.078 ; Rise       ; Clock50         ;
;  KEY[1]    ; Clock50    ; 4.029 ; 4.029 ; Rise       ; Clock50         ;
;  KEY[2]    ; Clock50    ; 4.121 ; 4.121 ; Rise       ; Clock50         ;
;  KEY[3]    ; Clock50    ; 4.029 ; 4.029 ; Rise       ; Clock50         ;
; SWITCH[*]  ; Clock50    ; 4.390 ; 4.390 ; Rise       ; Clock50         ;
;  SWITCH[0] ; Clock50    ; 3.771 ; 3.771 ; Rise       ; Clock50         ;
;  SWITCH[1] ; Clock50    ; 4.323 ; 4.323 ; Rise       ; Clock50         ;
;  SWITCH[2] ; Clock50    ; 4.390 ; 4.390 ; Rise       ; Clock50         ;
;  SWITCH[3] ; Clock50    ; 4.308 ; 4.308 ; Rise       ; Clock50         ;
;  SWITCH[4] ; Clock50    ; 4.305 ; 4.305 ; Rise       ; Clock50         ;
;  SWITCH[5] ; Clock50    ; 4.331 ; 4.331 ; Rise       ; Clock50         ;
;  SWITCH[6] ; Clock50    ; 3.790 ; 3.790 ; Rise       ; Clock50         ;
;  SWITCH[7] ; Clock50    ; 4.101 ; 4.101 ; Rise       ; Clock50         ;
;  SWITCH[8] ; Clock50    ; 4.132 ; 4.132 ; Rise       ; Clock50         ;
;  SWITCH[9] ; Clock50    ; 3.783 ; 3.783 ; Rise       ; Clock50         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; Clock50    ; -3.781 ; -3.781 ; Rise       ; Clock50         ;
;  KEY[0]    ; Clock50    ; -3.830 ; -3.830 ; Rise       ; Clock50         ;
;  KEY[1]    ; Clock50    ; -3.781 ; -3.781 ; Rise       ; Clock50         ;
;  KEY[2]    ; Clock50    ; -3.873 ; -3.873 ; Rise       ; Clock50         ;
;  KEY[3]    ; Clock50    ; -3.781 ; -3.781 ; Rise       ; Clock50         ;
; SWITCH[*]  ; Clock50    ; -3.523 ; -3.523 ; Rise       ; Clock50         ;
;  SWITCH[0] ; Clock50    ; -3.523 ; -3.523 ; Rise       ; Clock50         ;
;  SWITCH[1] ; Clock50    ; -4.075 ; -4.075 ; Rise       ; Clock50         ;
;  SWITCH[2] ; Clock50    ; -4.142 ; -4.142 ; Rise       ; Clock50         ;
;  SWITCH[3] ; Clock50    ; -4.060 ; -4.060 ; Rise       ; Clock50         ;
;  SWITCH[4] ; Clock50    ; -4.057 ; -4.057 ; Rise       ; Clock50         ;
;  SWITCH[5] ; Clock50    ; -4.083 ; -4.083 ; Rise       ; Clock50         ;
;  SWITCH[6] ; Clock50    ; -3.542 ; -3.542 ; Rise       ; Clock50         ;
;  SWITCH[7] ; Clock50    ; -3.853 ; -3.853 ; Rise       ; Clock50         ;
;  SWITCH[8] ; Clock50    ; -3.884 ; -3.884 ; Rise       ; Clock50         ;
;  SWITCH[9] ; Clock50    ; -3.535 ; -3.535 ; Rise       ; Clock50         ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; Clock50    ; 7.460 ; 7.460 ; Rise       ; Clock50         ;
;  LEDG[0]  ; Clock50    ; 7.460 ; 7.460 ; Rise       ; Clock50         ;
;  LEDG[1]  ; Clock50    ; 7.394 ; 7.394 ; Rise       ; Clock50         ;
;  LEDG[2]  ; Clock50    ; 7.389 ; 7.389 ; Rise       ; Clock50         ;
;  LEDG[3]  ; Clock50    ; 7.396 ; 7.396 ; Rise       ; Clock50         ;
;  LEDG[4]  ; Clock50    ; 7.414 ; 7.414 ; Rise       ; Clock50         ;
;  LEDG[5]  ; Clock50    ; 7.418 ; 7.418 ; Rise       ; Clock50         ;
;  LEDG[6]  ; Clock50    ; 7.428 ; 7.428 ; Rise       ; Clock50         ;
;  LEDG[7]  ; Clock50    ; 7.454 ; 7.454 ; Rise       ; Clock50         ;
; LEDR[*]   ; Clock50    ; 7.947 ; 7.947 ; Rise       ; Clock50         ;
;  LEDR[0]  ; Clock50    ; 7.051 ; 7.051 ; Rise       ; Clock50         ;
;  LEDR[1]  ; Clock50    ; 7.045 ; 7.045 ; Rise       ; Clock50         ;
;  LEDR[2]  ; Clock50    ; 7.421 ; 7.421 ; Rise       ; Clock50         ;
;  LEDR[3]  ; Clock50    ; 7.794 ; 7.794 ; Rise       ; Clock50         ;
;  LEDR[4]  ; Clock50    ; 7.947 ; 7.947 ; Rise       ; Clock50         ;
;  LEDR[5]  ; Clock50    ; 7.851 ; 7.851 ; Rise       ; Clock50         ;
;  LEDR[6]  ; Clock50    ; 7.744 ; 7.744 ; Rise       ; Clock50         ;
;  LEDR[7]  ; Clock50    ; 7.781 ; 7.781 ; Rise       ; Clock50         ;
;  LEDR[8]  ; Clock50    ; 7.018 ; 7.018 ; Rise       ; Clock50         ;
;  LEDR[9]  ; Clock50    ; 7.433 ; 7.433 ; Rise       ; Clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; Clock50    ; 7.389 ; 7.389 ; Rise       ; Clock50         ;
;  LEDG[0]  ; Clock50    ; 7.460 ; 7.460 ; Rise       ; Clock50         ;
;  LEDG[1]  ; Clock50    ; 7.394 ; 7.394 ; Rise       ; Clock50         ;
;  LEDG[2]  ; Clock50    ; 7.389 ; 7.389 ; Rise       ; Clock50         ;
;  LEDG[3]  ; Clock50    ; 7.396 ; 7.396 ; Rise       ; Clock50         ;
;  LEDG[4]  ; Clock50    ; 7.414 ; 7.414 ; Rise       ; Clock50         ;
;  LEDG[5]  ; Clock50    ; 7.418 ; 7.418 ; Rise       ; Clock50         ;
;  LEDG[6]  ; Clock50    ; 7.428 ; 7.428 ; Rise       ; Clock50         ;
;  LEDG[7]  ; Clock50    ; 7.454 ; 7.454 ; Rise       ; Clock50         ;
; LEDR[*]   ; Clock50    ; 7.018 ; 7.018 ; Rise       ; Clock50         ;
;  LEDR[0]  ; Clock50    ; 7.051 ; 7.051 ; Rise       ; Clock50         ;
;  LEDR[1]  ; Clock50    ; 7.045 ; 7.045 ; Rise       ; Clock50         ;
;  LEDR[2]  ; Clock50    ; 7.421 ; 7.421 ; Rise       ; Clock50         ;
;  LEDR[3]  ; Clock50    ; 7.794 ; 7.794 ; Rise       ; Clock50         ;
;  LEDR[4]  ; Clock50    ; 7.947 ; 7.947 ; Rise       ; Clock50         ;
;  LEDR[5]  ; Clock50    ; 7.851 ; 7.851 ; Rise       ; Clock50         ;
;  LEDR[6]  ; Clock50    ; 7.744 ; 7.744 ; Rise       ; Clock50         ;
;  LEDR[7]  ; Clock50    ; 7.781 ; 7.781 ; Rise       ; Clock50         ;
;  LEDR[8]  ; Clock50    ; 7.018 ; 7.018 ; Rise       ; Clock50         ;
;  LEDR[9]  ; Clock50    ; 7.433 ; 7.433 ; Rise       ; Clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 4.587 ; 0.000         ;
+---------+-------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; Clock50 ; 19.228 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; Clock50 ; 0.636 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock50             ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock50'                                                                                   ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+
; 4.587 ; B[5]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.445     ;
; 4.589 ; B[1]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.443     ;
; 4.627 ; A[12]              ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.406     ;
; 4.634 ; B[4]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.398     ;
; 4.639 ; A[0]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.393     ;
; 4.659 ; B[0]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.373     ;
; 4.669 ; B[12]~_Duplicate_1 ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.363     ;
; 4.670 ; A[6]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.363     ;
; 4.714 ; B[3]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.318     ;
; 4.764 ; B[2]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.268     ;
; 4.775 ; B[6]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 15.256     ;
; 4.780 ; A[1]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.252     ;
; 4.784 ; B[5]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.248     ;
; 4.786 ; B[1]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.246     ;
; 4.787 ; B[5]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.242     ;
; 4.789 ; B[1]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.240     ;
; 4.795 ; A[4]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.238     ;
; 4.815 ; B[5]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.214     ;
; 4.817 ; B[1]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.212     ;
; 4.824 ; A[12]              ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.209     ;
; 4.827 ; A[12]              ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.203     ;
; 4.828 ; B[5]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.201     ;
; 4.830 ; B[1]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.199     ;
; 4.831 ; B[4]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.201     ;
; 4.834 ; B[4]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.195     ;
; 4.836 ; A[0]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.196     ;
; 4.839 ; B[7]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 15.192     ;
; 4.839 ; A[0]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.190     ;
; 4.840 ; A[5]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.193     ;
; 4.847 ; A[3]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.186     ;
; 4.855 ; A[12]              ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.175     ;
; 4.856 ; B[0]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.176     ;
; 4.859 ; B[0]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.170     ;
; 4.862 ; B[4]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.167     ;
; 4.866 ; B[12]~_Duplicate_1 ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.166     ;
; 4.867 ; A[6]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.166     ;
; 4.867 ; A[0]               ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.162     ;
; 4.868 ; A[12]              ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.162     ;
; 4.869 ; B[12]~_Duplicate_1 ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.160     ;
; 4.870 ; A[6]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.160     ;
; 4.875 ; B[4]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.154     ;
; 4.880 ; A[0]               ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.149     ;
; 4.881 ; A[8]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 15.153     ;
; 4.884 ; A[2]               ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.149     ;
; 4.887 ; B[0]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.142     ;
; 4.897 ; B[12]~_Duplicate_1 ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.132     ;
; 4.898 ; A[6]               ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.132     ;
; 4.900 ; B[0]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.129     ;
; 4.905 ; B[5]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.124     ;
; 4.907 ; B[1]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.122     ;
; 4.910 ; B[12]~_Duplicate_1 ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.119     ;
; 4.911 ; B[3]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.121     ;
; 4.911 ; A[6]               ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.119     ;
; 4.914 ; B[3]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.115     ;
; 4.918 ; B[5]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.111     ;
; 4.920 ; B[1]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.109     ;
; 4.922 ; B[8]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 15.109     ;
; 4.942 ; B[3]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.087     ;
; 4.945 ; A[12]              ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.085     ;
; 4.952 ; B[4]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.077     ;
; 4.955 ; B[3]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.074     ;
; 4.957 ; A[0]               ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.072     ;
; 4.958 ; A[12]              ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.072     ;
; 4.961 ; B[2]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.071     ;
; 4.964 ; B[2]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.065     ;
; 4.965 ; B[4]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.064     ;
; 4.969 ; B[5]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 15.065     ;
; 4.970 ; A[0]               ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.059     ;
; 4.971 ; B[1]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 15.063     ;
; 4.972 ; B[6]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 15.059     ;
; 4.975 ; B[6]~_Duplicate_1  ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 15.053     ;
; 4.977 ; A[1]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.000      ; 15.055     ;
; 4.977 ; B[0]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.052     ;
; 4.980 ; A[1]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.049     ;
; 4.987 ; B[12]~_Duplicate_1 ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.042     ;
; 4.988 ; A[6]               ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.042     ;
; 4.990 ; B[0]~_Duplicate_1  ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.039     ;
; 4.992 ; B[2]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.037     ;
; 4.992 ; A[4]               ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.041     ;
; 4.995 ; A[4]               ; ALUout[8]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.035     ;
; 4.998 ; B[5]~_Duplicate_1  ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.031     ;
; 5.000 ; B[12]~_Duplicate_1 ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.029     ;
; 5.000 ; B[1]~_Duplicate_1  ; ALUout[4]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.029     ;
; 5.001 ; A[6]               ; ALUout[9]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.029     ;
; 5.003 ; B[6]~_Duplicate_1  ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 15.025     ;
; 5.005 ; B[2]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.024     ;
; 5.008 ; B[11]~_Duplicate_1 ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; 0.005      ; 15.029     ;
; 5.008 ; A[1]               ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.021     ;
; 5.009 ; A[12]              ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.003      ; 15.026     ;
; 5.016 ; B[6]~_Duplicate_1  ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.004     ; 15.012     ;
; 5.016 ; B[4]~_Duplicate_1  ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 15.018     ;
; 5.021 ; B[5]~_Duplicate_1  ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.012     ;
; 5.021 ; A[1]               ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 15.008     ;
; 5.021 ; A[0]               ; ALUout[5]  ; Clock50      ; Clock50     ; 20.000       ; 0.002      ; 15.013     ;
; 5.023 ; A[4]               ; ALUout[12] ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 15.007     ;
; 5.023 ; B[1]~_Duplicate_1  ; ALUout[3]  ; Clock50      ; Clock50     ; 20.000       ; 0.001      ; 15.010     ;
; 5.030 ; B[9]~_Duplicate_1  ; ALUout[11] ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 15.001     ;
; 5.032 ; B[3]~_Duplicate_1  ; ALUout[6]  ; Clock50      ; Clock50     ; 20.000       ; -0.003     ; 14.997     ;
; 5.036 ; B[7]~_Duplicate_1  ; ALUout[10] ; Clock50      ; Clock50     ; 20.000       ; -0.001     ; 14.995     ;
; 5.036 ; A[4]               ; ALUout[7]  ; Clock50      ; Clock50     ; 20.000       ; -0.002     ; 14.994     ;
+-------+--------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td|previous         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                 ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                         ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                        ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                 ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                        ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                          ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                               ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|previous ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td|transition_found ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                   ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                  ; Clock50      ; Clock50     ; 0.000        ; 0.000      ; 0.390      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Clock50'                                                                     ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 19.228 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.228 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 20.000       ; 0.383      ; 1.187      ;
; 19.244 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
; 19.244 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 20.000       ; 0.387      ; 1.175      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Clock50'                                                                     ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.636 ; resetReg  ; PC[2]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[3]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[4]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[5]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[6]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[7]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[8]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[9]   ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[10]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[11]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[12]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[13]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[14]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[15]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.636 ; resetReg  ; PC[16]  ; Clock50      ; Clock50     ; 0.000        ; 0.387      ; 1.175      ;
; 0.652 ; resetReg  ; PC[17]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[18]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[19]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[20]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[21]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[22]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[23]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[24]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[25]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[26]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[27]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[28]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[29]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[30]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
; 0.652 ; resetReg  ; PC[31]  ; Clock50      ; Clock50     ; 0.000        ; 0.383      ; 1.187      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock50'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg32 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg33 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg34 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg35 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; Clock50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a14~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY[*]     ; Clock50    ; 1.933 ; 1.933 ; Rise       ; Clock50         ;
;  KEY[0]    ; Clock50    ; 1.896 ; 1.896 ; Rise       ; Clock50         ;
;  KEY[1]    ; Clock50    ; 1.869 ; 1.869 ; Rise       ; Clock50         ;
;  KEY[2]    ; Clock50    ; 1.933 ; 1.933 ; Rise       ; Clock50         ;
;  KEY[3]    ; Clock50    ; 1.877 ; 1.877 ; Rise       ; Clock50         ;
; SWITCH[*]  ; Clock50    ; 1.992 ; 1.992 ; Rise       ; Clock50         ;
;  SWITCH[0] ; Clock50    ; 1.716 ; 1.716 ; Rise       ; Clock50         ;
;  SWITCH[1] ; Clock50    ; 1.941 ; 1.941 ; Rise       ; Clock50         ;
;  SWITCH[2] ; Clock50    ; 1.992 ; 1.992 ; Rise       ; Clock50         ;
;  SWITCH[3] ; Clock50    ; 1.918 ; 1.918 ; Rise       ; Clock50         ;
;  SWITCH[4] ; Clock50    ; 1.922 ; 1.922 ; Rise       ; Clock50         ;
;  SWITCH[5] ; Clock50    ; 1.927 ; 1.927 ; Rise       ; Clock50         ;
;  SWITCH[6] ; Clock50    ; 1.730 ; 1.730 ; Rise       ; Clock50         ;
;  SWITCH[7] ; Clock50    ; 1.861 ; 1.861 ; Rise       ; Clock50         ;
;  SWITCH[8] ; Clock50    ; 1.819 ; 1.819 ; Rise       ; Clock50         ;
;  SWITCH[9] ; Clock50    ; 1.727 ; 1.727 ; Rise       ; Clock50         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; Clock50    ; -1.749 ; -1.749 ; Rise       ; Clock50         ;
;  KEY[0]    ; Clock50    ; -1.776 ; -1.776 ; Rise       ; Clock50         ;
;  KEY[1]    ; Clock50    ; -1.749 ; -1.749 ; Rise       ; Clock50         ;
;  KEY[2]    ; Clock50    ; -1.813 ; -1.813 ; Rise       ; Clock50         ;
;  KEY[3]    ; Clock50    ; -1.757 ; -1.757 ; Rise       ; Clock50         ;
; SWITCH[*]  ; Clock50    ; -1.596 ; -1.596 ; Rise       ; Clock50         ;
;  SWITCH[0] ; Clock50    ; -1.596 ; -1.596 ; Rise       ; Clock50         ;
;  SWITCH[1] ; Clock50    ; -1.821 ; -1.821 ; Rise       ; Clock50         ;
;  SWITCH[2] ; Clock50    ; -1.872 ; -1.872 ; Rise       ; Clock50         ;
;  SWITCH[3] ; Clock50    ; -1.798 ; -1.798 ; Rise       ; Clock50         ;
;  SWITCH[4] ; Clock50    ; -1.802 ; -1.802 ; Rise       ; Clock50         ;
;  SWITCH[5] ; Clock50    ; -1.807 ; -1.807 ; Rise       ; Clock50         ;
;  SWITCH[6] ; Clock50    ; -1.610 ; -1.610 ; Rise       ; Clock50         ;
;  SWITCH[7] ; Clock50    ; -1.741 ; -1.741 ; Rise       ; Clock50         ;
;  SWITCH[8] ; Clock50    ; -1.699 ; -1.699 ; Rise       ; Clock50         ;
;  SWITCH[9] ; Clock50    ; -1.607 ; -1.607 ; Rise       ; Clock50         ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
;  LEDG[0]  ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
;  LEDG[1]  ; Clock50    ; 3.904 ; 3.904 ; Rise       ; Clock50         ;
;  LEDG[2]  ; Clock50    ; 3.903 ; 3.903 ; Rise       ; Clock50         ;
;  LEDG[3]  ; Clock50    ; 3.910 ; 3.910 ; Rise       ; Clock50         ;
;  LEDG[4]  ; Clock50    ; 3.928 ; 3.928 ; Rise       ; Clock50         ;
;  LEDG[5]  ; Clock50    ; 3.932 ; 3.932 ; Rise       ; Clock50         ;
;  LEDG[6]  ; Clock50    ; 3.935 ; 3.935 ; Rise       ; Clock50         ;
;  LEDG[7]  ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
; LEDR[*]   ; Clock50    ; 4.184 ; 4.184 ; Rise       ; Clock50         ;
;  LEDR[0]  ; Clock50    ; 3.773 ; 3.773 ; Rise       ; Clock50         ;
;  LEDR[1]  ; Clock50    ; 3.761 ; 3.761 ; Rise       ; Clock50         ;
;  LEDR[2]  ; Clock50    ; 3.921 ; 3.921 ; Rise       ; Clock50         ;
;  LEDR[3]  ; Clock50    ; 4.081 ; 4.081 ; Rise       ; Clock50         ;
;  LEDR[4]  ; Clock50    ; 4.184 ; 4.184 ; Rise       ; Clock50         ;
;  LEDR[5]  ; Clock50    ; 4.113 ; 4.113 ; Rise       ; Clock50         ;
;  LEDR[6]  ; Clock50    ; 4.047 ; 4.047 ; Rise       ; Clock50         ;
;  LEDR[7]  ; Clock50    ; 4.098 ; 4.098 ; Rise       ; Clock50         ;
;  LEDR[8]  ; Clock50    ; 3.743 ; 3.743 ; Rise       ; Clock50         ;
;  LEDR[9]  ; Clock50    ; 3.915 ; 3.915 ; Rise       ; Clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; Clock50    ; 3.903 ; 3.903 ; Rise       ; Clock50         ;
;  LEDG[0]  ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
;  LEDG[1]  ; Clock50    ; 3.904 ; 3.904 ; Rise       ; Clock50         ;
;  LEDG[2]  ; Clock50    ; 3.903 ; 3.903 ; Rise       ; Clock50         ;
;  LEDG[3]  ; Clock50    ; 3.910 ; 3.910 ; Rise       ; Clock50         ;
;  LEDG[4]  ; Clock50    ; 3.928 ; 3.928 ; Rise       ; Clock50         ;
;  LEDG[5]  ; Clock50    ; 3.932 ; 3.932 ; Rise       ; Clock50         ;
;  LEDG[6]  ; Clock50    ; 3.935 ; 3.935 ; Rise       ; Clock50         ;
;  LEDG[7]  ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
; LEDR[*]   ; Clock50    ; 3.743 ; 3.743 ; Rise       ; Clock50         ;
;  LEDR[0]  ; Clock50    ; 3.773 ; 3.773 ; Rise       ; Clock50         ;
;  LEDR[1]  ; Clock50    ; 3.761 ; 3.761 ; Rise       ; Clock50         ;
;  LEDR[2]  ; Clock50    ; 3.921 ; 3.921 ; Rise       ; Clock50         ;
;  LEDR[3]  ; Clock50    ; 4.081 ; 4.081 ; Rise       ; Clock50         ;
;  LEDR[4]  ; Clock50    ; 4.184 ; 4.184 ; Rise       ; Clock50         ;
;  LEDR[5]  ; Clock50    ; 4.113 ; 4.113 ; Rise       ; Clock50         ;
;  LEDR[6]  ; Clock50    ; 4.047 ; 4.047 ; Rise       ; Clock50         ;
;  LEDR[7]  ; Clock50    ; 4.098 ; 4.098 ; Rise       ; Clock50         ;
;  LEDR[8]  ; Clock50    ; 3.743 ; 3.743 ; Rise       ; Clock50         ;
;  LEDR[9]  ; Clock50    ; 3.915 ; 3.915 ; Rise       ; Clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -21.604  ; 0.215 ; 17.364   ; 0.636   ; 7.436               ;
;  Clock50             ; -21.604  ; 0.215 ; 17.364   ; 0.636   ; 7.436               ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 97.531              ;
; Design-wide TNS      ; -268.807 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock50             ; -268.807 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY[*]     ; Clock50    ; 4.121 ; 4.121 ; Rise       ; Clock50         ;
;  KEY[0]    ; Clock50    ; 4.078 ; 4.078 ; Rise       ; Clock50         ;
;  KEY[1]    ; Clock50    ; 4.029 ; 4.029 ; Rise       ; Clock50         ;
;  KEY[2]    ; Clock50    ; 4.121 ; 4.121 ; Rise       ; Clock50         ;
;  KEY[3]    ; Clock50    ; 4.029 ; 4.029 ; Rise       ; Clock50         ;
; SWITCH[*]  ; Clock50    ; 4.390 ; 4.390 ; Rise       ; Clock50         ;
;  SWITCH[0] ; Clock50    ; 3.771 ; 3.771 ; Rise       ; Clock50         ;
;  SWITCH[1] ; Clock50    ; 4.323 ; 4.323 ; Rise       ; Clock50         ;
;  SWITCH[2] ; Clock50    ; 4.390 ; 4.390 ; Rise       ; Clock50         ;
;  SWITCH[3] ; Clock50    ; 4.308 ; 4.308 ; Rise       ; Clock50         ;
;  SWITCH[4] ; Clock50    ; 4.305 ; 4.305 ; Rise       ; Clock50         ;
;  SWITCH[5] ; Clock50    ; 4.331 ; 4.331 ; Rise       ; Clock50         ;
;  SWITCH[6] ; Clock50    ; 3.790 ; 3.790 ; Rise       ; Clock50         ;
;  SWITCH[7] ; Clock50    ; 4.101 ; 4.101 ; Rise       ; Clock50         ;
;  SWITCH[8] ; Clock50    ; 4.132 ; 4.132 ; Rise       ; Clock50         ;
;  SWITCH[9] ; Clock50    ; 3.783 ; 3.783 ; Rise       ; Clock50         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; Clock50    ; -1.749 ; -1.749 ; Rise       ; Clock50         ;
;  KEY[0]    ; Clock50    ; -1.776 ; -1.776 ; Rise       ; Clock50         ;
;  KEY[1]    ; Clock50    ; -1.749 ; -1.749 ; Rise       ; Clock50         ;
;  KEY[2]    ; Clock50    ; -1.813 ; -1.813 ; Rise       ; Clock50         ;
;  KEY[3]    ; Clock50    ; -1.757 ; -1.757 ; Rise       ; Clock50         ;
; SWITCH[*]  ; Clock50    ; -1.596 ; -1.596 ; Rise       ; Clock50         ;
;  SWITCH[0] ; Clock50    ; -1.596 ; -1.596 ; Rise       ; Clock50         ;
;  SWITCH[1] ; Clock50    ; -1.821 ; -1.821 ; Rise       ; Clock50         ;
;  SWITCH[2] ; Clock50    ; -1.872 ; -1.872 ; Rise       ; Clock50         ;
;  SWITCH[3] ; Clock50    ; -1.798 ; -1.798 ; Rise       ; Clock50         ;
;  SWITCH[4] ; Clock50    ; -1.802 ; -1.802 ; Rise       ; Clock50         ;
;  SWITCH[5] ; Clock50    ; -1.807 ; -1.807 ; Rise       ; Clock50         ;
;  SWITCH[6] ; Clock50    ; -1.610 ; -1.610 ; Rise       ; Clock50         ;
;  SWITCH[7] ; Clock50    ; -1.741 ; -1.741 ; Rise       ; Clock50         ;
;  SWITCH[8] ; Clock50    ; -1.699 ; -1.699 ; Rise       ; Clock50         ;
;  SWITCH[9] ; Clock50    ; -1.607 ; -1.607 ; Rise       ; Clock50         ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; Clock50    ; 7.460 ; 7.460 ; Rise       ; Clock50         ;
;  LEDG[0]  ; Clock50    ; 7.460 ; 7.460 ; Rise       ; Clock50         ;
;  LEDG[1]  ; Clock50    ; 7.394 ; 7.394 ; Rise       ; Clock50         ;
;  LEDG[2]  ; Clock50    ; 7.389 ; 7.389 ; Rise       ; Clock50         ;
;  LEDG[3]  ; Clock50    ; 7.396 ; 7.396 ; Rise       ; Clock50         ;
;  LEDG[4]  ; Clock50    ; 7.414 ; 7.414 ; Rise       ; Clock50         ;
;  LEDG[5]  ; Clock50    ; 7.418 ; 7.418 ; Rise       ; Clock50         ;
;  LEDG[6]  ; Clock50    ; 7.428 ; 7.428 ; Rise       ; Clock50         ;
;  LEDG[7]  ; Clock50    ; 7.454 ; 7.454 ; Rise       ; Clock50         ;
; LEDR[*]   ; Clock50    ; 7.947 ; 7.947 ; Rise       ; Clock50         ;
;  LEDR[0]  ; Clock50    ; 7.051 ; 7.051 ; Rise       ; Clock50         ;
;  LEDR[1]  ; Clock50    ; 7.045 ; 7.045 ; Rise       ; Clock50         ;
;  LEDR[2]  ; Clock50    ; 7.421 ; 7.421 ; Rise       ; Clock50         ;
;  LEDR[3]  ; Clock50    ; 7.794 ; 7.794 ; Rise       ; Clock50         ;
;  LEDR[4]  ; Clock50    ; 7.947 ; 7.947 ; Rise       ; Clock50         ;
;  LEDR[5]  ; Clock50    ; 7.851 ; 7.851 ; Rise       ; Clock50         ;
;  LEDR[6]  ; Clock50    ; 7.744 ; 7.744 ; Rise       ; Clock50         ;
;  LEDR[7]  ; Clock50    ; 7.781 ; 7.781 ; Rise       ; Clock50         ;
;  LEDR[8]  ; Clock50    ; 7.018 ; 7.018 ; Rise       ; Clock50         ;
;  LEDR[9]  ; Clock50    ; 7.433 ; 7.433 ; Rise       ; Clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; Clock50    ; 3.903 ; 3.903 ; Rise       ; Clock50         ;
;  LEDG[0]  ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
;  LEDG[1]  ; Clock50    ; 3.904 ; 3.904 ; Rise       ; Clock50         ;
;  LEDG[2]  ; Clock50    ; 3.903 ; 3.903 ; Rise       ; Clock50         ;
;  LEDG[3]  ; Clock50    ; 3.910 ; 3.910 ; Rise       ; Clock50         ;
;  LEDG[4]  ; Clock50    ; 3.928 ; 3.928 ; Rise       ; Clock50         ;
;  LEDG[5]  ; Clock50    ; 3.932 ; 3.932 ; Rise       ; Clock50         ;
;  LEDG[6]  ; Clock50    ; 3.935 ; 3.935 ; Rise       ; Clock50         ;
;  LEDG[7]  ; Clock50    ; 3.954 ; 3.954 ; Rise       ; Clock50         ;
; LEDR[*]   ; Clock50    ; 3.743 ; 3.743 ; Rise       ; Clock50         ;
;  LEDR[0]  ; Clock50    ; 3.773 ; 3.773 ; Rise       ; Clock50         ;
;  LEDR[1]  ; Clock50    ; 3.761 ; 3.761 ; Rise       ; Clock50         ;
;  LEDR[2]  ; Clock50    ; 3.921 ; 3.921 ; Rise       ; Clock50         ;
;  LEDR[3]  ; Clock50    ; 4.081 ; 4.081 ; Rise       ; Clock50         ;
;  LEDR[4]  ; Clock50    ; 4.184 ; 4.184 ; Rise       ; Clock50         ;
;  LEDR[5]  ; Clock50    ; 4.113 ; 4.113 ; Rise       ; Clock50         ;
;  LEDR[6]  ; Clock50    ; 4.047 ; 4.047 ; Rise       ; Clock50         ;
;  LEDR[7]  ; Clock50    ; 4.098 ; 4.098 ; Rise       ; Clock50         ;
;  LEDR[8]  ; Clock50    ; 3.743 ; 3.743 ; Rise       ; Clock50         ;
;  LEDR[9]  ; Clock50    ; 3.915 ; 3.915 ; Rise       ; Clock50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; Clock50    ; Clock50  ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; Clock50    ; Clock50  ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock50    ; Clock50  ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock50    ; Clock50  ; 30       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 15 22:12:41 2015
Info: Command: quartus_sta Niu32_multicycle -c Niu32_multicycle
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Timing.sdc'
Warning (332060): Node: altsyncram:imem_rtl_0|altsyncram_j061:auto_generated|ram_block1a27~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.604      -268.807 Clock50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 Clock50 
Info (332146): Worst-case recovery slack is 17.364
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.364         0.000 Clock50 
Info (332146): Worst-case removal slack is 2.364
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.364         0.000 Clock50 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 Clock50 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.604
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -21.604 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : B[4]~_Duplicate_1
    Info (332115): To Node      : ALUout[11]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.861      2.861  R        clock network delay
    Info (332115):      3.138      0.277     uTco  B[4]~_Duplicate_1
    Info (332115):      3.138      0.000 FF  CELL  B[4]~_Duplicate_1|regout
    Info (332115):      3.766      0.628 FF    IC  Div0|auto_generated|divider|my_abs_den|cs1a[5]~7|dataa
    Info (332115):      4.311      0.545 FF  CELL  Div0|auto_generated|divider|my_abs_den|cs1a[5]~7|combout
    Info (332115):      5.109      0.798 FF    IC  Div0|auto_generated|divider|my_abs_den|cs1a[5]~8|datad
    Info (332115):      5.287      0.178 FF  CELL  Div0|auto_generated|divider|my_abs_den|cs1a[5]~8|combout
    Info (332115):      5.818      0.531 FF    IC  Div0|auto_generated|divider|divider|sel[3]~0|datad
    Info (332115):      5.996      0.178 FF  CELL  Div0|auto_generated|divider|divider|sel[3]~0|combout
    Info (332115):      6.302      0.306 FF    IC  Div0|auto_generated|divider|divider|sel[3]|datac
    Info (332115):      6.580      0.278 FF  CELL  Div0|auto_generated|divider|divider|sel[3]|combout
    Info (332115):      6.884      0.304 FF    IC  Div0|auto_generated|divider|divider|sel[0]|datad
    Info (332115):      7.062      0.178 FF  CELL  Div0|auto_generated|divider|divider|sel[0]|combout
    Info (332115):      7.586      0.524 FF    IC  Div0|auto_generated|divider|divider|StageOut[0]~0|datad
    Info (332115):      7.764      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[0]~0|combout
    Info (332115):      8.068      0.304 FF    IC  Div0|auto_generated|divider|divider|StageOut[14]~2|datad
    Info (332115):      8.246      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[14]~2|combout
    Info (332115):      8.545      0.299 FF    IC  Div0|auto_generated|divider|divider|StageOut[13]~3|datad
    Info (332115):      8.723      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[13]~3|combout
    Info (332115):      9.047      0.324 FF    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|dataa
    Info (332115):      9.564      0.517 FR  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|cout
    Info (332115):      9.564      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|cin
    Info (332115):      9.644      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|cout
    Info (332115):      9.644      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6|cin
    Info (332115):     10.102      0.458 FR  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6|combout
    Info (332115):     10.423      0.321 RR    IC  Div0|auto_generated|divider|divider|StageOut[26]~6|datac
    Info (332115):     10.745      0.322 RR  CELL  Div0|auto_generated|divider|divider|StageOut[26]~6|combout
    Info (332115):     11.047      0.302 RR    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2|datab
    Info (332115):     11.542      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2|cout
    Info (332115):     11.542      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4|cin
    Info (332115):     11.622      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4|cout
    Info (332115):     11.622      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|cin
    Info (332115):     11.702      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|cout
    Info (332115):     11.702      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|cin
    Info (332115):     12.160      0.458 FF  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|combout
    Info (332115):     12.753      0.593 FF    IC  Div0|auto_generated|divider|divider|StageOut[39]~10|datac
    Info (332115):     13.072      0.319 FF  CELL  Div0|auto_generated|divider|divider|StageOut[39]~10|combout
    Info (332115):     13.382      0.310 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|datab
    Info (332115):     13.877      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|cout
    Info (332115):     13.877      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cin
    Info (332115):     13.957      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cout
    Info (332115):     13.957      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cin
    Info (332115):     14.037      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cout
    Info (332115):     14.037      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cin
    Info (332115):     14.117      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cout
    Info (332115):     14.117      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|cin
    Info (332115):     14.575      0.458 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|combout
    Info (332115):     14.912      0.337 RR    IC  Div0|auto_generated|divider|divider|StageOut[53]~14|datac
    Info (332115):     15.234      0.322 RR  CELL  Div0|auto_generated|divider|divider|StageOut[53]~14|combout
    Info (332115):     16.047      0.813 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|datab
    Info (332115):     16.542      0.495 RR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|cout
    Info (332115):     16.542      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cin
    Info (332115):     16.622      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cout
    Info (332115):     16.622      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cin
    Info (332115):     16.702      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cout
    Info (332115):     16.702      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cin
    Info (332115):     16.782      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cout
    Info (332115):     16.782      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|cin
    Info (332115):     17.240      0.458 FF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|combout
    Info (332115):     17.578      0.338 FF    IC  Div0|auto_generated|divider|divider|StageOut[65]~21|datad
    Info (332115):     17.756      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[65]~21|combout
    Info (332115):     18.279      0.523 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|dataa
    Info (332115):     18.796      0.517 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|cout
    Info (332115):     18.796      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cin
    Info (332115):     18.876      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cout
    Info (332115):     18.876      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cin
    Info (332115):     18.956      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cout
    Info (332115):     18.956      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cin
    Info (332115):     19.036      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cout
    Info (332115):     19.036      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cin
    Info (332115):     19.116      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cout
    Info (332115):     19.116      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cin
    Info (332115):     19.196      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cout
    Info (332115):     19.196      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|cin
    Info (332115):     19.654      0.458 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|combout
    Info (332115):     20.577      0.923 RR    IC  Div0|auto_generated|divider|divider|StageOut[80]~26|datac
    Info (332115):     20.899      0.322 RR  CELL  Div0|auto_generated|divider|divider|StageOut[80]~26|combout
    Info (332115):     21.207      0.308 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|datab
    Info (332115):     21.702      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|cout
    Info (332115):     21.702      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cin
    Info (332115):     21.782      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cout
    Info (332115):     21.782      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cin
    Info (332115):     21.862      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cout
    Info (332115):     21.862      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cin
    Info (332115):     21.942      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cout
    Info (332115):     21.942      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cin
    Info (332115):     22.022      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cout
    Info (332115):     22.022      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|cin
    Info (332115):     22.480      0.458 FF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|combout
    Info (332115):     23.348      0.868 FF    IC  Div0|auto_generated|divider|divider|StageOut[91]~36|datad
    Info (332115):     23.526      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[91]~36|combout
    Info (332115):     24.350      0.824 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2|datab
    Info (332115):     24.845      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2|cout
    Info (332115):     24.845      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4|cin
    Info (332115):     24.925      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4|cout
    Info (332115):     24.925      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|cin
    Info (332115):     25.099      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|cout
    Info (332115):     25.099      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cin
    Info (332115):     25.179      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cout
    Info (332115):     25.179      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cin
    Info (332115):     25.259      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cout
    Info (332115):     25.259      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cin
    Info (332115):     25.339      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cout
    Info (332115):     25.339      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cin
    Info (332115):     25.419      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cout
    Info (332115):     25.419      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cin
    Info (332115):     25.499      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cout
    Info (332115):     25.499      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|cin
    Info (332115):     25.957      0.458 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|combout
    Info (332115):     26.807      0.850 RR    IC  Div0|auto_generated|divider|divider|StageOut[104]~45|datad
    Info (332115):     26.985      0.178 RR  CELL  Div0|auto_generated|divider|divider|StageOut[104]~45|combout
    Info (332115):     27.809      0.824 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|datab
    Info (332115):     28.304      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|cout
    Info (332115):     28.304      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cin
    Info (332115):     28.384      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cout
    Info (332115):     28.384      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cin
    Info (332115):     28.464      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cout
    Info (332115):     28.464      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cin
    Info (332115):     28.544      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cout
    Info (332115):     28.544      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cin
    Info (332115):     28.718      0.174 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cout
    Info (332115):     28.718      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cin
    Info (332115):     28.798      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cout
    Info (332115):     28.798      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cin
    Info (332115):     28.878      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cout
    Info (332115):     28.878      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cin
    Info (332115):     28.958      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cout
    Info (332115):     28.958      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cin
    Info (332115):     29.038      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cout
    Info (332115):     29.038      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|cin
    Info (332115):     29.496      0.458 FF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|combout
    Info (332115):     30.387      0.891 FF    IC  Div0|auto_generated|divider|divider|StageOut[117]~55|datad
    Info (332115):     30.565      0.178 FF  CELL  Div0|auto_generated|divider|divider|StageOut[117]~55|combout
    Info (332115):     31.048      0.483 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2|datab
    Info (332115):     31.543      0.495 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2|cout
    Info (332115):     31.543      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4|cin
    Info (332115):     31.623      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4|cout
    Info (332115):     31.623      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|cin
    Info (332115):     31.797      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|cout
    Info (332115):     31.797      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cin
    Info (332115):     31.877      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cout
    Info (332115):     31.877      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cin
    Info (332115):     31.957      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cout
    Info (332115):     31.957      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cin
    Info (332115):     32.037      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cout
    Info (332115):     32.037      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cin
    Info (332115):     32.117      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cout
    Info (332115):     32.117      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cin
    Info (332115):     32.197      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cout
    Info (332115):     32.197      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cin
    Info (332115):     32.277      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cout
    Info (332115):     32.277      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cin
    Info (332115):     32.357      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cout
    Info (332115):     32.357      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|cin
    Info (332115):     32.815      0.458 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|combout
    Info (332115):     33.397      0.582 RR    IC  Div0|auto_generated|divider|divider|StageOut[130]~66|datac
    Info (332115):     33.716      0.319 RR  CELL  Div0|auto_generated|divider|divider|StageOut[130]~66|combout
    Info (332115):     34.268      0.552 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2|datab
    Info (332115):     34.763      0.495 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2|cout
    Info (332115):     34.763      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|cin
    Info (332115):     34.843      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|cout
    Info (332115):     34.843      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cin
    Info (332115):     34.923      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cout
    Info (332115):     34.923      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cin
    Info (332115):     35.003      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cout
    Info (332115):     35.003      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cin
    Info (332115):     35.083      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cout
    Info (332115):     35.083      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cin
    Info (332115):     35.257      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cout
    Info (332115):     35.257      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cin
    Info (332115):     35.337      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cout
    Info (332115):     35.337      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cin
    Info (332115):     35.417      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cout
    Info (332115):     35.417      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cin
    Info (332115):     35.497      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cout
    Info (332115):     35.497      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cin
    Info (332115):     35.577      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cout
    Info (332115):     35.577      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cin
    Info (332115):     35.657      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cout
    Info (332115):     35.657      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|cin
    Info (332115):     36.115      0.458 FF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|combout
    Info (332115):     37.043      0.928 FF    IC  Div0|auto_generated|divider|divider|StageOut[143]~78|datac
    Info (332115):     37.365      0.322 FF  CELL  Div0|auto_generated|divider|divider|StageOut[143]~78|combout
    Info (332115):     37.851      0.486 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3|dataa
    Info (332115):     38.368      0.517 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3|cout
    Info (332115):     38.368      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5|cin
    Info (332115):     38.448      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5|cout
    Info (332115):     38.448      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7|cin
    Info (332115):     38.528      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7|cout
    Info (332115):     38.528      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9|cin
    Info (332115):     38.608      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9|cout
    Info (332115):     38.608      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11|cin
    Info (332115):     38.688      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11|cout
    Info (332115):     38.688      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13|cin
    Info (332115):     38.768      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13|cout
    Info (332115):     38.768      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15|cin
    Info (332115):     38.942      0.174 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15|cout
    Info (332115):     38.942      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17|cin
    Info (332115):     39.022      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17|cout
    Info (332115):     39.022      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19|cin
    Info (332115):     39.102      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19|cout
    Info (332115):     39.102      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21|cin
    Info (332115):     39.182      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21|cout
    Info (332115):     39.182      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23|cin
    Info (332115):     39.262      0.080 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23|cout
    Info (332115):     39.262      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25|cin
    Info (332115):     39.342      0.080 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25|cout
    Info (332115):     39.342      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|cin
    Info (332115):     39.800      0.458 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|combout
    Info (332115):     40.336      0.536 RR    IC  Div0|auto_generated|divider|op_1~0|datab
    Info (332115):     40.831      0.495 RR  CELL  Div0|auto_generated|divider|op_1~0|cout
    Info (332115):     40.831      0.000 RR    IC  Div0|auto_generated|divider|op_1~2|cin
    Info (332115):     40.911      0.080 RF  CELL  Div0|auto_generated|divider|op_1~2|cout
    Info (332115):     40.911      0.000 FF    IC  Div0|auto_generated|divider|op_1~4|cin
    Info (332115):     40.991      0.080 FR  CELL  Div0|auto_generated|divider|op_1~4|cout
    Info (332115):     40.991      0.000 RR    IC  Div0|auto_generated|divider|op_1~6|cin
    Info (332115):     41.071      0.080 RF  CELL  Div0|auto_generated|divider|op_1~6|cout
    Info (332115):     41.071      0.000 FF    IC  Div0|auto_generated|divider|op_1~8|cin
    Info (332115):     41.151      0.080 FR  CELL  Div0|auto_generated|divider|op_1~8|cout
    Info (332115):     41.151      0.000 RR    IC  Div0|auto_generated|divider|op_1~10|cin
    Info (332115):     41.231      0.080 RF  CELL  Div0|auto_generated|divider|op_1~10|cout
    Info (332115):     41.231      0.000 FF    IC  Div0|auto_generated|divider|op_1~12|cin
    Info (332115):     41.405      0.174 FR  CELL  Div0|auto_generated|divider|op_1~12|cout
    Info (332115):     41.405      0.000 RR    IC  Div0|auto_generated|divider|op_1~14|cin
    Info (332115):     41.485      0.080 RF  CELL  Div0|auto_generated|divider|op_1~14|cout
    Info (332115):     41.485      0.000 FF    IC  Div0|auto_generated|divider|op_1~16|cin
    Info (332115):     41.565      0.080 FR  CELL  Div0|auto_generated|divider|op_1~16|cout
    Info (332115):     41.565      0.000 RR    IC  Div0|auto_generated|divider|op_1~18|cin
    Info (332115):     41.645      0.080 RF  CELL  Div0|auto_generated|divider|op_1~18|cout
    Info (332115):     41.645      0.000 FF    IC  Div0|auto_generated|divider|op_1~20|cin
    Info (332115):     41.725      0.080 FR  CELL  Div0|auto_generated|divider|op_1~20|cout
    Info (332115):     41.725      0.000 RR    IC  Div0|auto_generated|divider|op_1~22|cin
    Info (332115):     42.183      0.458 RR  CELL  Div0|auto_generated|divider|op_1~22|combout
    Info (332115):     43.294      1.111 RR    IC  Mux3~12|datad
    Info (332115):     43.471      0.177 RF  CELL  Mux3~12|combout
    Info (332115):     43.761      0.290 FF    IC  Mux3~13|datad
    Info (332115):     43.939      0.178 FR  CELL  Mux3~13|combout
    Info (332115):     44.229      0.290 RR    IC  Mux3~14|datad
    Info (332115):     44.407      0.178 RR  CELL  Mux3~14|combout
    Info (332115):     44.407      0.000 RR    IC  ALUout[11]|datain
    Info (332115):     44.503      0.096 RR  CELL  ALUout[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.861      2.861  R        clock network delay
    Info (332115):     22.899      0.038     uTsu  ALUout[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    44.503
    Info (332115): Data Required Time :    22.899
    Info (332115): Slack              :   -21.604 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.445 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.853      2.853  R        clock network delay
    Info (332115):      3.130      0.277     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115):      3.130      0.000 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous|regout
    Info (332115):      3.130      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous~0|datac
    Info (332115):      3.488      0.358 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous~0|combout
    Info (332115):      3.488      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous|datain
    Info (332115):      3.584      0.096 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.853      2.853  R        clock network delay
    Info (332115):      3.139      0.286      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.584
    Info (332115): Data Required Time :     3.139
    Info (332115): Slack              :     0.445 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.364
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.364 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[17]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.882      2.882  R        clock network delay
    Info (332115):      3.159      0.277     uTco  resetReg
    Info (332115):      3.159      0.000 RR  CELL  resetReg|regout
    Info (332115):      4.677      1.518 RR    IC  PC[17]|aclr
    Info (332115):      5.525      0.848 RR  CELL  PC[17]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.851      2.851  R        clock network delay
    Info (332115):     22.889      0.038     uTsu  PC[17]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.525
    Info (332115): Data Required Time :    22.889
    Info (332115): Slack              :    17.364 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.364
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.364 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[2]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.882      2.882  R        clock network delay
    Info (332115):      3.159      0.277     uTco  resetReg
    Info (332115):      3.159      0.000 RR  CELL  resetReg|regout
    Info (332115):      4.658      1.499 RR    IC  PC[2]|aclr
    Info (332115):      5.506      0.848 RR  CELL  PC[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.856      2.856  R        clock network delay
    Info (332115):      3.142      0.286      uTh  PC[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.506
    Info (332115): Data Required Time :     3.142
    Info (332115): Slack              :     2.364 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.436
    Info (332113): Targets: [get_clocks {Clock50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 7.436 
    Info (332113): ===================================================================
    Info (332113): Node             : altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : Clock50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      1.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):      1.264      0.238 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.264      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.195      0.931 RR    IC  dmem_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.942      0.747 RR  CELL  altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     11.026      1.026 FF  CELL  CLOCK_50|combout
    Info (332113):     11.264      0.238 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):     11.264      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):     12.195      0.931 FF    IC  dmem_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     12.942      0.747 FF  CELL  altsyncram:dmem_rtl_0|altsyncram_cdl1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     7.436
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.531
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.531 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.469
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.531
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: altsyncram:imem_rtl_0|altsyncram_j061:auto_generated|ram_block1a27~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 4.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.587         0.000 Clock50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock50 
Info (332146): Worst-case recovery slack is 19.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.228         0.000 Clock50 
Info (332146): Worst-case removal slack is 0.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.636         0.000 Clock50 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 Clock50 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.587
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.587 
    Info (332115): ===================================================================
    Info (332115): From Node    : B[5]~_Duplicate_1
    Info (332115): To Node      : ALUout[11]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.796      1.796  R        clock network delay
    Info (332115):      1.937      0.141     uTco  B[5]~_Duplicate_1
    Info (332115):      1.937      0.000 RR  CELL  B[5]~_Duplicate_1|regout
    Info (332115):      2.100      0.163 RR    IC  Div0|auto_generated|divider|my_abs_den|cs1a[5]~0|dataa
    Info (332115):      2.287      0.187 RF  CELL  Div0|auto_generated|divider|my_abs_den|cs1a[5]~0|combout
    Info (332115):      2.397      0.110 FF    IC  Div0|auto_generated|divider|my_abs_den|cs1a[5]~1|datad
    Info (332115):      2.456      0.059 FF  CELL  Div0|auto_generated|divider|my_abs_den|cs1a[5]~1|combout
    Info (332115):      2.642      0.186 FF    IC  Div0|auto_generated|divider|my_abs_den|cs1a[8]~2|datac
    Info (332115):      2.775      0.133 FF  CELL  Div0|auto_generated|divider|my_abs_den|cs1a[8]~2|combout
    Info (332115):      2.884      0.109 FF    IC  Div0|auto_generated|divider|divider|sel[8]|datac
    Info (332115):      2.991      0.107 FF  CELL  Div0|auto_generated|divider|divider|sel[8]|combout
    Info (332115):      3.173      0.182 FF    IC  Div0|auto_generated|divider|divider|sel[3]|datad
    Info (332115):      3.232      0.059 FF  CELL  Div0|auto_generated|divider|divider|sel[3]|combout
    Info (332115):      3.344      0.112 FF    IC  Div0|auto_generated|divider|divider|sel[0]|datad
    Info (332115):      3.403      0.059 FF  CELL  Div0|auto_generated|divider|divider|sel[0]|combout
    Info (332115):      3.592      0.189 FF    IC  Div0|auto_generated|divider|divider|StageOut[0]~0|datad
    Info (332115):      3.651      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[0]~0|combout
    Info (332115):      3.761      0.110 FF    IC  Div0|auto_generated|divider|divider|StageOut[14]~2|datad
    Info (332115):      3.820      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[14]~2|combout
    Info (332115):      3.927      0.107 FF    IC  Div0|auto_generated|divider|divider|StageOut[13]~3|datad
    Info (332115):      3.986      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[13]~3|combout
    Info (332115):      4.104      0.118 FF    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|dataa
    Info (332115):      4.254      0.150 FR  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2|cout
    Info (332115):      4.254      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|cin
    Info (332115):      4.289      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4|cout
    Info (332115):      4.289      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6|cin
    Info (332115):      4.459      0.170 FR  CELL  Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6|combout
    Info (332115):      4.577      0.118 RR    IC  Div0|auto_generated|divider|divider|StageOut[26]~6|datac
    Info (332115):      4.684      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[26]~6|combout
    Info (332115):      4.792      0.108 RR    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2|datab
    Info (332115):      4.935      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2|cout
    Info (332115):      4.935      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4|cin
    Info (332115):      4.970      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4|cout
    Info (332115):      4.970      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|cin
    Info (332115):      5.005      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6|cout
    Info (332115):      5.005      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|cin
    Info (332115):      5.175      0.170 FF  CELL  Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8|combout
    Info (332115):      5.405      0.230 FF    IC  Div0|auto_generated|divider|divider|StageOut[39]~10|datac
    Info (332115):      5.512      0.107 FF  CELL  Div0|auto_generated|divider|divider|StageOut[39]~10|combout
    Info (332115):      5.629      0.117 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|datab
    Info (332115):      5.772      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2|cout
    Info (332115):      5.772      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cin
    Info (332115):      5.807      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4|cout
    Info (332115):      5.807      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cin
    Info (332115):      5.842      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6|cout
    Info (332115):      5.842      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cin
    Info (332115):      5.877      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8|cout
    Info (332115):      5.877      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|cin
    Info (332115):      6.047      0.170 FR  CELL  Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10|combout
    Info (332115):      6.175      0.128 RR    IC  Div0|auto_generated|divider|divider|StageOut[53]~14|datac
    Info (332115):      6.282      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[53]~14|combout
    Info (332115):      6.582      0.300 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|datab
    Info (332115):      6.725      0.143 RR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4|cout
    Info (332115):      6.725      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cin
    Info (332115):      6.760      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6|cout
    Info (332115):      6.760      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cin
    Info (332115):      6.795      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8|cout
    Info (332115):      6.795      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cin
    Info (332115):      6.830      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10|cout
    Info (332115):      6.830      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|cin
    Info (332115):      7.000      0.170 FF  CELL  Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12|combout
    Info (332115):      7.127      0.127 FF    IC  Div0|auto_generated|divider|divider|StageOut[65]~21|datad
    Info (332115):      7.186      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[65]~21|combout
    Info (332115):      7.390      0.204 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|dataa
    Info (332115):      7.540      0.150 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2|cout
    Info (332115):      7.540      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cin
    Info (332115):      7.575      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4|cout
    Info (332115):      7.575      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cin
    Info (332115):      7.610      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6|cout
    Info (332115):      7.610      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cin
    Info (332115):      7.645      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8|cout
    Info (332115):      7.645      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cin
    Info (332115):      7.680      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10|cout
    Info (332115):      7.680      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cin
    Info (332115):      7.715      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12|cout
    Info (332115):      7.715      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|cin
    Info (332115):      7.885      0.170 FR  CELL  Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14|combout
    Info (332115):      8.232      0.347 RR    IC  Div0|auto_generated|divider|divider|StageOut[80]~26|datac
    Info (332115):      8.339      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[80]~26|combout
    Info (332115):      8.454      0.115 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|datab
    Info (332115):      8.597      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6|cout
    Info (332115):      8.597      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cin
    Info (332115):      8.632      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8|cout
    Info (332115):      8.632      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cin
    Info (332115):      8.667      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10|cout
    Info (332115):      8.667      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cin
    Info (332115):      8.702      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12|cout
    Info (332115):      8.702      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cin
    Info (332115):      8.737      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14|cout
    Info (332115):      8.737      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|cin
    Info (332115):      8.907      0.170 FF  CELL  Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16|combout
    Info (332115):      9.232      0.325 FF    IC  Div0|auto_generated|divider|divider|StageOut[91]~36|datad
    Info (332115):      9.291      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[91]~36|combout
    Info (332115):      9.593      0.302 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2|datab
    Info (332115):      9.736      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2|cout
    Info (332115):      9.736      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4|cin
    Info (332115):      9.771      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4|cout
    Info (332115):      9.771      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|cin
    Info (332115):      9.865      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6|cout
    Info (332115):      9.865      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cin
    Info (332115):      9.900      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8|cout
    Info (332115):      9.900      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cin
    Info (332115):      9.935      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10|cout
    Info (332115):      9.935      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cin
    Info (332115):      9.970      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12|cout
    Info (332115):      9.970      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cin
    Info (332115):     10.005      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14|cout
    Info (332115):     10.005      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cin
    Info (332115):     10.040      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16|cout
    Info (332115):     10.040      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|cin
    Info (332115):     10.210      0.170 FR  CELL  Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18|combout
    Info (332115):     10.526      0.316 RR    IC  Div0|auto_generated|divider|divider|StageOut[104]~45|datad
    Info (332115):     10.585      0.059 RR  CELL  Div0|auto_generated|divider|divider|StageOut[104]~45|combout
    Info (332115):     10.886      0.301 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|datab
    Info (332115):     11.029      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2|cout
    Info (332115):     11.029      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cin
    Info (332115):     11.064      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4|cout
    Info (332115):     11.064      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cin
    Info (332115):     11.099      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6|cout
    Info (332115):     11.099      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cin
    Info (332115):     11.134      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8|cout
    Info (332115):     11.134      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cin
    Info (332115):     11.228      0.094 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10|cout
    Info (332115):     11.228      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cin
    Info (332115):     11.263      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12|cout
    Info (332115):     11.263      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cin
    Info (332115):     11.298      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14|cout
    Info (332115):     11.298      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cin
    Info (332115):     11.333      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16|cout
    Info (332115):     11.333      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cin
    Info (332115):     11.368      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18|cout
    Info (332115):     11.368      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|cin
    Info (332115):     11.538      0.170 FF  CELL  Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20|combout
    Info (332115):     11.879      0.341 FF    IC  Div0|auto_generated|divider|divider|StageOut[117]~55|datad
    Info (332115):     11.938      0.059 FF  CELL  Div0|auto_generated|divider|divider|StageOut[117]~55|combout
    Info (332115):     12.122      0.184 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2|datab
    Info (332115):     12.265      0.143 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2|cout
    Info (332115):     12.265      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4|cin
    Info (332115):     12.300      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4|cout
    Info (332115):     12.300      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|cin
    Info (332115):     12.394      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6|cout
    Info (332115):     12.394      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cin
    Info (332115):     12.429      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8|cout
    Info (332115):     12.429      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cin
    Info (332115):     12.464      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10|cout
    Info (332115):     12.464      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cin
    Info (332115):     12.499      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12|cout
    Info (332115):     12.499      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cin
    Info (332115):     12.534      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14|cout
    Info (332115):     12.534      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cin
    Info (332115):     12.569      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16|cout
    Info (332115):     12.569      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cin
    Info (332115):     12.604      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18|cout
    Info (332115):     12.604      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cin
    Info (332115):     12.639      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20|cout
    Info (332115):     12.639      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|cin
    Info (332115):     12.809      0.170 FR  CELL  Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22|combout
    Info (332115):     13.053      0.244 RR    IC  Div0|auto_generated|divider|divider|StageOut[130]~66|datac
    Info (332115):     13.160      0.107 RR  CELL  Div0|auto_generated|divider|divider|StageOut[130]~66|combout
    Info (332115):     13.361      0.201 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2|datab
    Info (332115):     13.504      0.143 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2|cout
    Info (332115):     13.504      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|cin
    Info (332115):     13.539      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4|cout
    Info (332115):     13.539      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cin
    Info (332115):     13.574      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6|cout
    Info (332115):     13.574      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cin
    Info (332115):     13.609      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8|cout
    Info (332115):     13.609      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cin
    Info (332115):     13.644      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10|cout
    Info (332115):     13.644      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cin
    Info (332115):     13.738      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12|cout
    Info (332115):     13.738      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cin
    Info (332115):     13.773      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14|cout
    Info (332115):     13.773      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cin
    Info (332115):     13.808      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16|cout
    Info (332115):     13.808      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cin
    Info (332115):     13.843      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18|cout
    Info (332115):     13.843      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cin
    Info (332115):     13.878      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20|cout
    Info (332115):     13.878      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cin
    Info (332115):     13.913      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22|cout
    Info (332115):     13.913      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|cin
    Info (332115):     14.083      0.170 FF  CELL  Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24|combout
    Info (332115):     14.434      0.351 FF    IC  Div0|auto_generated|divider|divider|StageOut[143]~78|datac
    Info (332115):     14.541      0.107 FF  CELL  Div0|auto_generated|divider|divider|StageOut[143]~78|combout
    Info (332115):     14.725      0.184 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3|dataa
    Info (332115):     14.875      0.150 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3|cout
    Info (332115):     14.875      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5|cin
    Info (332115):     14.910      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5|cout
    Info (332115):     14.910      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7|cin
    Info (332115):     14.945      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7|cout
    Info (332115):     14.945      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9|cin
    Info (332115):     14.980      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9|cout
    Info (332115):     14.980      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11|cin
    Info (332115):     15.015      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11|cout
    Info (332115):     15.015      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13|cin
    Info (332115):     15.050      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13|cout
    Info (332115):     15.050      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15|cin
    Info (332115):     15.144      0.094 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15|cout
    Info (332115):     15.144      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17|cin
    Info (332115):     15.179      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17|cout
    Info (332115):     15.179      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19|cin
    Info (332115):     15.214      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19|cout
    Info (332115):     15.214      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21|cin
    Info (332115):     15.249      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21|cout
    Info (332115):     15.249      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23|cin
    Info (332115):     15.284      0.035 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23|cout
    Info (332115):     15.284      0.000 RR    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25|cin
    Info (332115):     15.319      0.035 RF  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25|cout
    Info (332115):     15.319      0.000 FF    IC  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|cin
    Info (332115):     15.489      0.170 FR  CELL  Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26|combout
    Info (332115):     15.680      0.191 RR    IC  Div0|auto_generated|divider|op_1~0|datab
    Info (332115):     15.823      0.143 RR  CELL  Div0|auto_generated|divider|op_1~0|cout
    Info (332115):     15.823      0.000 RR    IC  Div0|auto_generated|divider|op_1~2|cin
    Info (332115):     15.858      0.035 RF  CELL  Div0|auto_generated|divider|op_1~2|cout
    Info (332115):     15.858      0.000 FF    IC  Div0|auto_generated|divider|op_1~4|cin
    Info (332115):     15.893      0.035 FR  CELL  Div0|auto_generated|divider|op_1~4|cout
    Info (332115):     15.893      0.000 RR    IC  Div0|auto_generated|divider|op_1~6|cin
    Info (332115):     15.928      0.035 RF  CELL  Div0|auto_generated|divider|op_1~6|cout
    Info (332115):     15.928      0.000 FF    IC  Div0|auto_generated|divider|op_1~8|cin
    Info (332115):     15.963      0.035 FR  CELL  Div0|auto_generated|divider|op_1~8|cout
    Info (332115):     15.963      0.000 RR    IC  Div0|auto_generated|divider|op_1~10|cin
    Info (332115):     15.998      0.035 RF  CELL  Div0|auto_generated|divider|op_1~10|cout
    Info (332115):     15.998      0.000 FF    IC  Div0|auto_generated|divider|op_1~12|cin
    Info (332115):     16.092      0.094 FR  CELL  Div0|auto_generated|divider|op_1~12|cout
    Info (332115):     16.092      0.000 RR    IC  Div0|auto_generated|divider|op_1~14|cin
    Info (332115):     16.127      0.035 RF  CELL  Div0|auto_generated|divider|op_1~14|cout
    Info (332115):     16.127      0.000 FF    IC  Div0|auto_generated|divider|op_1~16|cin
    Info (332115):     16.162      0.035 FR  CELL  Div0|auto_generated|divider|op_1~16|cout
    Info (332115):     16.162      0.000 RR    IC  Div0|auto_generated|divider|op_1~18|cin
    Info (332115):     16.197      0.035 RF  CELL  Div0|auto_generated|divider|op_1~18|cout
    Info (332115):     16.197      0.000 FF    IC  Div0|auto_generated|divider|op_1~20|cin
    Info (332115):     16.232      0.035 FR  CELL  Div0|auto_generated|divider|op_1~20|cout
    Info (332115):     16.232      0.000 RR    IC  Div0|auto_generated|divider|op_1~22|cin
    Info (332115):     16.402      0.170 RR  CELL  Div0|auto_generated|divider|op_1~22|combout
    Info (332115):     16.813      0.411 RR    IC  Mux3~12|datad
    Info (332115):     16.872      0.059 RF  CELL  Mux3~12|combout
    Info (332115):     16.977      0.105 FF    IC  Mux3~13|datad
    Info (332115):     17.036      0.059 FR  CELL  Mux3~13|combout
    Info (332115):     17.140      0.104 RR    IC  Mux3~14|datad
    Info (332115):     17.199      0.059 RR  CELL  Mux3~14|combout
    Info (332115):     17.199      0.000 RR    IC  ALUout[11]|datain
    Info (332115):     17.241      0.042 RR  CELL  ALUout[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.796      1.796  R        clock network delay
    Info (332115):     21.828      0.032     uTsu  ALUout[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.241
    Info (332115): Data Required Time :    21.828
    Info (332115): Slack              :     4.587 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.790      1.790  R        clock network delay
    Info (332115):      1.931      0.141     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115):      1.931      0.000 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous|regout
    Info (332115):      1.931      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous~0|datac
    Info (332115):      2.115      0.184 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous~0|combout
    Info (332115):      2.115      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\storage_transition:transition_detector|\td:1:td|previous|datain
    Info (332115):      2.157      0.042 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.790      1.790  R        clock network delay
    Info (332115):      1.942      0.152      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.157
    Info (332115): Data Required Time :     1.942
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.228
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.228 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[17]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.406      1.406  R        clock network delay
    Info (332115):      1.547      0.141     uTco  resetReg
    Info (332115):      1.547      0.000 RR  CELL  resetReg|regout
    Info (332115):      2.148      0.601 RR    IC  PC[17]|aclr
    Info (332115):      2.593      0.445 RR  CELL  PC[17]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.789      1.789  R        clock network delay
    Info (332115):     21.821      0.032     uTsu  PC[17]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.593
    Info (332115): Data Required Time :    21.821
    Info (332115): Slack              :    19.228 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.636
    Info (332115): -to_clock [get_clocks {Clock50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.636 
    Info (332115): ===================================================================
    Info (332115): From Node    : resetReg
    Info (332115): To Node      : PC[2]
    Info (332115): Launch Clock : Clock50
    Info (332115): Latch Clock  : Clock50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.406      1.406  R        clock network delay
    Info (332115):      1.547      0.141     uTco  resetReg
    Info (332115):      1.547      0.000 RR  CELL  resetReg|regout
    Info (332115):      2.136      0.589 RR    IC  PC[2]|aclr
    Info (332115):      2.581      0.445 RR  CELL  PC[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.793      1.793  R        clock network delay
    Info (332115):      1.945      0.152      uTh  PC[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.581
    Info (332115): Data Required Time :     1.945
    Info (332115): Slack              :     0.636 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.620
    Info (332113): Targets: [get_clocks {Clock50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 7.620 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : Clock50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):      0.757      0.186 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      0.757      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.429      0.672 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):      1.856      0.427 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.571      0.571 FF  CELL  CLOCK_50|combout
    Info (332113):     10.757      0.186 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):     10.757      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):     11.429      0.672 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     11.856      0.427 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8q14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     7.620
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.778 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.222
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.778
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Wed Jul 15 22:12:48 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


