Ravindra K. Ahuja , Thomas L. Magnanti , James B. Orlin, Network flows: theory, algorithms, and applications, Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992
Kuang-Chien Chen , Jason Cong , Yuzheng Ding , Andrew B. Kahng , Peter Trajmar, DAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization, IEEE Design & Test, v.9 n.3, p.7-20, July 1992[doi>10.1109/54.156154]
J. Cong , Y. Ding, An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.48-53, December 1992, Santa Clara, California, USA
Cong, J. and Ding, Y. 1994. On area/depth trade-off in LUT-based FPGA technology mapping. IEEE Trans. VLSI Syst. 2, 2 (June), 137--148.
Jason Cong , Yean-Yow Hwang, Simultaneous depth and area minimization in LUT-based FPGA mapping, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.68-74, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201322]
Farrahi, A. H. and Sarrafzadeh, M. 1994a. Complexity of the lookup-table minimization problem for FPGA technology mapping. IEEE Trans. Comput.-Aided Des. 13, 11 (Nov.), 1319--1332.
Amir H. Farrahi , Majid Sarrafzadeh, FPGA Technology Mapping for Power Minimization, Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications: Field-Programmable Logic, Architectures, Synthesis and Applications, p.66-77, September 07-09, 1994
Robert J. Francis , Jonathan Rose , Kevin Chung, Chortle: a technology mapping program for lookup table-based field programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.613-619, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123418]
Robert Francis , Jonathan Rose , Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.227-233, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127670]
Juinn-Dar Huang , Jing-Yang Jou , Wen-Zen Shen, An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.13-17, November 10-14, 1996, San Jose, California, USA
Kevin Karplus, Xmap: A technology mapper for table-lookup field-programmable gate arrays, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.240-243, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127672]
Aigo Lu , Erik Dagless , Jonathan M. Saul, DART: delay and routability driven technology mapping for LUT based FPGAs, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.409-414, October 02-04, 1995
Murgai, R., Shenoy, N., Brayton, R. K., and Sangiovanni-Vincentelli, A. L. 1991a. Improved logic synthesis algorithms for table look up architectures. In Proceedings of the International Conference on Computer Aided Design. 564--567.
Murgai, R., Shenoy, N., Brayton, R. K., and Sangiovanni-Vincentelli, A. L. 1991b. Peformance directed synthesis for table look up programmable gate arrays. In Proceedings of the International Conference on Computer Aided Design. 572--575.
Najm, F. 1993. Transition density: A new measure of activity in digital circuits. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 12, 2 (Feb.), 310--323.
Prashant Sawkar , Donald Thomas, Performance directed technology mapping for look-up table based FPGAs, Proceedings of the 30th international Design Automation Conference, p.208-212, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164672]
Martine D. F. Schlag , Jackson Kong , Pak K. Chan, Routability-Driven Techology Mapping for LookUp-Table-Based FPGAs, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.86-90, October 11-14, 1992
Zhi-Hong Wang , En-Cheng Liu , Jianbang Lai , Ting-Chi Wang, Power minization in LUT-based FPGA technology mapping, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.635-640, January 2001, Yokohama, Japan[doi>10.1145/370155.370569]
Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design:  a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
Xilinx. 1999. The Programmable Logic Data Book. Xilinx Inc., San Jose, CA.
