
istflow -prj "D:/Project/H100_FPGA/debug0513.rvl" -design "c25x_fpga_c25x_fpga.rvp" 
-- all messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_error.log
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/c25x_fpga.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calib_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_measure.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/measure_para.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/datagram_parser.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/datagram_parser.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/datagram_parser.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/division.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/index_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_ident_define.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_init.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/parameter_init.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/parameter_init.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/parameter_init.v' (VERI-2320)
D:/Project/H100_FPGA/source/eth/parameter_init.v(4): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/parameter_ident_define.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/parameter_init.v(4): INFO: back to file 'D:/Project/H100_FPGA/source/eth/parameter_init.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v' (VERI-2320)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_master_eth.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/flash_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/USRMCLK.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dac.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_temp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/pluse_average.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/self_inspection.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/adc_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/laser/laser_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/encoder_generate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/rotate_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/sram/sram_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/SPI_Master_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v' (VERI-2320)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_send_make.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/data_pre.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/index_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dist.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/div_rill.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/data_process_3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/cache_opto_ram/cache_opto_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/opto_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_drive.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/random_number_generator.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v' (VERI-1482)
D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(142): WARNING: empty statement in sequential block (VERI-1988)
D:/Project/H100_FPGA/source/c25x_fpga.v(1): INFO: compiling module 'c25x_fpga' (VERI-1018)
D:/Project/H100_FPGA/source/c25x_fpga.v(495): INFO: elaborating module 'c25x_fpga' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v(86): INFO: elaborating module 'c25x_pll_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/rotate_control.v(152): INFO: elaborating module 'rotate_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/self_inspection.v(289): INFO: elaborating module 'self_inspection_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/laser/laser_control.v(113): INFO: elaborating module 'laser_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/dist_measure.v(308): INFO: elaborating module 'dist_measure_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/sram/sram_control.v(59): INFO: elaborating module 'sram_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/flash_control.v(578): INFO: elaborating module 'flash_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/w5500_control.v(411): INFO: elaborating module 'w5500_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v(48): INFO: elaborating module 'opto_switch_filter_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/motor_control.v(223): INFO: elaborating module 'motor_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/motor_control_2.v(327): INFO: elaborating module 'motor_control_2_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/encoder_generate.v(239): INFO: elaborating module 'encoder_generate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adda/adc_control.v(138): INFO: elaborating module 'adc_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v(178): INFO: elaborating module 'DA_SPI_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adc_to_dac.v(287): INFO: elaborating module 'adc_to_dac_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adc_to_dist.v(225): INFO: elaborating module 'adc_to_dist_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/pluse_average.v(90): INFO: elaborating module 'pluse_average_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/measure_para.v(98): INFO: elaborating module 'measure_para_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(190): INFO: elaborating module 'rise_signal_process_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(842): INFO: elaborating module 'mpt2042_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v(120): INFO: elaborating module 'dist_calculate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/data_process_3.v(465): INFO: elaborating module 'data_process_3_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/dist_packet.v(306): INFO: elaborating module 'dist_packet_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calib_packet.v(186): INFO: elaborating module 'calib_packet_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/USRMCLK.v(3): INFO: elaborating module 'USRMCLK_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v(170): INFO: elaborating module 'spi_flash_top_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(1334): INFO: elaborating module 'spi_w5500_top_3_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/datagram_parser.v(1269): INFO: elaborating module 'datagram_parser_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v(89): INFO: elaborating module 'datagram_parser_udp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v(53): INFO: elaborating module 'time_stamp_ntp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/parameter_init.v(1789): INFO: elaborating module 'parameter_init_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_4' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/random_number_generator.v(33): INFO: elaborating module 'random_number_generator_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v(149): INFO: elaborating module 'AD_SPI_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adc_to_temp.v(205): INFO: elaborating module 'adc_to_temp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_4' (VERI-9000)
D:/Project/H100_FPGA/source/eth/division.v(82): INFO: elaborating module 'division_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v(218): INFO: elaborating module 'mpt2042_spi_top_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v(134): INFO: elaborating module 'mpt2042_rom_128x8_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/data_pre.v(82): INFO: elaborating module 'data_pre_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/index_cal.v(146): INFO: elaborating module 'index_cal_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v(409): INFO: elaborating module 'dist_cal_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v(262): INFO: elaborating module 'rssi_cal_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(241): INFO: elaborating module 'distance_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(241): INFO: elaborating module 'distance_ram_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v(250): INFO: elaborating module 'spi_flash_cmd_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(343): INFO: elaborating module 'spi_w5500_cmd_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v(696): INFO: elaborating module 'tcp_recv_fifo_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v(140): INFO: elaborating module 'eth_data_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_4' (VERI-9000)
D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v(169): INFO: elaborating module 'ntp_receive_parser_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/ntp_send_make.v(172): INFO: elaborating module 'ntp_send_make_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/ntp_calculate.v(101): INFO: elaborating module 'ntp_calculate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/index_calculate.v(147): INFO: elaborating module 'index_calculate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/time_stamp.v(54): INFO: elaborating module 'time_stamp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v(140): INFO: elaborating module 'opto_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_5' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_6' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_7' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_8' (VERI-9000)
D:/Project/H100_FPGA/source/eth/division.v(82): INFO: elaborating module 'division_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/division.v(82): INFO: elaborating module 'division_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/div_rill.v(113): INFO: elaborating module 'div_rill_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v(138): INFO: elaborating module 'spi_master_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/spi_master_eth.v(147): INFO: elaborating module 'spi_master_eth_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/dist_measure.v(179): WARNING: port 'SER_CLK_P' is not connected on this instance (VERI-2435)
D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(840): WARNING: port 'Reset' is not connected on this instance (VERI-2435)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="6"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "D:/lscc/diamond/3.12/tcltk/bin/tclsh" "D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/debug0513_generate.tcl".
all messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/debug0513/c25x_fpga_la0_bb.v'
all messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/c25x_fpga.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calib_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_measure.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/measure_para.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser.v(3,10-3,34) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser.v(3,10-3,34) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/datagram_parser.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser.v" arg2="3"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/division.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/index_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_ident_define.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_init.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(3,10-3,34) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(3,10-3,34) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/parameter_init.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(4,10-4,36) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/parameter_ident_define.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(4,10-4,36) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/parameter_init.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3,10-3,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3,10-3,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4,10-4,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4,10-4,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_master_eth.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/flash_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/USRMCLK.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dac.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_temp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/pluse_average.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/self_inspection.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/adc_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/laser/laser_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/encoder_generate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/rotate_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/sram/sram_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/SPI_Master_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3,10-3,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3,10-3,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4,10-4,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4,10-4,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_send_make.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/data_pre.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/index_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dist.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/div_rill.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/data_process_3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/cache_opto_ram/cache_opto_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/opto_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_drive.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/random_number_generator.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(140,23-142,16) (VERI-1988) empty statement in sequential block" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v" arg2="140"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/c25x_fpga.v(1,8-1,17) (VERI-1018) compiling module &apos;c25x_fpga&apos;" arg1="D:/Project/H100_FPGA/source/c25x_fpga.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/c25x_fpga.v(1,1-495,10) (VERI-9000) elaborating module &apos;c25x_fpga&apos;" arg1="D:/Project/H100_FPGA/source/c25x_fpga.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v(8,1-86,10) (VERI-9000) elaborating module &apos;c25x_pll_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/rotate_control.v(1,1-152,10) (VERI-9000) elaborating module &apos;rotate_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/rotate_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/self_inspection.v(1,1-289,10) (VERI-9000) elaborating module &apos;self_inspection_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/self_inspection.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/laser/laser_control.v(1,1-113,10) (VERI-9000) elaborating module &apos;laser_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/laser/laser_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/dist_measure.v(1,1-308,10) (VERI-9000) elaborating module &apos;dist_measure_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/dist_measure.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/sram/sram_control.v(1,1-59,10) (VERI-9000) elaborating module &apos;sram_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/sram/sram_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/flash_control.v(1,1-578,10) (VERI-9000) elaborating module &apos;flash_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/flash_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/w5500_control.v(1,1-411,10) (VERI-9000) elaborating module &apos;w5500_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/w5500_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v(1,1-48,10) (VERI-9000) elaborating module &apos;opto_switch_filter_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/motor_control.v(1,1-223,10) (VERI-9000) elaborating module &apos;motor_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/motor_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/motor_control_2.v(1,1-327,10) (VERI-9000) elaborating module &apos;motor_control_2_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/motor_control_2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/encoder_generate.v(1,1-239,10) (VERI-9000) elaborating module &apos;encoder_generate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/encoder_generate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adda/adc_control.v(1,1-138,10) (VERI-9000) elaborating module &apos;adc_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adda/adc_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v(1,2-178,11) (VERI-9000) elaborating module &apos;DA_SPI_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adc_to_dac.v(1,1-287,10) (VERI-9000) elaborating module &apos;adc_to_dac_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adc_to_dac.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adc_to_dist.v(1,1-225,10) (VERI-9000) elaborating module &apos;adc_to_dist_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adc_to_dist.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/pluse_average.v(1,1-90,10) (VERI-9000) elaborating module &apos;pluse_average_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/pluse_average.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/measure_para.v(1,1-98,10) (VERI-9000) elaborating module &apos;measure_para_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/measure_para.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(26,1-190,10) (VERI-9000) elaborating module &apos;rise_signal_process_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(15,1-842,10) (VERI-9000) elaborating module &apos;mpt2042_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v(1,1-120,10) (VERI-9000) elaborating module &apos;dist_calculate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/data_process_3.v(1,1-465,10) (VERI-9000) elaborating module &apos;data_process_3_uniq_1&apos;" arg1="D:/Project/H100_FPGA/data_process_3.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/dist_packet.v(1,1-306,10) (VERI-9000) elaborating module &apos;dist_packet_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/dist_packet.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calib_packet.v(1,1-186,10) (VERI-9000) elaborating module &apos;calib_packet_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calib_packet.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v(15,1-170,10) (VERI-9000) elaborating module &apos;spi_flash_top_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(6,1-1334,10) (VERI-9000) elaborating module &apos;spi_w5500_top_3_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser.v(14,1-1269,10) (VERI-9000) elaborating module &apos;datagram_parser_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser.v" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v(1,1-89,10) (VERI-9000) elaborating module &apos;datagram_parser_udp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v(1,1-53,10) (VERI-9000) elaborating module &apos;time_stamp_ntp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(6,1-1789,10) (VERI-9000) elaborating module &apos;parameter_init_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_4&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/random_number_generator.v(1,1-33,10) (VERI-9000) elaborating module &apos;random_number_generator_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/random_number_generator.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v(1,4-149,12) (VERI-9000) elaborating module &apos;AD_SPI_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adc_to_temp.v(1,1-205,10) (VERI-9000) elaborating module &apos;adc_to_temp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adc_to_temp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_4&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/division.v(1,1-82,10) (VERI-9000) elaborating module &apos;division_uniq_2&apos;" arg1="D:/Project/H100_FPGA/source/eth/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v(15,1-218,10) (VERI-9000) elaborating module &apos;mpt2042_spi_top_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v(8,1-134,10) (VERI-9000) elaborating module &apos;mpt2042_rom_128x8_uniq_1&apos;" arg1="D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/data_pre.v(1,1-82,10) (VERI-9000) elaborating module &apos;data_pre_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/data_pre.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/index_cal.v(1,1-146,10) (VERI-9000) elaborating module &apos;index_cal_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/index_cal.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v(1,1-409,10) (VERI-9000) elaborating module &apos;dist_cal_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v(1,1-262,10) (VERI-9000) elaborating module &apos;rssi_cal_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(8,1-241,10) (VERI-9000) elaborating module &apos;distance_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(8,1-241,10) (VERI-9000) elaborating module &apos;distance_ram_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v(15,1-250,10) (VERI-9000) elaborating module &apos;spi_flash_cmd_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(6,1-343,10) (VERI-9000) elaborating module &apos;spi_w5500_cmd_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v(8,1-696,10) (VERI-9000) elaborating module &apos;tcp_recv_fifo_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_data_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_4&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v(1,1-169,10) (VERI-9000) elaborating module &apos;ntp_receive_parser_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/ntp_send_make.v(1,1-172,10) (VERI-9000) elaborating module &apos;ntp_send_make_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/ntp_send_make.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/ntp_calculate.v(1,1-101,10) (VERI-9000) elaborating module &apos;ntp_calculate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/ntp_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/index_calculate.v(1,1-147,10) (VERI-9000) elaborating module &apos;index_calculate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/index_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/time_stamp.v(1,1-54,10) (VERI-9000) elaborating module &apos;time_stamp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/time_stamp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;opto_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_5&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_6&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_7&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_8&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/division.v(1,1-82,10) (VERI-9000) elaborating module &apos;division_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/division.v(1,1-82,10) (VERI-9000) elaborating module &apos;division_uniq_3&apos;" arg1="D:/Project/H100_FPGA/source/eth/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/div_rill.v(1,1-113,10) (VERI-9000) elaborating module &apos;div_rill_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/div_rill.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v(3,1-138,10) (VERI-9000) elaborating module &apos;spi_master_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_master_eth.v(3,1-147,10) (VERI-9000) elaborating module &apos;spi_master_eth_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_master_eth.v" arg2="3"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/dist_measure.v(152,1-179,3) (VERI-2435) port &apos;SER_CLK_P&apos; is not connected on this instance" arg1="D:/Project/H100_FPGA/source/dist/dist_measure.v" arg2="152"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(834,1-840,4) (VERI-2435) port &apos;Reset&apos; is not connected on this instance" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v" arg2="834"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v'
Lpf file 'D:/Project/H100_FPGA/c25x_fpga.lpf' is updated.

synthesis -f "c25x_fpga_c25x_fpga_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 23 11:39:24 2025


Command Line:  synthesis -f c25x_fpga_c25x_fpga_lattice.synproj -gui -msgset D:/Project/H100_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = c25x_fpga.
Target frequency = 100.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/lscc/diamond/3.12/ispfpga/sa5p00/data (searchpath added)
-p D:/Project/H100_FPGA/c25x_fpga (searchpath added)
-p D:/Project/H100_FPGA (searchpath added)
-p D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/debug0513 (searchpath added)
Key file = D:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat
File D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = D:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_trig_gen.v
Verilog design file = D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_gen.v
Verilog design file = D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v
NGD file = c25x_fpga_c25x_fpga.ngd
-sdc option: SDC file input is D:/Project/H100_FPGA/c25x_fpga.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file d:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_trig_gen.v. VERI-1482
Analyzing Verilog file d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_gen.v. VERI-1482
Analyzing Verilog file d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): c25x_fpga
Last elaborated design is c25x_fpga()
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
    <postMsg mid="35001695" type="Warning" dynamic="2" navigation="0" arg0="NET" arg1="w_pll_50m_2"  />
    <postMsg mid="35001688" type="Warning" dynamic="1" navigation="0" arg0="create_clock -period 20.000000 -waveform { 0.000000 10.000000 } -name w_pll_50m_2 [ get_nets { w_pll_50m_2 } ]"  />
Top-level module name = c25x_fpga.
    <postMsg mid="35001695" type="Warning" dynamic="2" navigation="0" arg0="NET" arg1="w_pll_50m_2"  />
    <postMsg mid="35001688" type="Warning" dynamic="1" navigation="0" arg0="create_clock -period 20.000000 -waveform { 0.000000 10.000000 } -name w_pll_50m_2 [ get_nets { w_pll_50m_2 } ]"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(35174): " arg1="SER_CLK_P" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="35174"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(36874): " arg1="Reset" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="36874"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41811): " arg1="w_recv_num[15]" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41811"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45381): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45381"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45500): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45500"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45636): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45636"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45772): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45772"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45891): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45891"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(37222): " arg1="\U5/u2/u1/Reset" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="37222"  />
######## Missing driver on net \U8/w_recv_num[15]. Patching with GND.
######## Missing driver on net \U8/w_recv_num[14]. Patching with GND.
######## Missing driver on net \U8/w_recv_num[13]. Patching with GND.
######## Missing driver on net \U8/w_recv_num[12]. Patching with GND.
######## Missing driver on net \U5/u2/u1/Reset. Patching with GND.
######## Missing driver on net n1354. Patching with GND.
######## Missing driver on net n1353. Patching with GND.
######## Missing driver on net n1352. Patching with GND.
######## Missing driver on net n1351. Patching with GND.
######## Missing driver on net n1350. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23283): " arg1="\U2/U2/r_pwm_value_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23283"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(27109): " arg1="\U3/u3/U1/tempADValue[0]_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="27109"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(27109): " arg1="\U3/u3/U1/tempADValue[0]_i2" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="27109"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41083): " arg1="\U7/r_byte_size_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41083"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23283): " arg1="\U2/U2/r_pwm_value_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23283"  />
Removed duplicate sequential element \U5/U4/reso_mode(4 bit), because it is equivalent to \U2/U4/reso_mode

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u2/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u1/u1/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 00001

 001 -> 00010

 010 -> 00100

 011 -> 01000

 100 -> 10000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/state_cntr" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u1/u1/clk_cnt" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/u2/tdc_result_cnt" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/u2/current_state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000001 -> 00000001

 00000010 -> 00000010

 00000100 -> 00000100

 00001000 -> 00001000

 00010000 -> 00010000

 00100000 -> 00100000

 01000000 -> 01000000

 10000000 -> 10000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/U3/U4/U3/status" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000000 -> 00001

 000001 -> 00010

 000010 -> 00100

 000100 -> 01000

 001000 -> 10000





 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_904
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_903
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_911
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_910
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_907
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_908
 PMux Accepted with new tuning \U8/u1/r_cnt2_1__I_0_934
 PMux Accepted with new tuning \U8/u1/r_cnt1_1__I_0_939
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_905    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u1/r_adc_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U3/u1/r_adc_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U3/u4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U5/U7/r_packet_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U8/u5/r_status_code"  />
Duplicate register/latch removal. \U2/U4/r_angle_reso_i2 is a one-to-one match with \U2/U4/r_angle_reso_i5.
Removed duplicate sequential element \U5/U1/reso_mode(4 bit), because it is equivalent to \U2/U4/reso_mode

Removed duplicate sequential element \U5/U3/U4/r_mult1_dataA(16 bit), because it is equivalent to \U5/U3/U4/r_mult2_dataA

    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U2/U4/r_low_time_prior_cnt"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U5/U4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U8/u2/r_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U3/u3/U1/r_adc_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U3/u3/U1/r_adc_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U8/u1/u1/r_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U8/u1/u1/r_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U1/r_data_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/u1/r_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/pt_cap_mem_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/pt_cap_mem_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/pt_cap_mem_addr"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/u2/tdc_result_channel_id"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/u2/tdc_result_channel_id"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value0"  />


######### Begin FIR Info ########


Number of FIR filters recognized: 2



######### End FIR Info ########


    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(50624): " arg1="_add_1_26715_i7" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="50624"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="_add_1_26715_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="_add_1_26715_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="_add_1_26715_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="_add_1_26715_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="_add_1_26715_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="_add_1_26715_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_26708_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_26708_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_26708_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_26708_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_26708_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_26708_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_26708_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_26708_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_26708_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_26708_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_26708_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_26708_e2"  />
    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(49296): " arg1="\U8/u3/u3/r_root_middle2_i7" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="49296"  />
######## Missing driver on net n23169. Patching with GND.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/u3/r_ntp_state_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/u2/r_state_"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(35348): " arg1="\U5/U1/r_angle_reso_i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="35348"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38709): " arg1="\U5/U4/r_angle_max_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38709"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38709): " arg1="\U5/U4/r_angle_max_i10" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38709"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(51344): " arg1="\U8/u5/r_config_mode_i9" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="51344"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23846): " arg1="\U2/U4/reso_mode_i3" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23846"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(34348): " arg1="\U5/U4/U3/r_divisor_i0_i9" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="34348"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(40752): " arg1="\U7/r_flash_rdaddr_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="40752"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(40811): " arg1="\U7/r_page_rdnum_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="40811"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23224): " arg1="\U2/U2/r_cnt_state_high_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23224"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23466): " arg1="\U2/U3/r_cnt_lower_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23466"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41212): " arg1="\U7/U2/r_cmd__i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41212"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(40834): " arg1="\U7/r_page_num_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="40834"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(40752): " arg1="\U7/r_flash_rdaddr_i19" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="40752"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23224): " arg1="\U2/U2/r_cnt_state_high_i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23224"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23466): " arg1="\U2/U3/r_cnt_max_i18" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23466"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23875): " arg1="\U2/U4/r_angle_cal_value_i12" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23875"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(43448): " arg1="\U8/u1/r_sock_num_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="43448"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(26071): " arg1="\U3/r_check_state__i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="26071"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(51264): " arg1="\U8/u5/r_set_para6_i0_i15" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="51264"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38451): " arg1="\U5/U3/U4/r_dist_value_i0_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38451"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38582): " arg1="\U5/U3/U4/U3/temp_b_i0_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38582"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(44082): " arg1="\U8/u1/u1/u1/r_data_in_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="44082"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38175): " arg1="\U5/U3/U3/r_dist_state__i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38175"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(51546): " arg1="\U8/u5/U1/r_index_state__i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="51546"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23852): " arg1="\U2/U4/freq_mode_i3" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23852"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(37758): " arg1="\U5/U3/U2/r_rise_index_i0_i15" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="37758"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(26820): " arg1="\U3/u3/r_dac_state_i7" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="26820"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(27247): " arg1="\U3/u3/U1/r_temp_state__i9" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="27247"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41376): " arg1="\U7/U2/u1/r_byte_size__i4" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41376"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(43803): " arg1="\U8/u1/u1/r_cmd__i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="43803"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23885): " arg1="_add_1_26724_e2_i0_i15" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23885"  />
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i0 is a one-to-one match with \U2/U2/r_cnt_state_high_i4.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i10 is a one-to-one match with \U2/U2/r_cnt_state_high_i14.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i12 is a one-to-one match with \U2/U2/r_cnt_state_low_i0.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i15 is a one-to-one match with \U2/U2/r_cnt_state_high_i12.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i16 is a one-to-one match with \U2/U2/r_cnt_state_high_i10.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i17 is a one-to-one match with \U2/U2/r_cnt_state_high_i15.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i18 is a one-to-one match with \U2/U2/r_cnt_state_high_i16.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i19 is a one-to-one match with \U2/U2/r_cnt_state_high_i17.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i21 is a one-to-one match with \U2/U2/r_cnt_state_high_i18.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i1 is a one-to-one match with \U2/U2/r_cnt_state_high_i21.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i2 is a one-to-one match with \U2/U2/r_cnt_state_high_i19.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i3 is a one-to-one match with \U2/U2/r_cnt_state_low_i1.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i5 is a one-to-one match with \U2/U2/r_cnt_state_low_i2.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i8 is a one-to-one match with \U2/U2/r_cnt_state_low_i3.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i11 is a one-to-one match with \U2/U2/r_cnt_state_low_i5.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i12 is a one-to-one match with \U2/U2/r_cnt_state_low_i8.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i13 is a one-to-one match with \U2/U2/r_cnt_state_low_i11.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i14 is a one-to-one match with \U2/U2/r_cnt_state_low_i12.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i19 is a one-to-one match with \U2/U2/r_cnt_state_low_i13.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i21 is a one-to-one match with \U2/U2/r_cnt_state_low_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i0 is a one-to-one match with \U2/U3/r_cnt_state_low_i0.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i7 is a one-to-one match with \U2/U3/r_cnt_max_i10.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i8 is a one-to-one match with \U2/U3/r_cnt_max_i11.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i15 is a one-to-one match with \U2/U3/r_cnt_max_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i16 is a one-to-one match with \U2/U3/r_cnt_max_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i17 is a one-to-one match with \U2/U3/r_cnt_max_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i21 is a one-to-one match with \U2/U3/r_cnt_max_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i6 is a one-to-one match with \U2/U3/r_cnt_max_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i7 is a one-to-one match with \U2/U3/r_cnt_max_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i8 is a one-to-one match with \U2/U3/r_cnt_higher_i6.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i11 is a one-to-one match with \U2/U3/r_cnt_higher_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i12 is a one-to-one match with \U2/U3/r_cnt_higher_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i15 is a one-to-one match with \U2/U3/r_cnt_higher_i11.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i16 is a one-to-one match with \U2/U3/r_cnt_higher_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i18 is a one-to-one match with \U2/U3/r_cnt_higher_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i19 is a one-to-one match with \U2/U3/r_cnt_higher_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i21 is a one-to-one match with \U2/U3/r_cnt_higher_i18.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i1 is a one-to-one match with \U2/U3/r_cnt_higher_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i2 is a one-to-one match with \U2/U3/r_cnt_high_i0.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i3 is a one-to-one match with \U2/U3/r_cnt_state_low_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i4 is a one-to-one match with \U2/U3/r_cnt_high_i5.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i7 is a one-to-one match with \U2/U3/r_cnt_high_i2.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i8 is a one-to-one match with \U2/U3/r_cnt_state_low_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i12 is a one-to-one match with \U2/U3/r_cnt_high_i1.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i13 is a one-to-one match with \U2/U3/r_cnt_higher_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i14 is a one-to-one match with \U2/U3/r_cnt_high_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i15 is a one-to-one match with \U2/U3/r_cnt_high_i13.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i17 is a one-to-one match with \U2/U3/r_cnt_high_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i19 is a one-to-one match with \U2/U3/r_cnt_high_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i21 is a one-to-one match with \U2/U3/r_cnt_high_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i4 is a one-to-one match with \U2/U3/r_cnt_high_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i5 is a one-to-one match with \U2/U3/r_cnt_high_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i6 is a one-to-one match with \U2/U3/r_cnt_lower_i4.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i7 is a one-to-one match with \U2/U3/r_cnt_lower_i5.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i8 is a one-to-one match with \U2/U3/r_cnt_lower_i6.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i9 is a one-to-one match with \U2/U3/r_cnt_lower_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i10 is a one-to-one match with \U2/U3/r_cnt_lower_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i12 is a one-to-one match with \U2/U3/r_cnt_lower_i9.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i13 is a one-to-one match with \U2/U3/r_cnt_lower_i10.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i14 is a one-to-one match with \U2/U3/r_cnt_lower_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i16 is a one-to-one match with \U2/U3/r_cnt_lower_i13.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i17 is a one-to-one match with \U2/U3/r_cnt_lower_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i19 is a one-to-one match with \U2/U3/r_cnt_lower_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i21 is a one-to-one match with \U2/U3/r_cnt_lower_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i4 is a one-to-one match with \U2/U3/r_cnt_lower_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i10 is a one-to-one match with \U2/U3/r_cnt_lower_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i12 is a one-to-one match with \U2/U3/r_cnt_state_high_i4.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i14 is a one-to-one match with \U2/U3/r_cnt_state_high_i10.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i15 is a one-to-one match with \U2/U3/r_cnt_state_high_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i16 is a one-to-one match with \U2/U3/r_cnt_state_high_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i17 is a one-to-one match with \U2/U3/r_cnt_state_high_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i18 is a one-to-one match with \U2/U3/r_cnt_state_high_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i19 is a one-to-one match with \U2/U3/r_cnt_state_high_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i21 is a one-to-one match with \U2/U3/r_cnt_state_high_i18.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i1 is a one-to-one match with \U2/U3/r_cnt_state_high_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i2 is a one-to-one match with \U2/U3/r_cnt_high_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i3 is a one-to-one match with \U2/U3/r_cnt_state_low_i1.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i5 is a one-to-one match with \U2/U3/r_cnt_state_high_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i9 is a one-to-one match with \U2/U3/r_cnt_high_i4.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i11 is a one-to-one match with \U2/U3/r_cnt_state_low_i2.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i12 is a one-to-one match with \U2/U3/r_cnt_state_low_i3.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i13 is a one-to-one match with \U2/U3/r_cnt_state_low_i5.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i14 is a one-to-one match with \U2/U3/r_cnt_high_i3.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i15 is a one-to-one match with \U2/U3/r_cnt_state_low_i9.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i17 is a one-to-one match with \U2/U3/r_cnt_state_low_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i18 is a one-to-one match with \U2/U3/r_cnt_state_low_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i19 is a one-to-one match with \U2/U3/r_cnt_state_low_i11.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i21 is a one-to-one match with \U2/U3/r_cnt_state_low_i12.
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U7/r_byte_size_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/frequency_state_261"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_high_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i14"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i18"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i19"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_state_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_zero_offset_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i7"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i13"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i15"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i11"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i13"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i14"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_angle_offset_i11"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_angle_offset_i10"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_angle_offset_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i4_57827_57828_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i0_57803_57804_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i5_57823_57824_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i6_57819_57820_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i9_57807_57808_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i0_57799_57800_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i7_57815_57816_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i1_57899_57900_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i2_57895_57896_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i3_57891_57892_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i4_57887_57888_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i5_57883_57884_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i6_57879_57880_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i7_57875_57876_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i8_57871_57872_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i9_57867_57868_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i10_57863_57864_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i11_57859_57860_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i12_57855_57856_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i13_57851_57852_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i14_57847_57848_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i8_57811_57812_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i15_57843_57844_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i1_57839_57840_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i2_57835_57836_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i3_57831_57832_set"  />
    <postMsg mid="35001753" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i4"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i9"  />
    <postMsg mid="35001753" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_high_i8"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i18"  />
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i15 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i13 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i13.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i15 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i13 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i12 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i13.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i1 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i6.
Duplicate register/latch removal. \U5/U3/U4/r_mult1_en_190 is a one-to-one match with \U5/U3/U4/r_mult2_en_192.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i2 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i7.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i3 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i8.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i4 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i9.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i5 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i10.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i6 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i11.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i7 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i12.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i8 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i13.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i9 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i14.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i10 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i15.
Duplicate register/latch removal. \U7/r_page_rdnum_i10 is a one-to-one match with \U7/r_page_rdnum_i9.
Duplicate register/latch removal. \U7/U2/r_cmd__i7 is a one-to-one match with \U7/U2/r_cmd__i6.
Duplicate register/latch removal. \U7/U2/r_cmd__i4 is a one-to-one match with \U7/U2/r_cmd__i3.
Duplicate register/latch removal. \U7/r_page_rdnum_i10 is a one-to-one match with \U7/r_flash_rdaddr_i18.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i13 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i13.
Duplicate register/latch removal. _add_1_26724_e2_i0_i12 is a one-to-one match with _add_1_26724_e2_i0_i14.
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="_add_1_26724_e2_i0_i12"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i14"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="_add_1_26724_e2_i0_i13"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i15"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i16"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i17"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i18"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i19"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i20"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i21"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i22"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i23"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i24"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i25"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i26"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i27"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i28"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i29"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i30"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i31"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i32"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57802"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57806"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i1"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i1"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i2"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i3"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i4"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i5"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i6"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i7"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i8"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i9"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i10"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i11"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i12"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i14"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i15"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i16"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i2"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i3"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i4"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i5"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i6"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i7"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i8"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i9"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i10"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i11"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i12"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i14"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i15"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i16"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57810"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57814"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57818"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57822"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57826"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57830"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57834"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57838"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57842"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57846"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57850"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57854"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57858"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57862"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57866"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57870"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57874"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57878"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57882"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57886"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57890"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57894"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57898"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57798"  />
Writing LPF file c25x_fpga_c25x_fpga.lpf.
c25x_fpga_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in c25x_fpga_drc.log.
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr1638163811890790.ngo'...
Loading NGO design 'lngotmp/pmi_distributed_dpramebnoner105328f0007d.ngo'...
Loading NGO design 'lngotmp/pmi_distributed_dpramebnoner164168f01b22.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr74101024741010241218b3af.ngo'...
    <postMsg mid="50001000" type="Warning" dynamic="3" navigation="0" arg0="CLKOS" arg1="FREQUENCY_PIN_CLKOS" arg2="PLLInst_0"  />
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5phub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="c25x_fpga_reveal_coretop_instance/jupdate[0]" arg2="c25x_fpga_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/tdoa" arg2="sa5phub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/cdn" arg2="sa5phub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/ip_enable[15]" arg2="sa5phub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u_1" arg2="sa5phub/genblk8.un1_jtagg_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u" arg2="sa5phub/genblk8.un1_jtagg_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="6"  />

Design Results:
  25831 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file c25x_fpga_c25x_fpga.ngd.

################### Begin Area Report (c25x_fpga)######################
Number of register bits => 7831 of 24879 (31 % )
AND2 => 3
BB => 16
CCU2C => 2622
DP16KD => 11
EHXPLLL => 1
FD1P3AX => 228
FD1P3BX => 275
FD1P3DX => 5455
FD1P3IX => 182
FD1P3JX => 3
FD1S3AX => 2
FD1S3BX => 134
FD1S3DX => 1414
FD1S3IX => 131
FD1S3JX => 7
GSR => 1
IB => 7
INV => 6
L6MUX21 => 63
LUT4 => 14105
MULT18X18D => 7
MULT9X9D => 4
OB => 51
PDPW16KD => 4
PFUMX => 974
ROM16X1A => 2
ROM256X1A => 1
USRMCLK => 1
XOR2 => 1
pmi_distributed_dpramEbnoner105328f0007d => 1
pmi_distributed_dpramEbnoner164168f01b22 => 1
pmi_ram_dpEbnonesadr1638163811890790 => 1
pmi_ram_dpEbnonesadr74101024741010241218b3af => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : U1/w_pll_50m, loads : 7534
  Net : U1/w_pll_100m, loads : 25
  Net : U1/clk_N_9599, loads : 4
  Net : i_clk_50m_c, loads : 1
  Net : c25x_fpga_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 565
Top 10 highest fanout Clock Enables:
  Net : U8/u3/u1/o_ntp_server_get_63__N_12440, loads : 64
  Net : U8/u3/u1/w_pll_50m_enable_4691, loads : 64
  Net : U8/u3/u1/o_ntp_server_send_63__N_12444, loads : 64
  Net : U5/U7/w_pll_50m_enable_2392, loads : 64
  Net : U5/U3/U1/w_pll_50m_enable_3779, loads : 64
  Net : U5/U3/U3/w_pll_50m_enable_3011, loads : 50
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_165, loads : 50
  Net : U8/u4/w_pll_50m_enable_1728, loads : 50
  Net : U8/u5/w_pll_50m_enable_386, loads : 50
  Net : U5/U6/w_pll_50m_enable_2512, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U8/u1/n223102, loads : 3857
  Net : U8/u3/u1/rst_n_N_9290, loads : 2376
  Net : U8/n222503, loads : 437
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/tcnt_0/reset_rvl_n, loads : 396
  Net : U8/u5/w_sram_addr_eth[0], loads : 392
  Net : c25x_fpga_reveal_coretop_instance/jtck_N_17035, loads : 317
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jrstn_N_17033, loads : 310
  Net : U8/u1/r_state[0], loads : 270
  Net : U8/u5/w_sram_addr_eth[1], loads : 269
  Net : U8/u1/r_state[1], loads : 243
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk503 [get_nets clk_N_9599]            |            -|            -|     0  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk501 [get_nets                        |             |             |
\c25x_fpga_reveal_coretop_instance/jtck[|             |             |
0]]                                     |  100.000 MHz|   84.104 MHz|     9 *
                                        |             |             |
create_clock -period 10.000000          |             |             |
-waveform { 0.000000 5.000000 } -name   |             |             |
w_pll_100m [ get_nets { w_pll_100m } ]  |  100.000 MHz|  131.631 MHz|     6  
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
w_pll_50m [ get_nets { w_pll_50m_N } ]  |   50.000 MHz|   38.956 MHz|    25 *
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
i_clk_50m [ get_ports { i_clk_50m } ]   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 458.309  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 97.016  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-25F -t CABGA256 -s 6 -oc Industrial   "c25x_fpga_c25x_fpga.ngd" -o "c25x_fpga_c25x_fpga_map.ncd" -pr "c25x_fpga_c25x_fpga.prf" -mp "c25x_fpga_c25x_fpga.mrp" -lpf "D:/Project/H100_FPGA/c25x_fpga/c25x_fpga_c25x_fpga.lpf" -lpf "D:/Project/H100_FPGA/c25x_fpga.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: c25x_fpga_c25x_fpga.ngd
   Picdevice="LFE5U-25F"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-25FCABGA256, Performance used: 6.

Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.

Running general design DRC...

Removing unused logic...

Optimizing...

8145 CCU2 constant inputs absorbed.

    <postMsg mid="51001027" type="Warning" dynamic="1" navigation="0" arg0="w_rst_n"  />



Design Summary:
   Number of registers:   7905 out of 24879 (32%)
      PFU registers:         7905 out of 24288 (33%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:     11071 out of 12144 (91%)
      SLICEs as Logic/ROM:  11041 out of 12144 (91%)
      SLICEs as RAM:           30 out of  9108 (0%)
      SLICEs as Carry:       2630 out of 12144 (22%)
   Number of LUT4s:        19465 out of 24288 (80%)
      Number used as logic LUTs:        14145
      Number used as distributed RAM:    60
      Number used as ripple logic:      5260
      Number used as shift registers:     0
   Number of PIO sites used: 74 out of 197 (38%)
   Number of block RAMs:  21 out of 56 (38%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          7
   MULT9X9D            4
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  18 out of 56 (32 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  4
     Net w_pll_50m: 4464 loads, 4460 rising, 4 falling (Driver: U1/PLLInst_0 )
     Net i_clk_50m_c: 1 loads, 1 rising, 0 falling (Driver: PIO i_clk_50m )
     Net jtaghub16_jtck: 225 loads, 0 rising, 225 falling (Driver: sa5phub/genblk8.jtagg_u )
     Net w_pll_100m: 15 loads, 15 rising, 0 falling (Driver: U1/PLLInst_0 )
   Number of Clock Enables:  563
     Net w_pll_50m_enable_990: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_3088: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_3946: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_2230: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_2262: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_1652: 11 loads, 11 LSLICEs
     Net U8/u5/w_pll_50m_enable_486: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_2623: 25 loads, 25 LSLICEs
     Net U8/u5/w_pll_50m_enable_877: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_1818: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_306: 1 loads, 1 LSLICEs
     Net U8/u5/r_opto_ram_wren_N_16375: 4 loads, 4 LSLICEs
     Net U8/u5/r_opto_ram_wren: 2 loads, 0 LSLICEs
     Net U8/u5/r_code_seque_reg_15__N_15157: 9 loads, 9 LSLICEs
     Net U8/u5/o_sram_store_flag_0__N_14391: 2 loads, 2 LSLICEs
     Net U8/u5/w_pll_50m_enable_1661: 5 loads, 5 LSLICEs
     Net U8/u5/w_pll_50m_enable_315: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_317: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_320: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_386: 26 loads, 26 LSLICEs
     Net U8/u5/w_pll_50m_enable_761: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_4152: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_493: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_532: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_563: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_610: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_816: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_831: 13 loads, 13 LSLICEs
     Net U8/u5/w_pll_50m_enable_846: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_374: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_640: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_670: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_685: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_700: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_433: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_625: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_1580: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1548: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1499: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1368: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1334: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_655: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1162: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_715: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_730: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1140: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1108: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1090: 17 loads, 17 LSLICEs
     Net U8/u5/w_pll_50m_enable_1058: 20 loads, 20 LSLICEs
     Net U8/u5/r_cmd_make: 11 loads, 11 LSLICEs
     Net U8/u5/w_pll_50m_enable_916: 16 loads, 16 LSLICEs
     Net U8/u5/w_pll_50m_enable_980: 20 loads, 20 LSLICEs
     Net U8/u5/w_pll_50m_enable_940: 17 loads, 17 LSLICEs
     Net U8/u5/w_pll_50m_enable_462: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_470: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_501: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_517: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_548: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_579: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_595: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_746: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_777: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_4566: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_862: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_893: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_894: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_895: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_896: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_897: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_898: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_899: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_900: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_1125: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_1319: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1353: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1954: 5 loads, 5 LSLICEs
     Net U8/u5/w_pll_50m_enable_2947: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_4671: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_4672: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_4555: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_2821: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_1812: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_2944: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2945: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_3787: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_4159: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_2249: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2280: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2281: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2282: 1 loads, 1 LSLICEs
     Net U8/u5/r_time_stamp_set_63__N_15943: 8 loads, 8 LSLICEs
     Net o_program_n_N_16268: 1 loads, 1 LSLICEs
     Net U8/u5/o_sram_store_flag_3__N_14368: 2 loads, 2 LSLICEs
     Net w_rst_n: 16 loads, 16 LSLICEs
     Net U8/u5/r_measure_switch_N_16330: 1 loads, 1 LSLICEs
     Net U8/r_program_sig_N_16334: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2946: 1 loads, 1 LSLICEs
     Net U8/w_pll_50m_enable_1762: 16 loads, 16 LSLICEs
     Net U8/u5/U2/w_pll_50m_enable_3577: 25 loads, 25 LSLICEs
     Net U8/u5/U2/w_pll_50m_enable_3591: 7 loads, 7 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_3470: 27 loads, 27 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_3453: 16 loads, 16 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1219: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_1204: 8 loads, 8 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1189: 9 loads, 9 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_3484: 7 loads, 7 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1956: 1 loads, 1 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_4196: 1 loads, 1 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3678: 15 loads, 15 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3708: 8 loads, 8 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_1663: 1 loads, 1 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3648: 2 loads, 2 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3749: 32 loads, 32 LSLICEs
     Net U8/u4/w_pll_50m_enable_1728: 26 loads, 26 LSLICEs
     Net U8/r_state_3__N_12714[1]: 7 loads, 7 LSLICEs
     Net U8/u4/w_pll_50m_enable_1747: 7 loads, 7 LSLICEs
     Net U8/w_pll_50m_enable_3379: 25 loads, 25 LSLICEs
     Net w_pll_50m_enable_4421: 49 loads, 49 LSLICEs
     Net w_pll_50m_enable_4547: 66 loads, 66 LSLICEs
     Net w_pll_50m_enable_4484: 33 loads, 33 LSLICEs
     Net U8/u3/u2/w_pll_50m_enable_3387: 8 loads, 8 LSLICEs
     Net U8/w_send_data_req_udp: 2 loads, 0 LSLICEs
     Net U8/u3/u2/w_pll_50m_enable_4294: 6 loads, 6 LSLICEs
     Net U8/u3/u2/w_pll_50m_enable_4565: 6 loads, 6 LSLICEs
     Net U8/u3/u1/w_pll_50m_enable_4691: 32 loads, 32 LSLICEs
     Net U8/u3/u1/w_pll_50m_enable_4076: 12 loads, 12 LSLICEs
     Net U8/u3/u1/o_ntp_server_get_63__N_12440: 32 loads, 32 LSLICEs
     Net U8/u3/u1/o_ntp_server_send_63__N_12444: 32 loads, 32 LSLICEs
     Net U8/w_recv_ack_udp: 12 loads, 12 LSLICEs
     Net U8/u2/o_send_num_15__N_11681: 6 loads, 6 LSLICEs
     Net U8/u2/o_data_out_7__N_11699: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2302: 17 loads, 17 LSLICEs
     Net U8/w_send_data_req: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_50m_enable_2072: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2065: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1998: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1939: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1791: 4 loads, 4 LSLICEs
     Net U8/u2/r_eth_data_wren: 2 loads, 0 LSLICEs
     Net w_packet_pingpang: 4 loads, 0 LSLICEs
     Net U8/u2/w_packet_rddata1_7__N_11525: 2 loads, 0 LSLICEs
     Net w_calib_pingpang: 4 loads, 0 LSLICEs
     Net U8/u2/w_calib_rddata1_7__N_11539: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_50m_enable_1609: 1 loads, 1 LSLICEs
     Net U8/u2/w_calib_rddata2_7__N_11542: 2 loads, 0 LSLICEs
     Net U8/u2/w_packet_rddata2_7__N_11528: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_50m_enable_3972: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_1824: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1801: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1834: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1841: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1849: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1858: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1866: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1874: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1883: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1891: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1898: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1905: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1915: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1923: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1932: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1975: 4 loads, 4 LSLICEs
     Net w_pll_50m_enable_1980: 3 loads, 3 LSLICEs
     Net U8/u2/w_pll_50m_enable_1983: 2 loads, 2 LSLICEs
     Net U8/u2/w_pll_50m_enable_1991: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2042: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_3116: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4051: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_2050: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2058: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_3958: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_4141: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2248: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4174: 6 loads, 6 LSLICEs
     Net U8/u2/w_pll_50m_enable_4234: 9 loads, 9 LSLICEs
     Net U8/u2/w_pll_50m_enable_3114: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_3115: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4608: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4610: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4621: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2291: 5 loads, 5 LSLICEs
     Net U8/u1/w_pll_50m_enable_2275: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_4628: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_50m_enable_2198: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_194: 1 loads, 1 LSLICEs
     Net U8/u1/r_isTCPorUDP: 4 loads, 0 LSLICEs
     Net U8/u1/w_pll_50m_enable_2155: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_196: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2140: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_198: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_205: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3959: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3961: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3962: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3987: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3988: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3984: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_4655: 23 loads, 23 LSLICEs
     Net U8/u1/w_pll_50m_enable_2156: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3960: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3118: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3119: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3120: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3121: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2093: 3 loads, 3 LSLICEs
     Net U8/u1/w_pll_50m_enable_2103: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_2100: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_50m_enable_2117: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2124: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2148: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2157: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2175: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2183: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2191: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_4008: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_50m_enable_4163: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_4164: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2268: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_3949: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_3790: 6 loads, 6 LSLICEs
     Net w_pll_50m_enable_3788: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_3714: 4 loads, 4 LSLICEs
     Net result_start_pulse: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_2695: 4 loads, 4 LSLICEs
     Net w_pll_50m_enable_929: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_50m_enable_3989: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_904: 3 loads, 3 LSLICEs
     Net w_pll_50m_enable_448: 6 loads, 6 LSLICEs
     Net w_pll_50m_enable_4120: 18 loads, 18 LSLICEs
     Net w_pll_50m_enable_2005: 4 loads, 4 LSLICEs
     Net w_pll_50m_enable_1960: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_2545: 2 loads, 2 LSLICEs
     Net w_pll_50m_enable_2294: 2 loads, 2 LSLICEs
     Net w_pll_50m_enable_2314: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_1957: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_2306: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_4567: 2 loads, 2 LSLICEs
     Net w_pll_50m_enable_3833: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_4675: 5 loads, 5 LSLICEs
     Net U8/u1/o_recv_data_tcp_7__N_9496: 2 loads, 0 LSLICEs
     Net U8/u1/u4/fcnt_en: 6 loads, 6 LSLICEs
     Net U8/u1/u4/wren_i: 8 loads, 6 LSLICEs
     Net U8/u1/u4/rden_i: 8 loads, 6 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_1639: 16 loads, 16 LSLICEs
     Net U8/u1/u1/r_byte_size_16__N_10950: 31 loads, 31 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_3326: 8 loads, 8 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_4184: 6 loads, 6 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_3380: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/r_state[2]: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1559: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3113: 16 loads, 16 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1557: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1558: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3693: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3685: 7 loads, 7 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1942: 2 loads, 2 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3692: 4 loads, 4 LSLICEs
     Net U7/w_pll_50m_enable_1671: 16 loads, 16 LSLICEs
     Net U7/w_pll_50m_enable_305: 6 loads, 6 LSLICEs
     Net U7/w_pll_50m_enable_1953: 8 loads, 8 LSLICEs
     Net U7/w_pll_50m_enable_2296: 1 loads, 1 LSLICEs
     Net U7/w_pll_50m_enable_4579: 5 loads, 5 LSLICEs
     Net U7/w_pll_50m_enable_2163: 8 loads, 8 LSLICEs
     Net U7/w_pll_50m_enable_4581: 4 loads, 4 LSLICEs
     Net U7/U2/w_pll_50m_enable_3123: 1 loads, 1 LSLICEs
     Net U7/U2/w_pll_50m_enable_4636: 3 loads, 3 LSLICEs
     Net U7/U2/w_pll_50m_enable_3789: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3315: 7 loads, 7 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_1763: 9 loads, 9 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3309: 2 loads, 2 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_1944: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_1958: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3318: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3317: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_4696: 8 loads, 8 LSLICEs
     Net U7/U2/u1/u1/r_state[2]: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_3655: 8 loads, 8 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1552: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1554: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1731: 2 loads, 2 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1744: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_3662: 4 loads, 4 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_3663: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_3914: 16 loads, 16 LSLICEs
     Net r_rst_cnt_15__N_33: 9 loads, 9 LSLICEs
     Net w_pll_50m_enable_2835: 25 loads, 25 LSLICEs
     Net r_adc_state_7__N_1786[1]: 11 loads, 11 LSLICEs
     Net w_zero_sign: 9 loads, 9 LSLICEs
     Net w_pll_50m_enable_4194: 16 loads, 16 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/op_code_2__N_17539: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_31: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_32: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/op_code_2__N_17539_adj_21473: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_35: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_36: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/op_code_2__N_17539_adj_21482: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_33: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_34: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_37: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/num_then_wen: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_48: 11 loads, 11 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_123: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17035_enable_241: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_126: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/next_then_reg_wen: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_201: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_221: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17035_enable_258: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17035_enable_273: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_186: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_138: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_222: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_154: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_170: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_134: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_150: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_166: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_182: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_130: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_142: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_146: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_158: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_162: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/clk[0]_N_keep_enable_174: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_178: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_206: 4 loads, 4 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_223: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_50: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reg0_read_N_18049: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_74: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtck_N_17035_enable_214: 25 loads, 25 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_65: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_78: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_87: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_6: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/sample_en_d: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_111: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/trace_dout_int_73__N_18288: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_120: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_16: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_49: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_237: 4 loads, 4 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_232: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_241: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_246: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_24: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_29: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_88: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_89: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_90: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_91: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_92: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_93: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_94: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_95: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_96: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_97: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_98: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_99: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_100: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_101: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_102: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtck_N_17035_enable_238: 12 loads, 12 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_14: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_27: 4 loads, 4 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_61: 26 loads, 26 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_77: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_165: 26 loads, 26 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_20: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_256: 9 loads, 9 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_19: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_18: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_150: 21 loads, 21 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_62: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_11: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_12: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17035_enable_17: 1 loads, 1 LSLICEs
     Net w_motor_state: 1 loads, 1 LSLICEs
     Net U3/w_pll_50m_enable_1608: 1 loads, 1 LSLICEs
     Net U3/w_pll_50m_enable_2244: 1 loads, 1 LSLICEs
     Net U3/u5/r_pulse_sig: 6 loads, 6 LSLICEs
     Net w_pll_50m_enable_2889: 26 loads, 26 LSLICEs
     Net w_pll_50m_enable_2943: 26 loads, 26 LSLICEs
     Net U3/u4/r_dist_state_7__N_2867: 12 loads, 12 LSLICEs
     Net U3/u4/r_mult_en: 17 loads, 16 LSLICEs
     Net U3/u4/r_dist_state_7__N_2865: 22 loads, 22 LSLICEs
     Net U3/u4/w_pll_50m_enable_4090: 9 loads, 9 LSLICEs
     Net U3/u4/w_pll_50m_enable_4274: 8 loads, 8 LSLICEs
     Net U3/u4/w_pll_50m_enable_2949: 1 loads, 1 LSLICEs
     Net U3/u3/r_apd_temp_15__N_2161: 4 loads, 4 LSLICEs
     Net U3/u3/r_mult_en: 25 loads, 24 LSLICEs
     Net U3/u3/w_pll_50m_enable_4622: 8 loads, 8 LSLICEs
     Net U3/u3/w_pll_50m_enable_2232: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_965: 23 loads, 23 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_947: 7 loads, 7 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_943: 11 loads, 11 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_434: 5 loads, 5 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_964: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_4702: 3 loads, 3 LSLICEs
     Net U3/u3/U1/r_mult_en: 8 loads, 8 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_3918: 3 loads, 3 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_2728: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_4042: 16 loads, 16 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_1301: 26 loads, 26 LSLICEs
     Net U3/u3/U1/n232779: 1 loads, 0 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_3327: 2 loads, 2 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_3497: 11 loads, 11 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_3528: 32 loads, 32 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_1955: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_50m_enable_36: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_50m_enable_37: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_50m_enable_3599: 3 loads, 3 LSLICEs
     Net U3/u1/o_adc1_value_9__N_1834: 5 loads, 5 LSLICEs
     Net U3/u1/o_adc2_value_9__N_1835: 5 loads, 5 LSLICEs
     Net U3/u1/w_pll_50m_enable_2367: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_925: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_1625: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2683: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2668: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2672: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_4188: 3 loads, 3 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2654: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2669: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2670: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2671: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2674: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2675: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2797: 1 loads, 1 LSLICEs
     Net U2/U4/w_pll_50m_enable_2209: 12 loads, 12 LSLICEs
     Net U2/U4/w_pll_50m_enable_4245: 7 loads, 7 LSLICEs
     Net U2/U4/w_pll_50m_enable_4271: 12 loads, 12 LSLICEs
     Net w_pll_50m_enable_4255: 21 loads, 21 LSLICEs
     Net U2/U4/w_pll_50m_enable_4588: 8 loads, 8 LSLICEs
     Net U2/U3/w_pll_50m_enable_4699: 16 loads, 16 LSLICEs
     Net U2/U3/w_pll_50m_enable_24: 8 loads, 8 LSLICEs
     Net U2/w_pll_50m_enable_3928: 5 loads, 5 LSLICEs
     Net U2/U3/w_pll_50m_enable_4007: 2 loads, 2 LSLICEs
     Net U2/w_pll_50m_enable_2214: 4 loads, 4 LSLICEs
     Net U2/U3/w_pll_50m_enable_4275: 1 loads, 1 LSLICEs
     Net U2/U2/r_state_cnt_3__N_373: 5 loads, 5 LSLICEs
     Net U2/U2/w_pll_50m_enable_3978: 2 loads, 2 LSLICEs
     Net U2/U2/w_pll_50m_enable_4597: 4 loads, 4 LSLICEs
     Net U2/U1/o_opto_switch_N_109: 1 loads, 1 LSLICEs
     Net U2/U1/w_pll_50m_enable_4590: 8 loads, 8 LSLICEs
     Net U5/u2/w_pll_50m_enable_1783: 8 loads, 8 LSLICEs
     Net U5/u2/w_pll_50m_enable_55: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2784: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2782: 2 loads, 2 LSLICEs
     Net U5/u2/w_pll_50m_enable_981: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_3982: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_3983: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_3275: 2 loads, 2 LSLICEs
     Net U5/u2/w_pll_50m_enable_1766: 3 loads, 3 LSLICEs
     Net U5/u2/spi_rw_flag_N_3963: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_1774: 8 loads, 8 LSLICEs
     Net U5/u2/no_first_flag_N_3985: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2786: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_4064: 3 loads, 3 LSLICEs
     Net U5/u2/u_mpt2042_spi_top/spi_clk_cnt_flag_N_4134: 1 loads, 1 LSLICEs
     Net U5/U8/w_pll_50m_enable_4144: 2 loads, 2 LSLICEs
     Net U5/U8/w_pll_50m_enable_4147: 2 loads, 2 LSLICEs
     Net U5/U8/w_pll_50m_enable_3985: 1 loads, 1 LSLICEs
     Net U5/U8/w_pll_50m_enable_3986: 1 loads, 1 LSLICEs
     Net U5/U7/r_packet_state_9__N_8280: 4 loads, 4 LSLICEs
     Net U5/U7/w_pll_50m_enable_2402: 5 loads, 5 LSLICEs
     Net U5/U7/w_pll_50m_enable_2392: 32 loads, 32 LSLICEs
     Net U5/U7/w_pll_50m_enable_3791: 5 loads, 5 LSLICEs
     Net U5/U7/w_pll_50m_enable_4162: 2 loads, 2 LSLICEs
     Net U5/U6/r_packet_state_9__N_7890: 4 loads, 4 LSLICEs
     Net U5/U6/w_pll_50m_enable_2572: 16 loads, 16 LSLICEs
     Net U5/U6/w_pll_50m_enable_2525: 5 loads, 5 LSLICEs
     Net U5/U6/r_packet_state_9__N_7959[0]: 5 loads, 5 LSLICEs
     Net U5/U6/w_pll_50m_enable_2458: 27 loads, 27 LSLICEs
     Net U5/U6/w_pll_50m_enable_1946: 1 loads, 1 LSLICEs
     Net U5/U6/o_scan_counter_15__N_8052: 9 loads, 9 LSLICEs
     Net U5/U6/w_pll_50m_enable_4134: 4 loads, 4 LSLICEs
     Net U5/U6/w_pll_50m_enable_2512: 25 loads, 25 LSLICEs
     Net U5/U6/o_first_angle_15__N_8091: 23 loads, 23 LSLICEs
     Net U5/U6/w_pll_50m_enable_2528: 1 loads, 1 LSLICEs
     Net U5/U6/w_pll_50m_enable_4609: 5 loads, 5 LSLICEs
     Net U5/U6/w_pll_50m_enable_3792: 4 loads, 4 LSLICEs
     Net U5/w_pll_50m_enable_2780: 25 loads, 25 LSLICEs
     Net U5/U4/w_pll_50m_enable_2709: 5 loads, 5 LSLICEs
     Net U5/U4/w_pll_50m_enable_2666: 5 loads, 5 LSLICEs
     Net U5/U4/w_pll_50m_enable_148: 1 loads, 1 LSLICEs
     Net U5/U4/w_dist_rddata1_63__N_6998: 2 loads, 0 LSLICEs
     Net U5/U4/w_dist_rddata2_63__N_7007: 2 loads, 0 LSLICEs
     Net U5/U4/w_pll_50m_enable_3920: 1 loads, 1 LSLICEs
     Net U5/U4/w_pll_50m_enable_4127: 4 loads, 4 LSLICEs
     Net U5/U4/w_pll_50m_enable_3929: 4 loads, 4 LSLICEs
     Net U5/w_dist_sig: 8 loads, 8 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3264: 5 loads, 5 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3265: 2 loads, 2 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3272: 4 loads, 4 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3306: 16 loads, 16 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_1959: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_4695: 16 loads, 16 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3103: 13 loads, 13 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3112: 5 loads, 5 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3153: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3168: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3183: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3198: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3213: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3228: 16 loads, 16 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3241: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_4704: 3 loads, 3 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_1038: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3884: 17 loads, 17 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3869: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3899: 13 loads, 13 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_4686: 3 loads, 3 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3815: 2 loads, 2 LSLICEs
     Net U5/U3/U4/r_mult1_en: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3813: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3818: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3816: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_1534: 35 loads, 35 LSLICEs
     Net U5/U3/U4/n232794: 2 loads, 0 LSLICEs
     Net U5/U3/U4/U3/w_pll_50m_enable_3647: 16 loads, 16 LSLICEs
     Net U5/U3/U4/U3/w_pll_50m_enable_2960: 1 loads, 1 LSLICEs
     Net U5/U3/U4/U3/w_pll_50m_enable_3617: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3011: 25 loads, 25 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4700: 3 loads, 3 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3040: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3058: 2 loads, 2 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_999: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1001: 2 loads, 2 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3073: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3809: 10 loads, 10 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3848: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4697: 3 loads, 3 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4005: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1963: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1964: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1965: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1966: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1967: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3056: 8 loads, 8 LSLICEs
     Net U5/U3/U3/r_mult1_en: 2 loads, 2 LSLICEs
     Net U5/U3/U3/r_mult2_en: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3025: 7 loads, 7 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4692: 3 loads, 3 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1469: 25 loads, 25 LSLICEs
     Net U5/U3/U3/n232792: 1 loads, 0 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1419: 26 loads, 26 LSLICEs
     Net U5/U3/U3/n232790: 1 loads, 0 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_73: 1 loads, 1 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_74: 1 loads, 1 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_75: 1 loads, 1 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_988: 13 loads, 13 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_987: 11 loads, 11 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_2639: 14 loads, 14 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_983: 10 loads, 10 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_989: 1 loads, 1 LSLICEs
     Net U5/U3/U1/w_pll_50m_enable_3779: 24 loads, 24 LSLICEs
     Net U5/U3/U1/w_pll_50m_enable_1662: 1 loads, 1 LSLICEs
     Net sa5phub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net sa5phub/N_5_i: 10 loads, 10 LSLICEs
   Number of LSRs:  76
     Net n93899: 6 loads, 6 LSLICEs
     Net n232789: 2320 loads, 2320 LSLICEs
     Net r_rst_n: 1337 loads, 1337 LSLICEs
     Net n222109: 1 loads, 1 LSLICEs
     Net n222980: 1 loads, 1 LSLICEs
     Net n222978: 1 loads, 1 LSLICEs
     Net n222976: 1 loads, 1 LSLICEs
     Net n222974: 1 loads, 1 LSLICEs
     Net n222972: 1 loads, 1 LSLICEs
     Net n5256: 2 loads, 2 LSLICEs
     Net n79853: 3 loads, 3 LSLICEs
     Net n222113: 1 loads, 1 LSLICEs
     Net n222027: 1 loads, 1 LSLICEs
     Net n63278: 1 loads, 1 LSLICEs
     Net n222023: 1 loads, 1 LSLICEs
     Net n222631: 9 loads, 9 LSLICEs
     Net n67742: 6 loads, 6 LSLICEs
     Net n222499: 1 loads, 1 LSLICEs
     Net n47329: 6 loads, 6 LSLICEs
     Net n47332: 6 loads, 6 LSLICEs
     Net n222117: 1 loads, 1 LSLICEs
     Net n222029: 1 loads, 1 LSLICEs
     Net n222031: 1 loads, 1 LSLICEs
     Net n222995: 1 loads, 1 LSLICEs
     Net n222993: 1 loads, 1 LSLICEs
     Net n222991: 1 loads, 1 LSLICEs
     Net n222989: 1 loads, 1 LSLICEs
     Net n222987: 1 loads, 1 LSLICEs
     Net n222985: 1 loads, 1 LSLICEs
     Net n222983: 1 loads, 1 LSLICEs
     Net n222982: 1 loads, 1 LSLICEs
     Net n41360: 5 loads, 5 LSLICEs
     Net n41378: 3 loads, 3 LSLICEs
     Net n222115: 1 loads, 1 LSLICEs
     Net n5248: 3 loads, 3 LSLICEs
     Net n222021: 1 loads, 1 LSLICEs
     Net n222999: 1 loads, 1 LSLICEs
     Net n222025: 1 loads, 1 LSLICEs
     Net n222997: 1 loads, 1 LSLICEs
     Net U8/u1/o_recv_data_udp_7__N_9513: 22 loads, 20 LSLICEs
     Net jtaghub16_jrstn: 205 loads, 205 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n: 254 loads, 244 LSLICEs
     Net U3/u3/n222149: 1 loads, 1 LSLICEs
     Net U3/u3/n222498: 1 loads, 1 LSLICEs
     Net U3/u3/n222984: 1 loads, 1 LSLICEs
     Net U3/u3/n222994: 1 loads, 1 LSLICEs
     Net U3/u3/n222996: 1 loads, 1 LSLICEs
     Net U3/u3/n222986: 1 loads, 1 LSLICEs
     Net U3/u3/n222988: 1 loads, 1 LSLICEs
     Net U3/u3/n222990: 1 loads, 1 LSLICEs
     Net U3/u3/n222992: 1 loads, 1 LSLICEs
     Net U3/u3/n222998: 1 loads, 1 LSLICEs
     Net U2/U3/n222020: 1 loads, 1 LSLICEs
     Net U2/U3/n222971: 1 loads, 1 LSLICEs
     Net U2/U3/n222973: 1 loads, 1 LSLICEs
     Net U2/U3/n222975: 1 loads, 1 LSLICEs
     Net U2/U3/n222977: 1 loads, 1 LSLICEs
     Net U2/U3/n222979: 1 loads, 1 LSLICEs
     Net U2/U3/n222981: 1 loads, 1 LSLICEs
     Net U2/U3/n222022: 1 loads, 1 LSLICEs
     Net U2/U3/n222024: 1 loads, 1 LSLICEs
     Net U2/U3/n222026: 1 loads, 1 LSLICEs
     Net U2/U3/n222028: 1 loads, 1 LSLICEs
     Net U2/U3/n222030: 1 loads, 1 LSLICEs
     Net U2/U3/n222108: 1 loads, 1 LSLICEs
     Net U2/U3/n222111: 1 loads, 1 LSLICEs
     Net U2/U3/n222114: 1 loads, 1 LSLICEs
     Net U2/U3/n222116: 1 loads, 1 LSLICEs
     Net U5/u2/n93652: 2 loads, 2 LSLICEs
     Net U5/u2/n93768: 2 loads, 2 LSLICEs
     Net U5/u2/spi_rdat[4]: 1 loads, 1 LSLICEs
     Net U5/u2/n5224: 4 loads, 4 LSLICEs
     Net U5/U8/n93211: 1 loads, 1 LSLICEs
     Net U5/U3/U3/n47439: 10 loads, 10 LSLICEs
     Net U5/U3/U3/n47445: 8 loads, 8 LSLICEs
     Net U5/U3/U3/n47443: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n232789: 2458 loads
     Net r_rst_n: 1337 loads
     Net n222503: 438 loads
     Net w_sram_addr_eth[0]: 394 loads
     Net w_sram_addr_eth[1]: 271 loads
     Net U8/u1/r_state[0]: 269 loads
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n: 255 loads
     Net U8/u1/r_state[1]: 242 loads
     Net U8/u1/r_state[2]: 242 loads
     Net r_state_5__N_9798[3]: 237 loads
 

   Number of warnings:  1
   Number of errors:    0


. MULT18X18D  U3/u4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT9X9D  U3/u3/U4/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT9X9D  U3/u3/U3/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT9X9D  U3/u3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT18X18D  U3/u3/U1/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT9X9D  U2/U4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT18X18D  U5/U3/U4/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U3/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U1/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 15 secs  
Total REAL Time: 16 secs  
Peak Memory Usage: 300 MB

Dumping design to file c25x_fpga_c25x_fpga_map.ncd.

ncd2vdb "c25x_fpga_c25x_fpga_map.ncd" ".vdbs/c25x_fpga_c25x_fpga_map.vdb"

Loading device for application ncd2vdb from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.

trce -f "c25x_fpga_c25x_fpga.mt" -o "c25x_fpga_c25x_fpga.tw1" "c25x_fpga_c25x_fpga_map.ncd" "c25x_fpga_c25x_fpga.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file c25x_fpga_c25x_fpga_map.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri May 23 11:41:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o c25x_fpga_c25x_fpga.tw1 -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga_map.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170887 paths, 4 nets, and 74335 connections (92.67% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri May 23 11:41:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o c25x_fpga_c25x_fpga.tw1 -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga_map.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170887 paths, 4 nets, and 76834 connections (95.79% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 319 MB


mpartrce -p "c25x_fpga_c25x_fpga.p2t" -f "c25x_fpga_c25x_fpga.p3t" -tf "c25x_fpga_c25x_fpga.pt" "c25x_fpga_c25x_fpga_map.ncd" "c25x_fpga_c25x_fpga.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "c25x_fpga_c25x_fpga_map.ncd"
Fri May 23 11:41:29 2025

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/Project/H100_FPGA/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.dir/5_1.ncd c25x_fpga_c25x_fpga.prf
Preference file: c25x_fpga_c25x_fpga.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file c25x_fpga_c25x_fpga_map.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application par from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      74/197          37% used
                     74/197          37% bonded

   SLICE          11071/12144        91% used

   JTAG               1/1           100% used
   EBR               21/56           37% used
   PLL                1/2            50% used
   MULT9              4/56            7% used
   MULT18             7/28           25% used
   CCLK               1/1           100% used


58 potential circuit loops found in timing analysis.
Number of Signals: 27920
Number of Connections: 80212

Pin Constraint Summary:
   72 out of 74 pins locked (97% locked).


INFO: CLKI 'i_clk_50m' at E7 driving 'U1/PLLInst_0' must use PCLK.
The following 16 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 225/0/0)
    w_pll_50m (driver: U1/PLLInst_0, clk/ce/sr load #: 4464/0/0)
    w_pll_100m (driver: U1/PLLInst_0, clk/ce/sr load #: 15/0/0)
    n232789 (driver: SLICE_8019, clk/ce/sr load #: 0/0/2320)
    r_rst_n (driver: SLICE_5870, clk/ce/sr load #: 0/0/1337)
    c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n (driver: c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/SLICE_10323, clk/ce/sr load #: 0/0/254)
    jtaghub16_jrstn (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 0/0/205)
    w_pll_50m_enable_4547 (driver: U8/u3/u3/SLICE_4198, clk/ce/sr load #: 0/66/0)
    w_pll_50m_enable_4421 (driver: U8/u3/u3/SLICE_3845, clk/ce/sr load #: 0/49/0)
    U5/U3/U4/w_pll_50m_enable_1534 (driver: U5/U3/U4/SLICE_3266, clk/ce/sr load #: 0/35/0)
    w_pll_50m_enable_4484 (driver: U8/u3/u3/SLICE_3845, clk/ce/sr load #: 0/33/0)
    U8/u5/U1/U1/w_pll_50m_enable_3749 (driver: U8/u5/U1/U1/i177751/SLICE_7233, clk/ce/sr load #: 0/32/0)
    U8/u3/u1/w_pll_50m_enable_4691 (driver: U8/u3/u1/SLICE_4197, clk/ce/sr load #: 0/32/0)
    U8/u3/u1/o_ntp_server_get_63__N_12440 (driver: U8/u3/u1/SLICE_8425, clk/ce/sr load #: 0/32/0)
    U8/u1/o_recv_data_udp_7__N_9513 (driver: U8/u1/SLICE_8933, clk/ce/sr load #: 0/0/22)
    i_clk_50m_c (driver: i_clk_50m, clk/ce/sr load #: 1/0/0)


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 18 secs 


Starting Placer Phase 1.
..................................
Placer score = 7637724.
Finished Placer Phase 1.  REAL time: 1 mins 12 secs 

Starting Placer Phase 2.
..
Placer score =  7372251
Finished Placer Phase 2.  REAL time: 1 mins 24 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 1 out of 2 (50%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 2
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1077
  PRIMARY "n232789" from Q0 on comp "SLICE_8019" on site "R8C30D", CLK/CE/SR load = 756
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5870" on site "R16C31C", CLK/CE/SR load = 25
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 2
  PRIMARY "U5/U3/U4/w_pll_50m_enable_1534" from Q0 on comp "U5/U3/U4/SLICE_3266" on site "R7C21B", CLK/CE/SR load = 35

  PRIMARY  : 6 out of 16 (37%)

Quadrant TR Clocks:
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1258
  PRIMARY "n232789" from Q0 on comp "SLICE_8019" on site "R8C30D", CLK/CE/SR load = 460
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5870" on site "R16C31C", CLK/CE/SR load = 655
  PRIMARY "U8/u5/U1/U1/w_pll_50m_enable_3749" from OFX0 on comp "U8/u5/U1/U1/i177751/SLICE_7233" on site "R6C46D", CLK/CE/SR load = 32

  PRIMARY  : 4 out of 16 (25%)

Quadrant BL Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 201
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 998
  PRIMARY "w_pll_100m" from CLKOS2 on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 15
  PRIMARY "n232789" from Q0 on comp "SLICE_8019" on site "R8C30D", CLK/CE/SR load = 622
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5870" on site "R16C31C", CLK/CE/SR load = 59
  PRIMARY "c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n" from F0 on comp "c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/SLICE_10323" on site "R33C12D", CLK/CE/SR load = 254
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 182
  PRIMARY "U8/u3/u1/w_pll_50m_enable_4691" from F1 on comp "U8/u3/u1/SLICE_4197" on site "R32C24C", CLK/CE/SR load = 32
  PRIMARY "i_clk_50m_c" from comp "i_clk_50m" on PIO site "E7 (PT24A)", CLK/CE/SR load = 1

  PRIMARY  : 9 out of 16 (56%)

Quadrant BR Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 22
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1131
  PRIMARY "n232789" from Q0 on comp "SLICE_8019" on site "R8C30D", CLK/CE/SR load = 482
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5870" on site "R16C31C", CLK/CE/SR load = 598
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 21
  PRIMARY "w_pll_50m_enable_4547" from F1 on comp "U8/u3/u3/SLICE_4198" on site "R44C15C", CLK/CE/SR load = 66
  PRIMARY "w_pll_50m_enable_4421" from F0 on comp "U8/u3/u3/SLICE_3845" on site "R44C15A", CLK/CE/SR load = 49
  PRIMARY "w_pll_50m_enable_4484" from F1 on comp "U8/u3/u3/SLICE_3845" on site "R44C15A", CLK/CE/SR load = 33
  PRIMARY "U8/u3/u1/o_ntp_server_get_63__N_12440" from F0 on comp "U8/u3/u1/SLICE_8425" on site "R42C54B", CLK/CE/SR load = 32
  PRIMARY "U8/u1/o_recv_data_udp_7__N_9513" from F1 on comp "U8/u1/SLICE_8933" on site "R48C41A", CLK/CE/SR load = 22

  PRIMARY  : 10 out of 16 (62%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   74 out of 197 (37.6%) PIO sites used.
   74 out of 197 (37.6%) bonded PIO sites used.
   Number of PIO comps: 74; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 11 / 24 ( 45%) | 3.3V       | -          | -          |
| 1        | 10 / 32 ( 31%) | 3.3V       | -          | -          |
| 2        | 21 / 32 ( 65%) | 3.3V       | -          | -          |
| 3        | 22 / 32 ( 68%) | 3.3V       | -          | -          |
| 6        | 1 / 32 (  3%)  | 3.3V       | -          | -          |
| 7        | 4 / 32 ( 12%)  | 3.3V       | -          | -          |
| 8        | 5 / 13 ( 38%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14
# of MULT9                   1                       1  2      
# of MULT18               1        2  2  1        1            
# of ALU24                                                     
# of ALU54                                                     
# of PRADD9                                                    
# of PRADD18                                                   

DSP Slice  2         Component_Type       Physical_Type           Instance_Name         
  MULT18_R13C9         MULT18X18D             MULT18          U3/u3/U1/U1/dsp_mult_0    

DSP Slice  3         Component_Type       Physical_Type           Instance_Name         
  MULT9_R13C13          MULT9X9D              MULT9            U2/U4/U1/dsp_mult_0      

DSP Slice  5         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C22         MULT18X18D             MULT18           U5/U1/U2/dsp_mult_0      
 MULT18_R13C23         MULT18X18D             MULT18          U5/U3/U4/U1/dsp_mult_0    

DSP Slice  6         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C26         MULT18X18D             MULT18          U5/U3/U4/U2/dsp_mult_0    
 MULT18_R13C27         MULT18X18D             MULT18          U5/U3/U3/U2/dsp_mult_0    

DSP Slice  7         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C33         MULT18X18D             MULT18          U5/U3/U3/U1/dsp_mult_0    

DSP Slice 10         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C46         MULT18X18D             MULT18           U3/u4/U1/dsp_mult_0      

DSP Slice 11         Component_Type       Physical_Type           Instance_Name         
  MULT9_R13C52          MULT9X9D              MULT9            U3/u3/U3/dsp_mult_0      

DSP Slice 12         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C55          MULT9X9D              MULT9            U3/u3/U4/dsp_mult_0      
  MULT9_R13C56          MULT9X9D              MULT9            U3/u3/U2/dsp_mult_0      

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 23 secs 

Dumping design to file c25x_fpga_c25x_fpga.dir/5_1.ncd.

58 potential circuit loops found in timing analysis.
0 connections routed; 80212 unrouted.
Starting router resource preassignment
DSP info: Total 6 dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 38 secs 

Start NBR router at 11:43:08 05/23/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

58 potential circuit loops found in timing analysis.
Start NBR special constraint process at 11:43:10 05/23/25

Start NBR section for initial routing at 11:43:12 05/23/25
Level 1, iteration 1
114(0.01%) conflicts; 62512(77.93%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 1 mins 46 secs 
Level 2, iteration 1
1(0.00%) conflict; 62590(78.03%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.966ns/0.000ns; real time: 1 mins 47 secs 
Level 3, iteration 1
79(0.01%) conflicts; 60797(75.80%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 1 mins 49 secs 
Level 4, iteration 1
3952(0.34%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.078ns/0.000ns; real time: 2 mins 1 secs 

Info: Initial congestion level at 75% usage is 4
Info: Initial congestion area  at 75% usage is 337 (10.03%)

Start NBR section for normal routing at 11:43:31 05/23/25
Level 1, iteration 1
9(0.00%) conflicts; 5780(7.21%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.078ns/0.000ns; real time: 2 mins 3 secs 
Level 4, iteration 1
1048(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 9 secs 
Level 4, iteration 2
494(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 11 secs 
Level 4, iteration 3
263(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 13 secs 
Level 4, iteration 4
122(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 14 secs 
Level 4, iteration 5
62(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 15 secs 
Level 4, iteration 6
27(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 15 secs 
Level 4, iteration 7
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 16 secs 
Level 4, iteration 8
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 16 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 17 secs 
Level 4, iteration 10
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 17 secs 
Level 4, iteration 11
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 18 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 18 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 19 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 19 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 20 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 20 secs 
Level 4, iteration 17
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 21 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:43:50 05/23/25
58 potential circuit loops found in timing analysis.
58 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 11:43:55 05/23/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.104ns/0.000ns; real time: 2 mins 27 secs 

Start NBR section for post-routing at 11:43:56 05/23/25
58 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.104ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



58 potential circuit loops found in timing analysis.
58 potential circuit loops found in timing analysis.
58 potential circuit loops found in timing analysis.
Total CPU time 2 mins 39 secs 
Total REAL time: 2 mins 43 secs 
Completely routed.
End of route.  80212 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file c25x_fpga_c25x_fpga.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.104
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.170
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 43 secs 
Total REAL time to completion: 2 mins 47 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "c25x_fpga_c25x_fpga.pt" -o "c25x_fpga_c25x_fpga.twr" "c25x_fpga_c25x_fpga.ncd" "c25x_fpga_c25x_fpga.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri May 23 11:44:18 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o c25x_fpga_c25x_fpga.twr -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170887 paths, 4 nets, and 78758 connections (98.19% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri May 23 11:44:20 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o c25x_fpga_c25x_fpga.twr -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170887 paths, 4 nets, and 78758 connections (98.19% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 332 MB


iotiming  "c25x_fpga_c25x_fpga.ncd" "c25x_fpga_c25x_fpga.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application iotiming from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 7
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 8
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 9
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

tmcheck -par "c25x_fpga_c25x_fpga.par" 

bitgen -w "c25x_fpga_c25x_fpga.ncd" -f "c25x_fpga_c25x_fpga.t2b" -e -s "D:/Project/H100_FPGA/c25x_fpga.sec" -k "D:/Project/H100_FPGA/c25x_fpga.bek" "c25x_fpga_c25x_fpga.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application Bitgen from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from c25x_fpga_c25x_fpga.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "c25x_fpga_c25x_fpga.bit".
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 382 MB
