
nrf24l01_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d18  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08004eb8  08004eb8  00005eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fc8  08004fc8  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004fc8  08004fc8  00005fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fd0  08004fd0  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fd0  08004fd0  00005fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004fd4  08004fd4  00005fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004fd8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006064  2**0
                  CONTENTS
 10 .bss          000002dc  20000064  20000064  00006064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000340  20000340  00006064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e854  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f10  00000000  00000000  000148e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c80  00000000  00000000  000167f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009bb  00000000  00000000  00017478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000207b1  00000000  00000000  00017e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010aba  00000000  00000000  000385e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3a5f  00000000  00000000  0004909e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010cafd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000397c  00000000  00000000  0010cb40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  001104bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004ea0 	.word	0x08004ea0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08004ea0 	.word	0x08004ea0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <UART_SendString>:

/* USER CODE END 0 */


static void UART_SendString(char *pString)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)pString, strlen(pString), 100);
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff fde5 	bl	80001e0 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	2364      	movs	r3, #100	@ 0x64
 800061c:	6879      	ldr	r1, [r7, #4]
 800061e:	4803      	ldr	r0, [pc, #12]	@ (800062c <UART_SendString+0x24>)
 8000620:	f003 fb24 	bl	8003c6c <HAL_UART_Transmit>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000138 	.word	0x20000138

08000630 <main>:




int main(void)
{
 8000630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000634:	b0a8      	sub	sp, #160	@ 0xa0
 8000636:	af06      	add	r7, sp, #24
  /* MCU Configuration */
  HAL_Init();
 8000638:	f000 fde8 	bl	800120c <HAL_Init>
  SystemClock_Config();
 800063c:	f000 f8b2 	bl	80007a4 <SystemClock_Config>
  MX_GPIO_Init();
 8000640:	f000 f9b2 	bl	80009a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000644:	f000 f902 	bl	800084c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000648:	f000 f940 	bl	80008cc <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800064c:	f000 f97c 	bl	8000948 <MX_USART2_UART_Init>

  /* --- NRF24L01 Initialization --- */
  // Passing &hspi1, PA9 (D8) for CE, and PC7 (D9) for CSN
  NRF24_Init(&hspi1, GPIOA, GPIO_PIN_9, GPIOC, GPIO_PIN_7);
 8000650:	2380      	movs	r3, #128	@ 0x80
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	4b43      	ldr	r3, [pc, #268]	@ (8000764 <main+0x134>)
 8000656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800065a:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800065e:	4842      	ldr	r0, [pc, #264]	@ (8000768 <main+0x138>)
 8000660:	f000 fad0 	bl	8000c04 <NRF24_Init>

  /* --- NRF24 Settings --- */
  NRF24_SetTXAddress(TxAddress);
 8000664:	4841      	ldr	r0, [pc, #260]	@ (800076c <main+0x13c>)
 8000666:	f000 fb99 	bl	8000d9c <NRF24_SetTXAddress>
  NRF24_SetRFChannel(90);
 800066a:	205a      	movs	r0, #90	@ 0x5a
 800066c:	f000 fb32 	bl	8000cd4 <NRF24_SetRFChannel>
  NRF24_SetDataRate(NRF24_DR_1MBPS);
 8000670:	2000      	movs	r0, #0
 8000672:	f000 fb42 	bl	8000cfa <NRF24_SetDataRate>
  NRF24_SetCRCLength(NRF24_CRC_16);
 8000676:	200c      	movs	r0, #12
 8000678:	f000 fb75 	bl	8000d66 <NRF24_SetCRCLength>
  NRF24_SetTXMode();
 800067c:	f000 fba0 	bl	8000dc0 <NRF24_SetTXMode>

  UART_SendString("NRF24L01 Transmitter Initialized (Struct Mode).\r\n");
 8000680:	483b      	ldr	r0, [pc, #236]	@ (8000770 <main+0x140>)
 8000682:	f7ff ffc1 	bl	8000608 <UART_SendString>

  /* --- Data Initialization --- */
  // Initialize the values inside main
  data.ax = 1.23f;
 8000686:	4b3b      	ldr	r3, [pc, #236]	@ (8000774 <main+0x144>)
 8000688:	4a3b      	ldr	r2, [pc, #236]	@ (8000778 <main+0x148>)
 800068a:	601a      	str	r2, [r3, #0]
  data.ay = 4.56f;
 800068c:	4b39      	ldr	r3, [pc, #228]	@ (8000774 <main+0x144>)
 800068e:	4a3b      	ldr	r2, [pc, #236]	@ (800077c <main+0x14c>)
 8000690:	605a      	str	r2, [r3, #4]
  data.az = 1.0f;
 8000692:	4b38      	ldr	r3, [pc, #224]	@ (8000774 <main+0x144>)
 8000694:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000698:	609a      	str	r2, [r3, #8]
  data.gx = 0.1f;
 800069a:	4b36      	ldr	r3, [pc, #216]	@ (8000774 <main+0x144>)
 800069c:	4a38      	ldr	r2, [pc, #224]	@ (8000780 <main+0x150>)
 800069e:	60da      	str	r2, [r3, #12]
  data.gy = 0.2f;
 80006a0:	4b34      	ldr	r3, [pc, #208]	@ (8000774 <main+0x144>)
 80006a2:	4a38      	ldr	r2, [pc, #224]	@ (8000784 <main+0x154>)
 80006a4:	611a      	str	r2, [r3, #16]
  data.gz = 0.3f;
 80006a6:	4b33      	ldr	r3, [pc, #204]	@ (8000774 <main+0x144>)
 80006a8:	4a37      	ldr	r2, [pc, #220]	@ (8000788 <main+0x158>)
 80006aa:	615a      	str	r2, [r3, #20]
  data.temp = 36.5f;
 80006ac:	4b31      	ldr	r3, [pc, #196]	@ (8000774 <main+0x144>)
 80006ae:	4a37      	ldr	r2, [pc, #220]	@ (800078c <main+0x15c>)
 80006b0:	619a      	str	r2, [r3, #24]
    char tx_buffer[128]; // Increased buffer size to hold formatted floats

    // 1. Format floats for printing (Human readable)
    // We cannot use %s for binary data. We must format the numbers.
    sprintf(tx_buffer, "Sending: AX=%.2f AY=%.2f AZ=%.2f Temp=%.1f\r\n",
            data.ax, data.ay, data.az, data.temp);
 80006b2:	4b30      	ldr	r3, [pc, #192]	@ (8000774 <main+0x144>)
 80006b4:	681b      	ldr	r3, [r3, #0]
    sprintf(tx_buffer, "Sending: AX=%.2f AY=%.2f AZ=%.2f Temp=%.1f\r\n",
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff ff4e 	bl	8000558 <__aeabi_f2d>
 80006bc:	4682      	mov	sl, r0
 80006be:	468b      	mov	fp, r1
            data.ax, data.ay, data.az, data.temp);
 80006c0:	4b2c      	ldr	r3, [pc, #176]	@ (8000774 <main+0x144>)
 80006c2:	685b      	ldr	r3, [r3, #4]
    sprintf(tx_buffer, "Sending: AX=%.2f AY=%.2f AZ=%.2f Temp=%.1f\r\n",
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff ff47 	bl	8000558 <__aeabi_f2d>
 80006ca:	4604      	mov	r4, r0
 80006cc:	460d      	mov	r5, r1
            data.ax, data.ay, data.az, data.temp);
 80006ce:	4b29      	ldr	r3, [pc, #164]	@ (8000774 <main+0x144>)
 80006d0:	689b      	ldr	r3, [r3, #8]
    sprintf(tx_buffer, "Sending: AX=%.2f AY=%.2f AZ=%.2f Temp=%.1f\r\n",
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff ff40 	bl	8000558 <__aeabi_f2d>
 80006d8:	4680      	mov	r8, r0
 80006da:	4689      	mov	r9, r1
            data.ax, data.ay, data.az, data.temp);
 80006dc:	4b25      	ldr	r3, [pc, #148]	@ (8000774 <main+0x144>)
 80006de:	699b      	ldr	r3, [r3, #24]
    sprintf(tx_buffer, "Sending: AX=%.2f AY=%.2f AZ=%.2f Temp=%.1f\r\n",
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff ff39 	bl	8000558 <__aeabi_f2d>
 80006e6:	4602      	mov	r2, r0
 80006e8:	460b      	mov	r3, r1
 80006ea:	1d38      	adds	r0, r7, #4
 80006ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80006f0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80006f4:	e9cd 4500 	strd	r4, r5, [sp]
 80006f8:	4652      	mov	r2, sl
 80006fa:	465b      	mov	r3, fp
 80006fc:	4924      	ldr	r1, [pc, #144]	@ (8000790 <main+0x160>)
 80006fe:	f003 ff2f 	bl	8004560 <siprintf>
    UART_SendString(tx_buffer);
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff7f 	bl	8000608 <UART_SendString>

    // 2. Perform transmission
    // We cast the address of the struct to (uint8_t*) and send sizeof(SensorData_t)
    // sizeof(SensorData_t) is 7 floats * 4 bytes = 28 bytes.
    NRF24_TX_Result_t tx_result = NRF24_Transmit((uint8_t*)&data, sizeof(data));
 800070a:	211c      	movs	r1, #28
 800070c:	4819      	ldr	r0, [pc, #100]	@ (8000774 <main+0x144>)
 800070e:	f000 fb72 	bl	8000df6 <NRF24_Transmit>
 8000712:	4603      	mov	r3, r0
 8000714:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    // 3. Check and print transmission result
    if (tx_result == NRF24_TX_OK)
 8000718:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800071c:	2b00      	cmp	r3, #0
 800071e:	d112      	bne.n	8000746 <main+0x116>
    {
       UART_SendString(" -> SUCCESS!\r\n");
 8000720:	481c      	ldr	r0, [pc, #112]	@ (8000794 <main+0x164>)
 8000722:	f7ff ff71 	bl	8000608 <UART_SendString>
       HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000726:	2120      	movs	r1, #32
 8000728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800072c:	f001 f880 	bl	8001830 <HAL_GPIO_TogglePin>

       // Optional: Change data slightly to see it updating
       data.ax += 0.01f;
 8000730:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <main+0x144>)
 8000732:	edd3 7a00 	vldr	s15, [r3]
 8000736:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000798 <main+0x168>
 800073a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800073e:	4b0d      	ldr	r3, [pc, #52]	@ (8000774 <main+0x144>)
 8000740:	edc3 7a00 	vstr	s15, [r3]
 8000744:	e00a      	b.n	800075c <main+0x12c>
    }
    else if (tx_result == NRF24_TX_MAX_RT)
 8000746:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800074a:	2b01      	cmp	r3, #1
 800074c:	d103      	bne.n	8000756 <main+0x126>
    {
       UART_SendString(" -> FAIL (Max Retries).\r\n");
 800074e:	4813      	ldr	r0, [pc, #76]	@ (800079c <main+0x16c>)
 8000750:	f7ff ff5a 	bl	8000608 <UART_SendString>
 8000754:	e002      	b.n	800075c <main+0x12c>
    }
    else
    {
       UART_SendString(" -> FAIL (Error).\r\n");
 8000756:	4812      	ldr	r0, [pc, #72]	@ (80007a0 <main+0x170>)
 8000758:	f7ff ff56 	bl	8000608 <UART_SendString>
    }

    HAL_Delay(10);
 800075c:	200a      	movs	r0, #10
 800075e:	f000 fdbb 	bl	80012d8 <HAL_Delay>
  {
 8000762:	e7a6      	b.n	80006b2 <main+0x82>
 8000764:	48000800 	.word	0x48000800
 8000768:	200000d4 	.word	0x200000d4
 800076c:	20000000 	.word	0x20000000
 8000770:	08004eb8 	.word	0x08004eb8
 8000774:	200001c0 	.word	0x200001c0
 8000778:	3f9d70a4 	.word	0x3f9d70a4
 800077c:	4091eb85 	.word	0x4091eb85
 8000780:	3dcccccd 	.word	0x3dcccccd
 8000784:	3e4ccccd 	.word	0x3e4ccccd
 8000788:	3e99999a 	.word	0x3e99999a
 800078c:	42120000 	.word	0x42120000
 8000790:	08004eec 	.word	0x08004eec
 8000794:	08004f1c 	.word	0x08004f1c
 8000798:	3c23d70a 	.word	0x3c23d70a
 800079c:	08004f2c 	.word	0x08004f2c
 80007a0:	08004f48 	.word	0x08004f48

080007a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b0a6      	sub	sp, #152	@ 0x98
 80007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007aa:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80007ae:	2228      	movs	r2, #40	@ 0x28
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f003 fef6 	bl	80045a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2258      	movs	r2, #88	@ 0x58
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f003 fee8 	bl	80045a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007d4:	2302      	movs	r3, #2
 80007d6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d8:	2301      	movs	r3, #1
 80007da:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007dc:	2310      	movs	r3, #16
 80007de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007e2:	2300      	movs	r3, #0
 80007e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80007ec:	4618      	mov	r0, r3
 80007ee:	f001 f96b 	bl	8001ac8 <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80007f8:	f000 f938 	bl	8000a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fc:	230f      	movs	r3, #15
 80007fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000800:	2300      	movs	r3, #0
 8000802:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000810:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f002 f97a 	bl	8002b10 <HAL_RCC_ClockConfig>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000822:	f000 f923 	bl	8000a6c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000826:	2322      	movs	r3, #34	@ 0x22
 8000828:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800082e:	2300      	movs	r3, #0
 8000830:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	4618      	mov	r0, r3
 8000836:	f002 fb7d 	bl	8002f34 <HAL_RCCEx_PeriphCLKConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000840:	f000 f914 	bl	8000a6c <Error_Handler>
  }
}
 8000844:	bf00      	nop
 8000846:	3798      	adds	r7, #152	@ 0x98
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000850:	4b1b      	ldr	r3, [pc, #108]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000852:	4a1c      	ldr	r2, [pc, #112]	@ (80008c4 <MX_I2C1_Init+0x78>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000856:	4b1a      	ldr	r3, [pc, #104]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000858:	4a1b      	ldr	r2, [pc, #108]	@ (80008c8 <MX_I2C1_Init+0x7c>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800085c:	4b18      	ldr	r3, [pc, #96]	@ (80008c0 <MX_I2C1_Init+0x74>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000862:	4b17      	ldr	r3, [pc, #92]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000864:	2201      	movs	r2, #1
 8000866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000868:	4b15      	ldr	r3, [pc, #84]	@ (80008c0 <MX_I2C1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800086e:	4b14      	ldr	r3, [pc, #80]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087a:	4b11      	ldr	r3, [pc, #68]	@ (80008c0 <MX_I2C1_Init+0x74>)
 800087c:	2200      	movs	r2, #0
 800087e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000880:	4b0f      	ldr	r3, [pc, #60]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000886:	480e      	ldr	r0, [pc, #56]	@ (80008c0 <MX_I2C1_Init+0x74>)
 8000888:	f000 ffec 	bl	8001864 <HAL_I2C_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000892:	f000 f8eb 	bl	8000a6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000896:	2100      	movs	r1, #0
 8000898:	4809      	ldr	r0, [pc, #36]	@ (80008c0 <MX_I2C1_Init+0x74>)
 800089a:	f001 f87e 	bl	800199a <HAL_I2CEx_ConfigAnalogFilter>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008a4:	f000 f8e2 	bl	8000a6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008a8:	2100      	movs	r1, #0
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <MX_I2C1_Init+0x74>)
 80008ac:	f001 f8c0 	bl	8001a30 <HAL_I2CEx_ConfigDigitalFilter>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80008b6:	f000 f8d9 	bl	8000a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	20000080 	.word	0x20000080
 80008c4:	40005400 	.word	0x40005400
 80008c8:	00201d2b 	.word	0x00201d2b

080008cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000944 <MX_SPI1_Init+0x78>)
 80008d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008de:	4b18      	ldr	r3, [pc, #96]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008ea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008ec:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008f2:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008f8:	4b11      	ldr	r3, [pc, #68]	@ (8000940 <MX_SPI1_Init+0x74>)
 80008fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008fe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000900:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <MX_SPI1_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000906:	4b0e      	ldr	r3, [pc, #56]	@ (8000940 <MX_SPI1_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800090c:	4b0c      	ldr	r3, [pc, #48]	@ (8000940 <MX_SPI1_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	@ (8000940 <MX_SPI1_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000918:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <MX_SPI1_Init+0x74>)
 800091a:	2207      	movs	r2, #7
 800091c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800091e:	4b08      	ldr	r3, [pc, #32]	@ (8000940 <MX_SPI1_Init+0x74>)
 8000920:	2200      	movs	r2, #0
 8000922:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000924:	4b06      	ldr	r3, [pc, #24]	@ (8000940 <MX_SPI1_Init+0x74>)
 8000926:	2208      	movs	r2, #8
 8000928:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	@ (8000940 <MX_SPI1_Init+0x74>)
 800092c:	f002 fd1e 	bl	800336c <HAL_SPI_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000936:	f000 f899 	bl	8000a6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200000d4 	.word	0x200000d4
 8000944:	40013000 	.word	0x40013000

08000948 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800094c:	4b14      	ldr	r3, [pc, #80]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 800094e:	4a15      	ldr	r2, [pc, #84]	@ (80009a4 <MX_USART2_UART_Init+0x5c>)
 8000950:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000952:	4b13      	ldr	r3, [pc, #76]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 8000954:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000958:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000960:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000966:	4b0e      	ldr	r3, [pc, #56]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800096c:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 800096e:	220c      	movs	r2, #12
 8000970:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000972:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000978:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800097e:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 8000986:	2200      	movs	r2, #0
 8000988:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800098a:	4805      	ldr	r0, [pc, #20]	@ (80009a0 <MX_USART2_UART_Init+0x58>)
 800098c:	f003 f920 	bl	8003bd0 <HAL_UART_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000996:	f000 f869 	bl	8000a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	20000138 	.word	0x20000138
 80009a4:	40004400 	.word	0x40004400

080009a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b088      	sub	sp, #32
 80009ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ae:	f107 030c 	add.w	r3, r7, #12
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
 80009ba:	60da      	str	r2, [r3, #12]
 80009bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	4b29      	ldr	r3, [pc, #164]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	4a28      	ldr	r2, [pc, #160]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009c8:	6153      	str	r3, [r2, #20]
 80009ca:	4b26      	ldr	r3, [pc, #152]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d6:	4b23      	ldr	r3, [pc, #140]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009d8:	695b      	ldr	r3, [r3, #20]
 80009da:	4a22      	ldr	r2, [pc, #136]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80009e0:	6153      	str	r3, [r2, #20]
 80009e2:	4b20      	ldr	r3, [pc, #128]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009e4:	695b      	ldr	r3, [r3, #20]
 80009e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009f0:	695b      	ldr	r3, [r3, #20]
 80009f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009f8:	6153      	str	r3, [r2, #20]
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <MX_GPIO_Init+0xbc>)
 80009fc:	695b      	ldr	r3, [r3, #20]
 80009fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a02:	603b      	str	r3, [r7, #0]
 8000a04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2180      	movs	r1, #128	@ 0x80
 8000a0a:	4817      	ldr	r0, [pc, #92]	@ (8000a68 <MX_GPIO_Init+0xc0>)
 8000a0c:	f000 fef8 	bl	8001800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000a10:	2200      	movs	r2, #0
 8000a12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a1a:	f000 fef1 	bl	8001800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a1e:	2380      	movs	r3, #128	@ 0x80
 8000a20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a22:	2301      	movs	r3, #1
 8000a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a2e:	f107 030c 	add.w	r3, r7, #12
 8000a32:	4619      	mov	r1, r3
 8000a34:	480c      	ldr	r0, [pc, #48]	@ (8000a68 <MX_GPIO_Init+0xc0>)
 8000a36:	f000 fd59 	bl	80014ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	4619      	mov	r1, r3
 8000a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a56:	f000 fd49 	bl	80014ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3720      	adds	r7, #32
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40021000 	.word	0x40021000
 8000a68:	48000800 	.word	0x48000800

08000a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a70:	b672      	cpsid	i
}
 8000a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <Error_Handler+0x8>

08000a78 <CE_Set>:
#define NRF24_CONFIG_PWR_UP        (1 << 1)
#define NRF24_CONFIG_PRIM_RX       (1 << 0)


/* --- LOW LEVEL HELPERS --- */
static void CE_Set(void)   { HAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_SET); }
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	4b04      	ldr	r3, [pc, #16]	@ (8000a90 <CE_Set+0x18>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a04      	ldr	r2, [pc, #16]	@ (8000a94 <CE_Set+0x1c>)
 8000a82:	8811      	ldrh	r1, [r2, #0]
 8000a84:	2201      	movs	r2, #1
 8000a86:	4618      	mov	r0, r3
 8000a88:	f000 feba 	bl	8001800 <HAL_GPIO_WritePin>
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200001e0 	.word	0x200001e0
 8000a94:	200001e4 	.word	0x200001e4

08000a98 <CE_Reset>:
static void CE_Reset(void) { HAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_RESET); }
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	4b04      	ldr	r3, [pc, #16]	@ (8000ab0 <CE_Reset+0x18>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a04      	ldr	r2, [pc, #16]	@ (8000ab4 <CE_Reset+0x1c>)
 8000aa2:	8811      	ldrh	r1, [r2, #0]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 feaa 	bl	8001800 <HAL_GPIO_WritePin>
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	200001e0 	.word	0x200001e0
 8000ab4:	200001e4 	.word	0x200001e4

08000ab8 <CSN_Set>:
static void CSN_Set(void)  { HAL_GPIO_WritePin(NRF_CSN_PORT, NRF_CSN_PIN, GPIO_PIN_SET); }
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	4b04      	ldr	r3, [pc, #16]	@ (8000ad0 <CSN_Set+0x18>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a04      	ldr	r2, [pc, #16]	@ (8000ad4 <CSN_Set+0x1c>)
 8000ac2:	8811      	ldrh	r1, [r2, #0]
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 fe9a 	bl	8001800 <HAL_GPIO_WritePin>
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	200001e8 	.word	0x200001e8
 8000ad4:	200001ec 	.word	0x200001ec

08000ad8 <CSN_Reset>:
static void CSN_Reset(void){ HAL_GPIO_WritePin(NRF_CSN_PORT, NRF_CSN_PIN, GPIO_PIN_RESET); }
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	4b04      	ldr	r3, [pc, #16]	@ (8000af0 <CSN_Reset+0x18>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <CSN_Reset+0x1c>)
 8000ae2:	8811      	ldrh	r1, [r2, #0]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 fe8a 	bl	8001800 <HAL_GPIO_WritePin>
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	200001e8 	.word	0x200001e8
 8000af4:	200001ec 	.word	0x200001ec

08000af8 <SPI_Byte>:

static uint8_t SPI_Byte(uint8_t data) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af02      	add	r7, sp, #8
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
    uint8_t rxData = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_TransmitReceive(NRF_SPI, &data, &rxData, 1, 1000);
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <SPI_Byte+0x30>)
 8000b08:	6818      	ldr	r0, [r3, #0]
 8000b0a:	f107 020f 	add.w	r2, r7, #15
 8000b0e:	1df9      	adds	r1, r7, #7
 8000b10:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	2301      	movs	r3, #1
 8000b18:	f002 fcd3 	bl	80034c2 <HAL_SPI_TransmitReceive>
    return rxData;
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200001dc 	.word	0x200001dc

08000b2c <WriteReg>:

static void WriteReg(uint8_t reg, uint8_t data) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	460a      	mov	r2, r1
 8000b36:	71fb      	strb	r3, [r7, #7]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	71bb      	strb	r3, [r7, #6]
    CSN_Reset();
 8000b3c:	f7ff ffcc 	bl	8000ad8 <CSN_Reset>
    SPI_Byte(NRF24_CMD_W_REGISTER | reg);
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	f043 0320 	orr.w	r3, r3, #32
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff ffd5 	bl	8000af8 <SPI_Byte>
    SPI_Byte(data);
 8000b4e:	79bb      	ldrb	r3, [r7, #6]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ffd1 	bl	8000af8 <SPI_Byte>
    CSN_Set();
 8000b56:	f7ff ffaf 	bl	8000ab8 <CSN_Set>
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <ReadReg>:

static uint8_t ReadReg(uint8_t reg) {
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b084      	sub	sp, #16
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	4603      	mov	r3, r0
 8000b6a:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    CSN_Reset();
 8000b6c:	f7ff ffb4 	bl	8000ad8 <CSN_Reset>
    SPI_Byte(NRF24_CMD_R_REGISTER | reg);
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff ffc0 	bl	8000af8 <SPI_Byte>
    data = SPI_Byte(0xFF);
 8000b78:	20ff      	movs	r0, #255	@ 0xff
 8000b7a:	f7ff ffbd 	bl	8000af8 <SPI_Byte>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	73fb      	strb	r3, [r7, #15]
    CSN_Set();
 8000b82:	f7ff ff99 	bl	8000ab8 <CSN_Set>
    return data;
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <WriteRegMulti>:

static void WriteRegMulti(uint8_t reg, uint8_t* pData, uint8_t size) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	6039      	str	r1, [r7, #0]
 8000b9a:	71fb      	strb	r3, [r7, #7]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	71bb      	strb	r3, [r7, #6]
    CSN_Reset();
 8000ba0:	f7ff ff9a 	bl	8000ad8 <CSN_Reset>
    SPI_Byte(NRF24_CMD_W_REGISTER | reg);
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	f043 0320 	orr.w	r3, r3, #32
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff ffa3 	bl	8000af8 <SPI_Byte>
    for(uint8_t i=0; i<size; i++) SPI_Byte(pData[i]);
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	73fb      	strb	r3, [r7, #15]
 8000bb6:	e009      	b.n	8000bcc <WriteRegMulti+0x3c>
 8000bb8:	7bfb      	ldrb	r3, [r7, #15]
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff ff99 	bl	8000af8 <SPI_Byte>
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	73fb      	strb	r3, [r7, #15]
 8000bcc:	7bfa      	ldrb	r2, [r7, #15]
 8000bce:	79bb      	ldrb	r3, [r7, #6]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d3f1      	bcc.n	8000bb8 <WriteRegMulti+0x28>
    CSN_Set();
 8000bd4:	f7ff ff70 	bl	8000ab8 <CSN_Set>
}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <WriteCmd>:

static void WriteCmd(uint8_t cmd) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
    CSN_Reset();
 8000bea:	f7ff ff75 	bl	8000ad8 <CSN_Reset>
    SPI_Byte(cmd);
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff ff81 	bl	8000af8 <SPI_Byte>
    CSN_Set();
 8000bf6:	f7ff ff5f 	bl	8000ab8 <CSN_Set>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <NRF24_Init>:

/* --- BASLATMA (INITIALIZATION) --- */
void NRF24_Init(SPI_HandleTypeDef *hspi,
                GPIO_TypeDef *CE_Port, uint16_t CE_Pin,
                GPIO_TypeDef *CSN_Port, uint16_t CSN_Pin)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	80fb      	strh	r3, [r7, #6]
    // Donanim bilgilerini kaydet
    NRF_SPI = hspi;
 8000c14:	4a2a      	ldr	r2, [pc, #168]	@ (8000cc0 <NRF24_Init+0xbc>)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	6013      	str	r3, [r2, #0]
    NRF_CE_PORT = CE_Port;
 8000c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000cc4 <NRF24_Init+0xc0>)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	6013      	str	r3, [r2, #0]
    NRF_CE_PIN = CE_Pin;
 8000c20:	4a29      	ldr	r2, [pc, #164]	@ (8000cc8 <NRF24_Init+0xc4>)
 8000c22:	88fb      	ldrh	r3, [r7, #6]
 8000c24:	8013      	strh	r3, [r2, #0]
    NRF_CSN_PORT = CSN_Port;
 8000c26:	4a29      	ldr	r2, [pc, #164]	@ (8000ccc <NRF24_Init+0xc8>)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	6013      	str	r3, [r2, #0]
    NRF_CSN_PIN = CSN_Pin;
 8000c2c:	4a28      	ldr	r2, [pc, #160]	@ (8000cd0 <NRF24_Init+0xcc>)
 8000c2e:	8c3b      	ldrh	r3, [r7, #32]
 8000c30:	8013      	strh	r3, [r2, #0]

    // Baslangic durumlari
    CE_Reset();
 8000c32:	f7ff ff31 	bl	8000a98 <CE_Reset>
    CSN_Set();
 8000c36:	f7ff ff3f 	bl	8000ab8 <CSN_Set>
    HAL_Delay(100);
 8000c3a:	2064      	movs	r0, #100	@ 0x64
 8000c3c:	f000 fb4c 	bl	80012d8 <HAL_Delay>

    // Temel Ayarlar
    WriteReg(NRF24_REG_CONFIG, 0x08);     // CRC Enable
 8000c40:	2108      	movs	r1, #8
 8000c42:	2000      	movs	r0, #0
 8000c44:	f7ff ff72 	bl	8000b2c <WriteReg>
    WriteReg(NRF24_REG_EN_AA, 0x3F);      // Auto-Ack
 8000c48:	213f      	movs	r1, #63	@ 0x3f
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	f7ff ff6e 	bl	8000b2c <WriteReg>
    WriteReg(NRF24_REG_EN_RXADDR, 0x03);  // Pipe 0 ve 1
 8000c50:	2103      	movs	r1, #3
 8000c52:	2002      	movs	r0, #2
 8000c54:	f7ff ff6a 	bl	8000b2c <WriteReg>
    WriteReg(NRF24_REG_SETUP_AW, 0x03);   // 5 Byte Adres
 8000c58:	2103      	movs	r1, #3
 8000c5a:	2003      	movs	r0, #3
 8000c5c:	f7ff ff66 	bl	8000b2c <WriteReg>
    WriteReg(NRF24_REG_SETUP_RETR, 0x2F); // 750us, 15 retry
 8000c60:	212f      	movs	r1, #47	@ 0x2f
 8000c62:	2004      	movs	r0, #4
 8000c64:	f7ff ff62 	bl	8000b2c <WriteReg>

    // Varsayilanlar
    NRF24_SetRFChannel(90);
 8000c68:	205a      	movs	r0, #90	@ 0x5a
 8000c6a:	f000 f833 	bl	8000cd4 <NRF24_SetRFChannel>
    NRF24_SetDataRate(NRF24_DR_1MBPS);
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 f843 	bl	8000cfa <NRF24_SetDataRate>
    NRF24_SetOutputPower(NRF24_PA_MAX);
 8000c74:	2006      	movs	r0, #6
 8000c76:	f000 f85b 	bl	8000d30 <NRF24_SetOutputPower>
    NRF24_SetCRCLength(NRF24_CRC_16);
 8000c7a:	200c      	movs	r0, #12
 8000c7c:	f000 f873 	bl	8000d66 <NRF24_SetCRCLength>

    NRF24_ClearInterrupts();
 8000c80:	f000 f920 	bl	8000ec4 <NRF24_ClearInterrupts>
    NRF24_FlushRX();
 8000c84:	f000 f92d 	bl	8000ee2 <NRF24_FlushRX>
    NRF24_FlushTX();
 8000c88:	f000 f924 	bl	8000ed4 <NRF24_FlushTX>

    // Power Up
    uint8_t config = ReadReg(NRF24_REG_CONFIG);
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	f7ff ff68 	bl	8000b62 <ReadReg>
 8000c92:	4603      	mov	r3, r0
 8000c94:	75fb      	strb	r3, [r7, #23]
    if (!(config & NRF24_CONFIG_PWR_UP)) {
 8000c96:	7dfb      	ldrb	r3, [r7, #23]
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d10a      	bne.n	8000cb6 <NRF24_Init+0xb2>
        WriteReg(NRF24_REG_CONFIG, config | NRF24_CONFIG_PWR_UP);
 8000ca0:	7dfb      	ldrb	r3, [r7, #23]
 8000ca2:	f043 0302 	orr.w	r3, r3, #2
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	4619      	mov	r1, r3
 8000caa:	2000      	movs	r0, #0
 8000cac:	f7ff ff3e 	bl	8000b2c <WriteReg>
        HAL_Delay(2);
 8000cb0:	2002      	movs	r0, #2
 8000cb2:	f000 fb11 	bl	80012d8 <HAL_Delay>
    }
}
 8000cb6:	bf00      	nop
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200001dc 	.word	0x200001dc
 8000cc4:	200001e0 	.word	0x200001e0
 8000cc8:	200001e4 	.word	0x200001e4
 8000ccc:	200001e8 	.word	0x200001e8
 8000cd0:	200001ec 	.word	0x200001ec

08000cd4 <NRF24_SetRFChannel>:

/* --- AYAR FONKSIYONLARI --- */
void NRF24_SetRFChannel(uint8_t channel) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    if (channel > 125) channel = 125;
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	2b7d      	cmp	r3, #125	@ 0x7d
 8000ce2:	d901      	bls.n	8000ce8 <NRF24_SetRFChannel+0x14>
 8000ce4:	237d      	movs	r3, #125	@ 0x7d
 8000ce6:	71fb      	strb	r3, [r7, #7]
    WriteReg(NRF24_REG_RF_CH, channel);
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	4619      	mov	r1, r3
 8000cec:	2005      	movs	r0, #5
 8000cee:	f7ff ff1d 	bl	8000b2c <WriteReg>
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <NRF24_SetDataRate>:

void NRF24_SetDataRate(NRF24_DataRate_t dataRate) {
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b084      	sub	sp, #16
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	4603      	mov	r3, r0
 8000d02:	71fb      	strb	r3, [r7, #7]
    uint8_t setup = ReadReg(NRF24_REG_RF_SETUP);
 8000d04:	2006      	movs	r0, #6
 8000d06:	f7ff ff2c 	bl	8000b62 <ReadReg>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	73fb      	strb	r3, [r7, #15]
    setup &= ~((1 << 5) | (1 << 3));
 8000d0e:	7bfb      	ldrb	r3, [r7, #15]
 8000d10:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000d14:	73fb      	strb	r3, [r7, #15]
    setup |= dataRate;
 8000d16:	7bfa      	ldrb	r2, [r7, #15]
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	73fb      	strb	r3, [r7, #15]
    WriteReg(NRF24_REG_RF_SETUP, setup);
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
 8000d20:	4619      	mov	r1, r3
 8000d22:	2006      	movs	r0, #6
 8000d24:	f7ff ff02 	bl	8000b2c <WriteReg>
}
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <NRF24_SetOutputPower>:

void NRF24_SetOutputPower(NRF24_PowerLevel_t powerLevel) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
    uint8_t setup = ReadReg(NRF24_REG_RF_SETUP);
 8000d3a:	2006      	movs	r0, #6
 8000d3c:	f7ff ff11 	bl	8000b62 <ReadReg>
 8000d40:	4603      	mov	r3, r0
 8000d42:	73fb      	strb	r3, [r7, #15]
    setup &= ~((1 << 2) | (1 << 1));
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	f023 0306 	bic.w	r3, r3, #6
 8000d4a:	73fb      	strb	r3, [r7, #15]
    setup |= powerLevel;
 8000d4c:	7bfa      	ldrb	r2, [r7, #15]
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	73fb      	strb	r3, [r7, #15]
    WriteReg(NRF24_REG_RF_SETUP, setup);
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	4619      	mov	r1, r3
 8000d58:	2006      	movs	r0, #6
 8000d5a:	f7ff fee7 	bl	8000b2c <WriteReg>
}
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <NRF24_SetCRCLength>:

void NRF24_SetCRCLength(NRF24_CRC_Length_t length) {
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b084      	sub	sp, #16
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	71fb      	strb	r3, [r7, #7]
    uint8_t config = ReadReg(NRF24_REG_CONFIG);
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fef6 	bl	8000b62 <ReadReg>
 8000d76:	4603      	mov	r3, r0
 8000d78:	73fb      	strb	r3, [r7, #15]
    config &= ~((1 << 3) | (1 << 2));
 8000d7a:	7bfb      	ldrb	r3, [r7, #15]
 8000d7c:	f023 030c 	bic.w	r3, r3, #12
 8000d80:	73fb      	strb	r3, [r7, #15]
    config |= length;
 8000d82:	7bfa      	ldrb	r2, [r7, #15]
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	73fb      	strb	r3, [r7, #15]
    WriteReg(NRF24_REG_CONFIG, config);
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f7ff fecc 	bl	8000b2c <WriteReg>
}
 8000d94:	bf00      	nop
 8000d96:	3710      	adds	r7, #16
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <NRF24_SetTXAddress>:

void NRF24_SetAutoAck(uint8_t state) {
    WriteReg(NRF24_REG_EN_AA, state ? 0x3F : 0x00);
}

void NRF24_SetTXAddress(uint8_t* pAddress) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
    WriteRegMulti(NRF24_REG_TX_ADDR, pAddress, 5);
 8000da4:	2205      	movs	r2, #5
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	2010      	movs	r0, #16
 8000daa:	f7ff fef1 	bl	8000b90 <WriteRegMulti>
    WriteRegMulti(NRF24_REG_RX_ADDR_P0, pAddress, 5);
 8000dae:	2205      	movs	r2, #5
 8000db0:	6879      	ldr	r1, [r7, #4]
 8000db2:	200a      	movs	r0, #10
 8000db4:	f7ff feec 	bl	8000b90 <WriteRegMulti>
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <NRF24_SetTXMode>:
void NRF24_SetRXAddress_P0(uint8_t* pAddress) {
    WriteRegMulti(NRF24_REG_RX_ADDR_P0, pAddress, 5);
}

/* --- VERICI (TX) --- */
void NRF24_SetTXMode(void) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
    CE_Reset();
 8000dc6:	f7ff fe67 	bl	8000a98 <CE_Reset>
    uint8_t config = ReadReg(NRF24_REG_CONFIG);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff fec9 	bl	8000b62 <ReadReg>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	71fb      	strb	r3, [r7, #7]
    config &= ~NRF24_CONFIG_PRIM_RX;
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	f023 0301 	bic.w	r3, r3, #1
 8000dda:	71fb      	strb	r3, [r7, #7]
    config |= NRF24_CONFIG_PWR_UP;
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	f043 0302 	orr.w	r3, r3, #2
 8000de2:	71fb      	strb	r3, [r7, #7]
    WriteReg(NRF24_REG_CONFIG, config);
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	4619      	mov	r1, r3
 8000de8:	2000      	movs	r0, #0
 8000dea:	f7ff fe9f 	bl	8000b2c <WriteReg>
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <NRF24_Transmit>:

NRF24_TX_Result_t NRF24_Transmit(uint8_t* pData, uint8_t size) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	460b      	mov	r3, r1
 8000e00:	70fb      	strb	r3, [r7, #3]
    uint8_t status;
    CE_Reset();
 8000e02:	f7ff fe49 	bl	8000a98 <CE_Reset>
    CSN_Reset();
 8000e06:	f7ff fe67 	bl	8000ad8 <CSN_Reset>
    SPI_Byte(NRF24_CMD_W_TX_PAYLOAD);
 8000e0a:	20a0      	movs	r0, #160	@ 0xa0
 8000e0c:	f7ff fe74 	bl	8000af8 <SPI_Byte>
    for(uint8_t i=0; i<size; i++) SPI_Byte(pData[i]);
 8000e10:	2300      	movs	r3, #0
 8000e12:	75fb      	strb	r3, [r7, #23]
 8000e14:	e009      	b.n	8000e2a <NRF24_Transmit+0x34>
 8000e16:	7dfb      	ldrb	r3, [r7, #23]
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fe6a 	bl	8000af8 <SPI_Byte>
 8000e24:	7dfb      	ldrb	r3, [r7, #23]
 8000e26:	3301      	adds	r3, #1
 8000e28:	75fb      	strb	r3, [r7, #23]
 8000e2a:	7dfa      	ldrb	r2, [r7, #23]
 8000e2c:	78fb      	ldrb	r3, [r7, #3]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d3f1      	bcc.n	8000e16 <NRF24_Transmit+0x20>
    CSN_Set();
 8000e32:	f7ff fe41 	bl	8000ab8 <CSN_Set>

    CE_Set();
 8000e36:	f7ff fe1f 	bl	8000a78 <CE_Set>
    for(volatile int i=0; i<100; i++);
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	e002      	b.n	8000e46 <NRF24_Transmit+0x50>
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	2b63      	cmp	r3, #99	@ 0x63
 8000e4a:	ddf9      	ble.n	8000e40 <NRF24_Transmit+0x4a>
    CE_Reset();
 8000e4c:	f7ff fe24 	bl	8000a98 <CE_Reset>

    uint32_t start = HAL_GetTick();
 8000e50:	f000 fa36 	bl	80012c0 <HAL_GetTick>
 8000e54:	6138      	str	r0, [r7, #16]
    while (1) {
        status = NRF24_GetStatus();
 8000e56:	f000 f824 	bl	8000ea2 <NRF24_GetStatus>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	73fb      	strb	r3, [r7, #15]
        if (status & NRF24_STATUS_TX_DS) {
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	f003 0320 	and.w	r3, r3, #32
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d003      	beq.n	8000e70 <NRF24_Transmit+0x7a>
            NRF24_ClearInterrupts();
 8000e68:	f000 f82c 	bl	8000ec4 <NRF24_ClearInterrupts>
            return NRF24_TX_OK;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	e014      	b.n	8000e9a <NRF24_Transmit+0xa4>
        }
        if (status & NRF24_STATUS_MAX_RT) {
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	f003 0310 	and.w	r3, r3, #16
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d005      	beq.n	8000e86 <NRF24_Transmit+0x90>
            NRF24_ClearInterrupts();
 8000e7a:	f000 f823 	bl	8000ec4 <NRF24_ClearInterrupts>
            NRF24_FlushTX();
 8000e7e:	f000 f829 	bl	8000ed4 <NRF24_FlushTX>
            return NRF24_TX_MAX_RT;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e009      	b.n	8000e9a <NRF24_Transmit+0xa4>
        }
        if (HAL_GetTick() - start > 100) {
 8000e86:	f000 fa1b 	bl	80012c0 <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	2b64      	cmp	r3, #100	@ 0x64
 8000e92:	d9e0      	bls.n	8000e56 <NRF24_Transmit+0x60>
            NRF24_FlushTX();
 8000e94:	f000 f81e 	bl	8000ed4 <NRF24_FlushTX>
            return NRF24_TX_ERROR;
 8000e98:	2302      	movs	r3, #2
        }
    }
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <NRF24_GetStatus>:
    CSN_Set();
    WriteReg(NRF24_REG_STATUS, NRF24_STATUS_RX_DR);
}

/* --- YARDIMCI --- */
uint8_t NRF24_GetStatus(void) {
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
    uint8_t status;
    CSN_Reset();
 8000ea8:	f7ff fe16 	bl	8000ad8 <CSN_Reset>
    status = SPI_Byte(NRF24_CMD_NOP);
 8000eac:	20ff      	movs	r0, #255	@ 0xff
 8000eae:	f7ff fe23 	bl	8000af8 <SPI_Byte>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
    CSN_Set();
 8000eb6:	f7ff fdff 	bl	8000ab8 <CSN_Set>
    return status;
 8000eba:	79fb      	ldrb	r3, [r7, #7]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <NRF24_ClearInterrupts>:

void NRF24_ClearInterrupts(void) { WriteReg(NRF24_REG_STATUS, 0x70); }
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	2170      	movs	r1, #112	@ 0x70
 8000eca:	2007      	movs	r0, #7
 8000ecc:	f7ff fe2e 	bl	8000b2c <WriteReg>
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <NRF24_FlushTX>:
void NRF24_FlushTX(void) { WriteCmd(NRF24_CMD_FLUSH_TX); }
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	20e1      	movs	r0, #225	@ 0xe1
 8000eda:	f7ff fe81 	bl	8000be0 <WriteCmd>
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <NRF24_FlushRX>:
void NRF24_FlushRX(void) { WriteCmd(NRF24_CMD_FLUSH_RX); }
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	20e2      	movs	r0, #226	@ 0xe2
 8000ee8:	f7ff fe7a 	bl	8000be0 <WriteCmd>
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <HAL_MspInit+0x44>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	4a0e      	ldr	r2, [pc, #56]	@ (8000f34 <HAL_MspInit+0x44>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6193      	str	r3, [r2, #24]
 8000f02:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0e:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	4a08      	ldr	r2, [pc, #32]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f18:	61d3      	str	r3, [r2, #28]
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_MspInit+0x44>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f26:	bf00      	nop
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000

08000f38 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	f107 0314 	add.w	r3, r7, #20
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <HAL_I2C_MspInit+0x7c>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d127      	bne.n	8000faa <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5a:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <HAL_I2C_MspInit+0x80>)
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a16      	ldr	r2, [pc, #88]	@ (8000fb8 <HAL_I2C_MspInit+0x80>)
 8000f60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f64:	6153      	str	r3, [r2, #20]
 8000f66:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <HAL_I2C_MspInit+0x80>)
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f72:	23c0      	movs	r3, #192	@ 0xc0
 8000f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f76:	2312      	movs	r3, #18
 8000f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f82:	2304      	movs	r3, #4
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <HAL_I2C_MspInit+0x84>)
 8000f8e:	f000 faad 	bl	80014ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f92:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <HAL_I2C_MspInit+0x80>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	4a08      	ldr	r2, [pc, #32]	@ (8000fb8 <HAL_I2C_MspInit+0x80>)
 8000f98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f9c:	61d3      	str	r3, [r2, #28]
 8000f9e:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <HAL_I2C_MspInit+0x80>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000faa:	bf00      	nop
 8000fac:	3728      	adds	r7, #40	@ 0x28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40005400 	.word	0x40005400
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	48000400 	.word	0x48000400

08000fc0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	@ 0x28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a17      	ldr	r2, [pc, #92]	@ (800103c <HAL_SPI_MspInit+0x7c>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d128      	bne.n	8001034 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fe2:	4b17      	ldr	r3, [pc, #92]	@ (8001040 <HAL_SPI_MspInit+0x80>)
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	4a16      	ldr	r2, [pc, #88]	@ (8001040 <HAL_SPI_MspInit+0x80>)
 8000fe8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fec:	6193      	str	r3, [r2, #24]
 8000fee:	4b14      	ldr	r3, [pc, #80]	@ (8001040 <HAL_SPI_MspInit+0x80>)
 8000ff0:	699b      	ldr	r3, [r3, #24]
 8000ff2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffa:	4b11      	ldr	r3, [pc, #68]	@ (8001040 <HAL_SPI_MspInit+0x80>)
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	4a10      	ldr	r2, [pc, #64]	@ (8001040 <HAL_SPI_MspInit+0x80>)
 8001000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001004:	6153      	str	r3, [r2, #20]
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <HAL_SPI_MspInit+0x80>)
 8001008:	695b      	ldr	r3, [r3, #20]
 800100a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001012:	23e0      	movs	r3, #224	@ 0xe0
 8001014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001016:	2302      	movs	r3, #2
 8001018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800101e:	2303      	movs	r3, #3
 8001020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001022:	2305      	movs	r3, #5
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4619      	mov	r1, r3
 800102c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001030:	f000 fa5c 	bl	80014ec <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	@ 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40013000 	.word	0x40013000
 8001040:	40021000 	.word	0x40021000

08001044 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a17      	ldr	r2, [pc, #92]	@ (80010c0 <HAL_UART_MspInit+0x7c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d128      	bne.n	80010b8 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001066:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <HAL_UART_MspInit+0x80>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4a16      	ldr	r2, [pc, #88]	@ (80010c4 <HAL_UART_MspInit+0x80>)
 800106c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001070:	61d3      	str	r3, [r2, #28]
 8001072:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <HAL_UART_MspInit+0x80>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <HAL_UART_MspInit+0x80>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	4a10      	ldr	r2, [pc, #64]	@ (80010c4 <HAL_UART_MspInit+0x80>)
 8001084:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001088:	6153      	str	r3, [r2, #20]
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <HAL_UART_MspInit+0x80>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001096:	230c      	movs	r3, #12
 8001098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010a2:	2303      	movs	r3, #3
 80010a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010a6:	2307      	movs	r3, #7
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b4:	f000 fa1a 	bl	80014ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80010b8:	bf00      	nop
 80010ba:	3728      	adds	r7, #40	@ 0x28
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40004400 	.word	0x40004400
 80010c4:	40021000 	.word	0x40021000

080010c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <NMI_Handler+0x4>

080010d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <HardFault_Handler+0x4>

080010d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <MemManage_Handler+0x4>

080010e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <BusFault_Handler+0x4>

080010e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <UsageFault_Handler+0x4>

080010f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001102:	bf00      	nop
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111e:	f000 f8bb 	bl	8001298 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001130:	4a14      	ldr	r2, [pc, #80]	@ (8001184 <_sbrk+0x5c>)
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <_sbrk+0x60>)
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800113c:	4b13      	ldr	r3, [pc, #76]	@ (800118c <_sbrk+0x64>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001144:	4b11      	ldr	r3, [pc, #68]	@ (800118c <_sbrk+0x64>)
 8001146:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <_sbrk+0x68>)
 8001148:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	429a      	cmp	r2, r3
 8001156:	d207      	bcs.n	8001168 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001158:	f003 fa2c 	bl	80045b4 <__errno>
 800115c:	4603      	mov	r3, r0
 800115e:	220c      	movs	r2, #12
 8001160:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	e009      	b.n	800117c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <_sbrk+0x64>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	4a05      	ldr	r2, [pc, #20]	@ (800118c <_sbrk+0x64>)
 8001178:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800117a:	68fb      	ldr	r3, [r7, #12]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20010000 	.word	0x20010000
 8001188:	00000400 	.word	0x00000400
 800118c:	200001f0 	.word	0x200001f0
 8001190:	20000340 	.word	0x20000340

08001194 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <SystemInit+0x20>)
 800119a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800119e:	4a05      	ldr	r2, [pc, #20]	@ (80011b4 <SystemInit+0x20>)
 80011a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80011b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011f0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80011bc:	f7ff ffea 	bl	8001194 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80011c2:	490d      	ldr	r1, [pc, #52]	@ (80011f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011c4:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <LoopForever+0xe>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c8:	e002      	b.n	80011d0 <LoopCopyDataInit>

080011ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ce:	3304      	adds	r3, #4

080011d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d4:	d3f9      	bcc.n	80011ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001200 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001204 <LoopForever+0x16>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011dc:	e001      	b.n	80011e2 <LoopFillZerobss>

080011de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e0:	3204      	adds	r2, #4

080011e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e4:	d3fb      	bcc.n	80011de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011e6:	f003 f9eb 	bl	80045c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011ea:	f7ff fa21 	bl	8000630 <main>

080011ee <LoopForever>:

LoopForever:
    b LoopForever
 80011ee:	e7fe      	b.n	80011ee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80011f0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80011f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80011fc:	08004fd8 	.word	0x08004fd8
  ldr r2, =_sbss
 8001200:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001204:	20000340 	.word	0x20000340

08001208 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001208:	e7fe      	b.n	8001208 <ADC1_2_IRQHandler>
	...

0800120c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001210:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <HAL_Init+0x28>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a07      	ldr	r2, [pc, #28]	@ (8001234 <HAL_Init+0x28>)
 8001216:	f043 0310 	orr.w	r3, r3, #16
 800121a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800121c:	2003      	movs	r0, #3
 800121e:	f000 f931 	bl	8001484 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001222:	200f      	movs	r0, #15
 8001224:	f000 f808 	bl	8001238 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001228:	f7ff fe62 	bl	8000ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40022000 	.word	0x40022000

08001238 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001240:	4b12      	ldr	r3, [pc, #72]	@ (800128c <HAL_InitTick+0x54>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <HAL_InitTick+0x58>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800124e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001252:	fbb2 f3f3 	udiv	r3, r2, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f93b 	bl	80014d2 <HAL_SYSTICK_Config>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e00e      	b.n	8001284 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d80a      	bhi.n	8001282 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800126c:	2200      	movs	r2, #0
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f000 f911 	bl	800149a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001278:	4a06      	ldr	r2, [pc, #24]	@ (8001294 <HAL_InitTick+0x5c>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	e000      	b.n	8001284 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000008 	.word	0x20000008
 8001290:	20000010 	.word	0x20000010
 8001294:	2000000c 	.word	0x2000000c

08001298 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800129c:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <HAL_IncTick+0x20>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <HAL_IncTick+0x24>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	4a04      	ldr	r2, [pc, #16]	@ (80012bc <HAL_IncTick+0x24>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	20000010 	.word	0x20000010
 80012bc:	200001f4 	.word	0x200001f4

080012c0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return uwTick;  
 80012c4:	4b03      	ldr	r3, [pc, #12]	@ (80012d4 <HAL_GetTick+0x14>)
 80012c6:	681b      	ldr	r3, [r3, #0]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	200001f4 	.word	0x200001f4

080012d8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e0:	f7ff ffee 	bl	80012c0 <HAL_GetTick>
 80012e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f0:	d005      	beq.n	80012fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f2:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <HAL_Delay+0x44>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4413      	add	r3, r2
 80012fc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80012fe:	bf00      	nop
 8001300:	f7ff ffde 	bl	80012c0 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	429a      	cmp	r2, r3
 800130e:	d8f7      	bhi.n	8001300 <HAL_Delay+0x28>
  {
  }
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000010 	.word	0x20000010

08001320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001330:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <__NVIC_SetPriorityGrouping+0x44>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800133c:	4013      	ands	r3, r2
 800133e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001348:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800134c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001350:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001352:	4a04      	ldr	r2, [pc, #16]	@ (8001364 <__NVIC_SetPriorityGrouping+0x44>)
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	60d3      	str	r3, [r2, #12]
}
 8001358:	bf00      	nop
 800135a:	3714      	adds	r7, #20
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800136c:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <__NVIC_GetPriorityGrouping+0x18>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	f003 0307 	and.w	r3, r3, #7
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	6039      	str	r1, [r7, #0]
 800138e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001394:	2b00      	cmp	r3, #0
 8001396:	db0a      	blt.n	80013ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	b2da      	uxtb	r2, r3
 800139c:	490c      	ldr	r1, [pc, #48]	@ (80013d0 <__NVIC_SetPriority+0x4c>)
 800139e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a2:	0112      	lsls	r2, r2, #4
 80013a4:	b2d2      	uxtb	r2, r2
 80013a6:	440b      	add	r3, r1
 80013a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013ac:	e00a      	b.n	80013c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4908      	ldr	r1, [pc, #32]	@ (80013d4 <__NVIC_SetPriority+0x50>)
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	f003 030f 	and.w	r3, r3, #15
 80013ba:	3b04      	subs	r3, #4
 80013bc:	0112      	lsls	r2, r2, #4
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	440b      	add	r3, r1
 80013c2:	761a      	strb	r2, [r3, #24]
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	e000e100 	.word	0xe000e100
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	f1c3 0307 	rsb	r3, r3, #7
 80013f2:	2b04      	cmp	r3, #4
 80013f4:	bf28      	it	cs
 80013f6:	2304      	movcs	r3, #4
 80013f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	3304      	adds	r3, #4
 80013fe:	2b06      	cmp	r3, #6
 8001400:	d902      	bls.n	8001408 <NVIC_EncodePriority+0x30>
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3b03      	subs	r3, #3
 8001406:	e000      	b.n	800140a <NVIC_EncodePriority+0x32>
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800140c:	f04f 32ff 	mov.w	r2, #4294967295
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43da      	mvns	r2, r3
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	401a      	ands	r2, r3
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001420:	f04f 31ff 	mov.w	r1, #4294967295
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	fa01 f303 	lsl.w	r3, r1, r3
 800142a:	43d9      	mvns	r1, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	4313      	orrs	r3, r2
         );
}
 8001432:	4618      	mov	r0, r3
 8001434:	3724      	adds	r7, #36	@ 0x24
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001450:	d301      	bcc.n	8001456 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001452:	2301      	movs	r3, #1
 8001454:	e00f      	b.n	8001476 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001456:	4a0a      	ldr	r2, [pc, #40]	@ (8001480 <SysTick_Config+0x40>)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3b01      	subs	r3, #1
 800145c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800145e:	210f      	movs	r1, #15
 8001460:	f04f 30ff 	mov.w	r0, #4294967295
 8001464:	f7ff ff8e 	bl	8001384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <SysTick_Config+0x40>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800146e:	4b04      	ldr	r3, [pc, #16]	@ (8001480 <SysTick_Config+0x40>)
 8001470:	2207      	movs	r2, #7
 8001472:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	e000e010 	.word	0xe000e010

08001484 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff ff47 	bl	8001320 <__NVIC_SetPriorityGrouping>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b086      	sub	sp, #24
 800149e:	af00      	add	r7, sp, #0
 80014a0:	4603      	mov	r3, r0
 80014a2:	60b9      	str	r1, [r7, #8]
 80014a4:	607a      	str	r2, [r7, #4]
 80014a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ac:	f7ff ff5c 	bl	8001368 <__NVIC_GetPriorityGrouping>
 80014b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	68b9      	ldr	r1, [r7, #8]
 80014b6:	6978      	ldr	r0, [r7, #20]
 80014b8:	f7ff ff8e 	bl	80013d8 <NVIC_EncodePriority>
 80014bc:	4602      	mov	r2, r0
 80014be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c2:	4611      	mov	r1, r2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff ff5d 	bl	8001384 <__NVIC_SetPriority>
}
 80014ca:	bf00      	nop
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff ffb0 	bl	8001440 <SysTick_Config>
 80014e0:	4603      	mov	r3, r0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b087      	sub	sp, #28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014fa:	e160      	b.n	80017be <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	2101      	movs	r1, #1
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	4013      	ands	r3, r2
 800150a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 8152 	beq.w	80017b8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	2b01      	cmp	r3, #1
 800151e:	d005      	beq.n	800152c <HAL_GPIO_Init+0x40>
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0303 	and.w	r3, r3, #3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d130      	bne.n	800158e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	2203      	movs	r2, #3
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	68da      	ldr	r2, [r3, #12]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001562:	2201      	movs	r2, #1
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	4013      	ands	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	091b      	lsrs	r3, r3, #4
 8001578:	f003 0201 	and.w	r2, r3, #1
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 0303 	and.w	r3, r3, #3
 8001596:	2b03      	cmp	r3, #3
 8001598:	d017      	beq.n	80015ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	2203      	movs	r2, #3
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4013      	ands	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d123      	bne.n	800161e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	08da      	lsrs	r2, r3, #3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	3208      	adds	r2, #8
 80015de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	220f      	movs	r2, #15
 80015ee:	fa02 f303 	lsl.w	r3, r2, r3
 80015f2:	43db      	mvns	r3, r3
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	691a      	ldr	r2, [r3, #16]
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	08da      	lsrs	r2, r3, #3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3208      	adds	r2, #8
 8001618:	6939      	ldr	r1, [r7, #16]
 800161a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	2203      	movs	r2, #3
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43db      	mvns	r3, r3
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f003 0203 	and.w	r2, r3, #3
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800165a:	2b00      	cmp	r3, #0
 800165c:	f000 80ac 	beq.w	80017b8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001660:	4b5e      	ldr	r3, [pc, #376]	@ (80017dc <HAL_GPIO_Init+0x2f0>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a5d      	ldr	r2, [pc, #372]	@ (80017dc <HAL_GPIO_Init+0x2f0>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b5b      	ldr	r3, [pc, #364]	@ (80017dc <HAL_GPIO_Init+0x2f0>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001678:	4a59      	ldr	r2, [pc, #356]	@ (80017e0 <HAL_GPIO_Init+0x2f4>)
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	089b      	lsrs	r3, r3, #2
 800167e:	3302      	adds	r3, #2
 8001680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001684:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	f003 0303 	and.w	r3, r3, #3
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	220f      	movs	r2, #15
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	43db      	mvns	r3, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4013      	ands	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80016a2:	d025      	beq.n	80016f0 <HAL_GPIO_Init+0x204>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a4f      	ldr	r2, [pc, #316]	@ (80017e4 <HAL_GPIO_Init+0x2f8>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d01f      	beq.n	80016ec <HAL_GPIO_Init+0x200>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a4e      	ldr	r2, [pc, #312]	@ (80017e8 <HAL_GPIO_Init+0x2fc>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d019      	beq.n	80016e8 <HAL_GPIO_Init+0x1fc>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a4d      	ldr	r2, [pc, #308]	@ (80017ec <HAL_GPIO_Init+0x300>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d013      	beq.n	80016e4 <HAL_GPIO_Init+0x1f8>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a4c      	ldr	r2, [pc, #304]	@ (80017f0 <HAL_GPIO_Init+0x304>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d00d      	beq.n	80016e0 <HAL_GPIO_Init+0x1f4>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a4b      	ldr	r2, [pc, #300]	@ (80017f4 <HAL_GPIO_Init+0x308>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d007      	beq.n	80016dc <HAL_GPIO_Init+0x1f0>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a4a      	ldr	r2, [pc, #296]	@ (80017f8 <HAL_GPIO_Init+0x30c>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d101      	bne.n	80016d8 <HAL_GPIO_Init+0x1ec>
 80016d4:	2306      	movs	r3, #6
 80016d6:	e00c      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016d8:	2307      	movs	r3, #7
 80016da:	e00a      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016dc:	2305      	movs	r3, #5
 80016de:	e008      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016e0:	2304      	movs	r3, #4
 80016e2:	e006      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016e4:	2303      	movs	r3, #3
 80016e6:	e004      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016e8:	2302      	movs	r3, #2
 80016ea:	e002      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <HAL_GPIO_Init+0x206>
 80016f0:	2300      	movs	r3, #0
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	f002 0203 	and.w	r2, r2, #3
 80016f8:	0092      	lsls	r2, r2, #2
 80016fa:	4093      	lsls	r3, r2
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001702:	4937      	ldr	r1, [pc, #220]	@ (80017e0 <HAL_GPIO_Init+0x2f4>)
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	089b      	lsrs	r3, r3, #2
 8001708:	3302      	adds	r3, #2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001710:	4b3a      	ldr	r3, [pc, #232]	@ (80017fc <HAL_GPIO_Init+0x310>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	43db      	mvns	r3, r3
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4013      	ands	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001728:	2b00      	cmp	r3, #0
 800172a:	d003      	beq.n	8001734 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001734:	4a31      	ldr	r2, [pc, #196]	@ (80017fc <HAL_GPIO_Init+0x310>)
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800173a:	4b30      	ldr	r3, [pc, #192]	@ (80017fc <HAL_GPIO_Init+0x310>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	43db      	mvns	r3, r3
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	4013      	ands	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4313      	orrs	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800175e:	4a27      	ldr	r2, [pc, #156]	@ (80017fc <HAL_GPIO_Init+0x310>)
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001764:	4b25      	ldr	r3, [pc, #148]	@ (80017fc <HAL_GPIO_Init+0x310>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4313      	orrs	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001788:	4a1c      	ldr	r2, [pc, #112]	@ (80017fc <HAL_GPIO_Init+0x310>)
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800178e:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <HAL_GPIO_Init+0x310>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	43db      	mvns	r3, r3
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	4013      	ands	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017b2:	4a12      	ldr	r2, [pc, #72]	@ (80017fc <HAL_GPIO_Init+0x310>)
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	3301      	adds	r3, #1
 80017bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	fa22 f303 	lsr.w	r3, r2, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	f47f ae97 	bne.w	80014fc <HAL_GPIO_Init+0x10>
  }
}
 80017ce:	bf00      	nop
 80017d0:	bf00      	nop
 80017d2:	371c      	adds	r7, #28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40010000 	.word	0x40010000
 80017e4:	48000400 	.word	0x48000400
 80017e8:	48000800 	.word	0x48000800
 80017ec:	48000c00 	.word	0x48000c00
 80017f0:	48001000 	.word	0x48001000
 80017f4:	48001400 	.word	0x48001400
 80017f8:	48001800 	.word	0x48001800
 80017fc:	40010400 	.word	0x40010400

08001800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	807b      	strh	r3, [r7, #2]
 800180c:	4613      	mov	r3, r2
 800180e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001810:	787b      	ldrb	r3, [r7, #1]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001816:	887a      	ldrh	r2, [r7, #2]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800181c:	e002      	b.n	8001824 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800181e:	887a      	ldrh	r2, [r7, #2]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	695b      	ldr	r3, [r3, #20]
 8001840:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001842:	887a      	ldrh	r2, [r7, #2]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4013      	ands	r3, r2
 8001848:	041a      	lsls	r2, r3, #16
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	43d9      	mvns	r1, r3
 800184e:	887b      	ldrh	r3, [r7, #2]
 8001850:	400b      	ands	r3, r1
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	619a      	str	r2, [r3, #24]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e08d      	b.n	8001992 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d106      	bne.n	8001890 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f7ff fb54 	bl	8000f38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2224      	movs	r2, #36	@ 0x24
 8001894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f022 0201 	bic.w	r2, r2, #1
 80018a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80018b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80018c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d107      	bne.n	80018de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689a      	ldr	r2, [r3, #8]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	e006      	b.n	80018ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689a      	ldr	r2, [r3, #8]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80018ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d108      	bne.n	8001906 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	e007      	b.n	8001916 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001914:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	6812      	ldr	r2, [r2, #0]
 8001920:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001924:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001928:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001938:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691a      	ldr	r2, [r3, #16]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	430a      	orrs	r2, r1
 8001952:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69d9      	ldr	r1, [r3, #28]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a1a      	ldr	r2, [r3, #32]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	430a      	orrs	r2, r1
 8001962:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0201 	orr.w	r2, r2, #1
 8001972:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2220      	movs	r2, #32
 800197e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b20      	cmp	r3, #32
 80019ae:	d138      	bne.n	8001a22 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d101      	bne.n	80019be <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e032      	b.n	8001a24 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2201      	movs	r2, #1
 80019c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2224      	movs	r2, #36	@ 0x24
 80019ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 0201 	bic.w	r2, r2, #1
 80019dc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80019ec:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	6819      	ldr	r1, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	430a      	orrs	r2, r1
 80019fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f042 0201 	orr.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2220      	movs	r2, #32
 8001a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e000      	b.n	8001a24 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a22:	2302      	movs	r3, #2
  }
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b20      	cmp	r3, #32
 8001a44:	d139      	bne.n	8001aba <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d101      	bne.n	8001a54 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001a50:	2302      	movs	r3, #2
 8001a52:	e033      	b.n	8001abc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2224      	movs	r2, #36	@ 0x24
 8001a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0201 	bic.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001a82:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	021b      	lsls	r3, r3, #8
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f042 0201 	orr.w	r2, r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2220      	movs	r2, #32
 8001aaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e000      	b.n	8001abc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001aba:	2302      	movs	r3, #2
  }
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3714      	adds	r7, #20
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ad4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ad8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ada:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ade:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f001 b80a 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001af2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 8161 	beq.w	8001dc6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b04:	4bae      	ldr	r3, [pc, #696]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 030c 	and.w	r3, r3, #12
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d00c      	beq.n	8001b2a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b10:	4bab      	ldr	r3, [pc, #684]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b08      	cmp	r3, #8
 8001b1a:	d157      	bne.n	8001bcc <HAL_RCC_OscConfig+0x104>
 8001b1c:	4ba8      	ldr	r3, [pc, #672]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b28:	d150      	bne.n	8001bcc <HAL_RCC_OscConfig+0x104>
 8001b2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b2e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b32:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001b36:	fa93 f3a3 	rbit	r3, r3
 8001b3a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b3e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b42:	fab3 f383 	clz	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b4a:	d802      	bhi.n	8001b52 <HAL_RCC_OscConfig+0x8a>
 8001b4c:	4b9c      	ldr	r3, [pc, #624]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	e015      	b.n	8001b7e <HAL_RCC_OscConfig+0xb6>
 8001b52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b56:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001b5e:	fa93 f3a3 	rbit	r3, r3
 8001b62:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001b66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b6a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001b6e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001b7a:	4b91      	ldr	r3, [pc, #580]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b82:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001b86:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001b8a:	fa92 f2a2 	rbit	r2, r2
 8001b8e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001b92:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001b96:	fab2 f282 	clz	r2, r2
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	f042 0220 	orr.w	r2, r2, #32
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	f002 021f 	and.w	r2, r2, #31
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 8108 	beq.w	8001dc4 <HAL_RCC_OscConfig+0x2fc>
 8001bb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f040 80ff 	bne.w	8001dc4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f000 bf9b 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bdc:	d106      	bne.n	8001bec <HAL_RCC_OscConfig+0x124>
 8001bde:	4b78      	ldr	r3, [pc, #480]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a77      	ldr	r2, [pc, #476]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e036      	b.n	8001c5a <HAL_RCC_OscConfig+0x192>
 8001bec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d10c      	bne.n	8001c16 <HAL_RCC_OscConfig+0x14e>
 8001bfc:	4b70      	ldr	r3, [pc, #448]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a6f      	ldr	r2, [pc, #444]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b6d      	ldr	r3, [pc, #436]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a6c      	ldr	r2, [pc, #432]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c12:	6013      	str	r3, [r2, #0]
 8001c14:	e021      	b.n	8001c5a <HAL_RCC_OscConfig+0x192>
 8001c16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c26:	d10c      	bne.n	8001c42 <HAL_RCC_OscConfig+0x17a>
 8001c28:	4b65      	ldr	r3, [pc, #404]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a64      	ldr	r2, [pc, #400]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	4b62      	ldr	r3, [pc, #392]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a61      	ldr	r2, [pc, #388]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	e00b      	b.n	8001c5a <HAL_RCC_OscConfig+0x192>
 8001c42:	4b5f      	ldr	r3, [pc, #380]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a5e      	ldr	r2, [pc, #376]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a5b      	ldr	r2, [pc, #364]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001c54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c58:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d054      	beq.n	8001d14 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6a:	f7ff fb29 	bl	80012c0 <HAL_GetTick>
 8001c6e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c72:	e00a      	b.n	8001c8a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c74:	f7ff fb24 	bl	80012c0 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	2b64      	cmp	r3, #100	@ 0x64
 8001c82:	d902      	bls.n	8001c8a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	f000 bf3c 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
 8001c8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c8e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c92:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001c96:	fa93 f3a3 	rbit	r3, r3
 8001c9a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001c9e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca2:	fab3 f383 	clz	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001caa:	d802      	bhi.n	8001cb2 <HAL_RCC_OscConfig+0x1ea>
 8001cac:	4b44      	ldr	r3, [pc, #272]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	e015      	b.n	8001cde <HAL_RCC_OscConfig+0x216>
 8001cb2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cb6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001cbe:	fa93 f3a3 	rbit	r3, r3
 8001cc2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001cc6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cca:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001cce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001cd2:	fa93 f3a3 	rbit	r3, r3
 8001cd6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001cda:	4b39      	ldr	r3, [pc, #228]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cde:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ce2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001ce6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001cea:	fa92 f2a2 	rbit	r2, r2
 8001cee:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001cf2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001cf6:	fab2 f282 	clz	r2, r2
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	f042 0220 	orr.w	r2, r2, #32
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	f002 021f 	and.w	r2, r2, #31
 8001d06:	2101      	movs	r1, #1
 8001d08:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0b0      	beq.n	8001c74 <HAL_RCC_OscConfig+0x1ac>
 8001d12:	e058      	b.n	8001dc6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff fad4 	bl	80012c0 <HAL_GetTick>
 8001d18:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d1c:	e00a      	b.n	8001d34 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d1e:	f7ff facf 	bl	80012c0 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	@ 0x64
 8001d2c:	d902      	bls.n	8001d34 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	f000 bee7 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
 8001d34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d38:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001d48:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d4c:	fab3 f383 	clz	r3, r3
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d54:	d802      	bhi.n	8001d5c <HAL_RCC_OscConfig+0x294>
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	e015      	b.n	8001d88 <HAL_RCC_OscConfig+0x2c0>
 8001d5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d60:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001d68:	fa93 f3a3 	rbit	r3, r3
 8001d6c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001d70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d74:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001d78:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001d7c:	fa93 f3a3 	rbit	r3, r3
 8001d80:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001d84:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <HAL_RCC_OscConfig+0x2f8>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d8c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001d90:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001d94:	fa92 f2a2 	rbit	r2, r2
 8001d98:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001d9c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001da0:	fab2 f282 	clz	r2, r2
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f042 0220 	orr.w	r2, r2, #32
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	f002 021f 	and.w	r2, r2, #31
 8001db0:	2101      	movs	r1, #1
 8001db2:	fa01 f202 	lsl.w	r2, r1, r2
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1b0      	bne.n	8001d1e <HAL_RCC_OscConfig+0x256>
 8001dbc:	e003      	b.n	8001dc6 <HAL_RCC_OscConfig+0x2fe>
 8001dbe:	bf00      	nop
 8001dc0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 816d 	beq.w	80020b6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ddc:	4bcd      	ldr	r3, [pc, #820]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00c      	beq.n	8001e02 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001de8:	4bca      	ldr	r3, [pc, #808]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 030c 	and.w	r3, r3, #12
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d16e      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x40a>
 8001df4:	4bc7      	ldr	r3, [pc, #796]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e00:	d167      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x40a>
 8001e02:	2302      	movs	r3, #2
 8001e04:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001e0c:	fa93 f3a3 	rbit	r3, r3
 8001e10:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001e14:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e18:	fab3 f383 	clz	r3, r3
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e20:	d802      	bhi.n	8001e28 <HAL_RCC_OscConfig+0x360>
 8001e22:	4bbc      	ldr	r3, [pc, #752]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	e013      	b.n	8001e50 <HAL_RCC_OscConfig+0x388>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001e32:	fa93 f3a3 	rbit	r3, r3
 8001e36:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001e40:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001e44:	fa93 f3a3 	rbit	r3, r3
 8001e48:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001e4c:	4bb1      	ldr	r3, [pc, #708]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e50:	2202      	movs	r2, #2
 8001e52:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001e56:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001e5a:	fa92 f2a2 	rbit	r2, r2
 8001e5e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001e62:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001e66:	fab2 f282 	clz	r2, r2
 8001e6a:	b2d2      	uxtb	r2, r2
 8001e6c:	f042 0220 	orr.w	r2, r2, #32
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	f002 021f 	and.w	r2, r2, #31
 8001e76:	2101      	movs	r1, #1
 8001e78:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00a      	beq.n	8001e98 <HAL_RCC_OscConfig+0x3d0>
 8001e82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d002      	beq.n	8001e98 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	f000 be35 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e98:	4b9e      	ldr	r3, [pc, #632]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ea0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ea4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	21f8      	movs	r1, #248	@ 0xf8
 8001eae:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001eb6:	fa91 f1a1 	rbit	r1, r1
 8001eba:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001ebe:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001ec2:	fab1 f181 	clz	r1, r1
 8001ec6:	b2c9      	uxtb	r1, r1
 8001ec8:	408b      	lsls	r3, r1
 8001eca:	4992      	ldr	r1, [pc, #584]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed0:	e0f1      	b.n	80020b6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ed2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ed6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 8083 	beq.w	8001fea <HAL_RCC_OscConfig+0x522>
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001eee:	fa93 f3a3 	rbit	r3, r3
 8001ef2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001ef6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001efa:	fab3 f383 	clz	r3, r3
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f04:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f10:	f7ff f9d6 	bl	80012c0 <HAL_GetTick>
 8001f14:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f18:	e00a      	b.n	8001f30 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f1a:	f7ff f9d1 	bl	80012c0 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d902      	bls.n	8001f30 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	f000 bde9 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
 8001f30:	2302      	movs	r3, #2
 8001f32:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f36:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001f3a:	fa93 f3a3 	rbit	r3, r3
 8001f3e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001f42:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f46:	fab3 f383 	clz	r3, r3
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f4e:	d802      	bhi.n	8001f56 <HAL_RCC_OscConfig+0x48e>
 8001f50:	4b70      	ldr	r3, [pc, #448]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	e013      	b.n	8001f7e <HAL_RCC_OscConfig+0x4b6>
 8001f56:	2302      	movs	r3, #2
 8001f58:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001f68:	2302      	movs	r3, #2
 8001f6a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001f6e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001f72:	fa93 f3a3 	rbit	r3, r3
 8001f76:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001f7a:	4b66      	ldr	r3, [pc, #408]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001f84:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001f88:	fa92 f2a2 	rbit	r2, r2
 8001f8c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001f90:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001f94:	fab2 f282 	clz	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f042 0220 	orr.w	r2, r2, #32
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	f002 021f 	and.w	r2, r2, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0b4      	beq.n	8001f1a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb0:	4b58      	ldr	r3, [pc, #352]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fbc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	21f8      	movs	r1, #248	@ 0xf8
 8001fc6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001fce:	fa91 f1a1 	rbit	r1, r1
 8001fd2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001fd6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001fda:	fab1 f181 	clz	r1, r1
 8001fde:	b2c9      	uxtb	r1, r1
 8001fe0:	408b      	lsls	r3, r1
 8001fe2:	494c      	ldr	r1, [pc, #304]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]
 8001fe8:	e065      	b.n	80020b6 <HAL_RCC_OscConfig+0x5ee>
 8001fea:	2301      	movs	r3, #1
 8001fec:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001ff4:	fa93 f3a3 	rbit	r3, r3
 8001ff8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001ffc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002000:	fab3 f383 	clz	r3, r3
 8002004:	b2db      	uxtb	r3, r3
 8002006:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800200a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	461a      	mov	r2, r3
 8002012:	2300      	movs	r3, #0
 8002014:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002016:	f7ff f953 	bl	80012c0 <HAL_GetTick>
 800201a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201e:	e00a      	b.n	8002036 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002020:	f7ff f94e 	bl	80012c0 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d902      	bls.n	8002036 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	f000 bd66 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
 8002036:	2302      	movs	r3, #2
 8002038:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002040:	fa93 f3a3 	rbit	r3, r3
 8002044:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002048:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204c:	fab3 f383 	clz	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b3f      	cmp	r3, #63	@ 0x3f
 8002054:	d802      	bhi.n	800205c <HAL_RCC_OscConfig+0x594>
 8002056:	4b2f      	ldr	r3, [pc, #188]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	e013      	b.n	8002084 <HAL_RCC_OscConfig+0x5bc>
 800205c:	2302      	movs	r3, #2
 800205e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002062:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002066:	fa93 f3a3 	rbit	r3, r3
 800206a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800206e:	2302      	movs	r3, #2
 8002070:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002074:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002078:	fa93 f3a3 	rbit	r3, r3
 800207c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002080:	4b24      	ldr	r3, [pc, #144]	@ (8002114 <HAL_RCC_OscConfig+0x64c>)
 8002082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002084:	2202      	movs	r2, #2
 8002086:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800208a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800208e:	fa92 f2a2 	rbit	r2, r2
 8002092:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8002096:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800209a:	fab2 f282 	clz	r2, r2
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	f042 0220 	orr.w	r2, r2, #32
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	f002 021f 	and.w	r2, r2, #31
 80020aa:	2101      	movs	r1, #1
 80020ac:	fa01 f202 	lsl.w	r2, r1, r2
 80020b0:	4013      	ands	r3, r2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1b4      	bne.n	8002020 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 8119 	beq.w	80022fe <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f000 8082 	beq.w	80021e2 <HAL_RCC_OscConfig+0x71a>
 80020de:	2301      	movs	r3, #1
 80020e0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80020e8:	fa93 f3a3 	rbit	r3, r3
 80020ec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80020f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	461a      	mov	r2, r3
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <HAL_RCC_OscConfig+0x650>)
 80020fe:	4413      	add	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	461a      	mov	r2, r3
 8002104:	2301      	movs	r3, #1
 8002106:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002108:	f7ff f8da 	bl	80012c0 <HAL_GetTick>
 800210c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002110:	e00f      	b.n	8002132 <HAL_RCC_OscConfig+0x66a>
 8002112:	bf00      	nop
 8002114:	40021000 	.word	0x40021000
 8002118:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800211c:	f7ff f8d0 	bl	80012c0 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d902      	bls.n	8002132 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	f000 bce8 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
 8002132:	2302      	movs	r3, #2
 8002134:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002138:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800213c:	fa93 f2a3 	rbit	r2, r3
 8002140:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002144:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800214e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002152:	2202      	movs	r2, #2
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800215a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	fa93 f2a3 	rbit	r2, r3
 8002164:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002168:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002172:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002176:	2202      	movs	r2, #2
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800217e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	fa93 f2a3 	rbit	r2, r3
 8002188:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800218c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002190:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002192:	4bb0      	ldr	r3, [pc, #704]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 8002194:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002196:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800219a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800219e:	2102      	movs	r1, #2
 80021a0:	6019      	str	r1, [r3, #0]
 80021a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021a6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	fa93 f1a3 	rbit	r1, r3
 80021b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80021b8:	6019      	str	r1, [r3, #0]
  return result;
 80021ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021be:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	fab3 f383 	clz	r3, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	f003 031f 	and.w	r3, r3, #31
 80021d4:	2101      	movs	r1, #1
 80021d6:	fa01 f303 	lsl.w	r3, r1, r3
 80021da:	4013      	ands	r3, r2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d09d      	beq.n	800211c <HAL_RCC_OscConfig+0x654>
 80021e0:	e08d      	b.n	80022fe <HAL_RCC_OscConfig+0x836>
 80021e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80021ea:	2201      	movs	r2, #1
 80021ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	fa93 f2a3 	rbit	r2, r3
 80021fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002200:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002204:	601a      	str	r2, [r3, #0]
  return result;
 8002206:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800220a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800220e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002210:	fab3 f383 	clz	r3, r3
 8002214:	b2db      	uxtb	r3, r3
 8002216:	461a      	mov	r2, r3
 8002218:	4b8f      	ldr	r3, [pc, #572]	@ (8002458 <HAL_RCC_OscConfig+0x990>)
 800221a:	4413      	add	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	461a      	mov	r2, r3
 8002220:	2300      	movs	r3, #0
 8002222:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002224:	f7ff f84c 	bl	80012c0 <HAL_GetTick>
 8002228:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800222c:	e00a      	b.n	8002244 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800222e:	f7ff f847 	bl	80012c0 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d902      	bls.n	8002244 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	f000 bc5f 	b.w	8002b02 <HAL_RCC_OscConfig+0x103a>
 8002244:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002248:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800224c:	2202      	movs	r2, #2
 800224e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002250:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002254:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	fa93 f2a3 	rbit	r2, r3
 800225e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002262:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800226c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002270:	2202      	movs	r2, #2
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002278:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	fa93 f2a3 	rbit	r2, r3
 8002282:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002286:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002290:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002294:	2202      	movs	r2, #2
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800229c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	fa93 f2a3 	rbit	r2, r3
 80022a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022aa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022b0:	4b68      	ldr	r3, [pc, #416]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80022b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022bc:	2102      	movs	r1, #2
 80022be:	6019      	str	r1, [r3, #0]
 80022c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022c4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	fa93 f1a3 	rbit	r1, r3
 80022ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022d2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80022d6:	6019      	str	r1, [r3, #0]
  return result;
 80022d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022dc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	fab3 f383 	clz	r3, r3
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	f003 031f 	and.w	r3, r3, #31
 80022f2:	2101      	movs	r1, #1
 80022f4:	fa01 f303 	lsl.w	r3, r1, r3
 80022f8:	4013      	ands	r3, r2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d197      	bne.n	800222e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002302:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0304 	and.w	r3, r3, #4
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 819c 	beq.w	800264c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002314:	2300      	movs	r3, #0
 8002316:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800231a:	4b4e      	ldr	r3, [pc, #312]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d116      	bne.n	8002354 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002326:	4b4b      	ldr	r3, [pc, #300]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	4a4a      	ldr	r2, [pc, #296]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 800232c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002330:	61d3      	str	r3, [r2, #28]
 8002332:	4b48      	ldr	r3, [pc, #288]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800233a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800233e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002348:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800234c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800234e:	2301      	movs	r3, #1
 8002350:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002354:	4b41      	ldr	r3, [pc, #260]	@ (800245c <HAL_RCC_OscConfig+0x994>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800235c:	2b00      	cmp	r3, #0
 800235e:	d11a      	bne.n	8002396 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002360:	4b3e      	ldr	r3, [pc, #248]	@ (800245c <HAL_RCC_OscConfig+0x994>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a3d      	ldr	r2, [pc, #244]	@ (800245c <HAL_RCC_OscConfig+0x994>)
 8002366:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800236a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236c:	f7fe ffa8 	bl	80012c0 <HAL_GetTick>
 8002370:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002374:	e009      	b.n	800238a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002376:	f7fe ffa3 	bl	80012c0 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b64      	cmp	r3, #100	@ 0x64
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e3bb      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800238a:	4b34      	ldr	r3, [pc, #208]	@ (800245c <HAL_RCC_OscConfig+0x994>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0ef      	beq.n	8002376 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002396:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800239a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d106      	bne.n	80023b4 <HAL_RCC_OscConfig+0x8ec>
 80023a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6213      	str	r3, [r2, #32]
 80023b2:	e035      	b.n	8002420 <HAL_RCC_OscConfig+0x958>
 80023b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d10c      	bne.n	80023de <HAL_RCC_OscConfig+0x916>
 80023c4:	4b23      	ldr	r3, [pc, #140]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	4a22      	ldr	r2, [pc, #136]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023ca:	f023 0301 	bic.w	r3, r3, #1
 80023ce:	6213      	str	r3, [r2, #32]
 80023d0:	4b20      	ldr	r3, [pc, #128]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023d6:	f023 0304 	bic.w	r3, r3, #4
 80023da:	6213      	str	r3, [r2, #32]
 80023dc:	e020      	b.n	8002420 <HAL_RCC_OscConfig+0x958>
 80023de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	d10c      	bne.n	8002408 <HAL_RCC_OscConfig+0x940>
 80023ee:	4b19      	ldr	r3, [pc, #100]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023f0:	6a1b      	ldr	r3, [r3, #32]
 80023f2:	4a18      	ldr	r2, [pc, #96]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023f4:	f043 0304 	orr.w	r3, r3, #4
 80023f8:	6213      	str	r3, [r2, #32]
 80023fa:	4b16      	ldr	r3, [pc, #88]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	4a15      	ldr	r2, [pc, #84]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6213      	str	r3, [r2, #32]
 8002406:	e00b      	b.n	8002420 <HAL_RCC_OscConfig+0x958>
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4a11      	ldr	r2, [pc, #68]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 800240e:	f023 0301 	bic.w	r3, r3, #1
 8002412:	6213      	str	r3, [r2, #32]
 8002414:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4a0e      	ldr	r2, [pc, #56]	@ (8002454 <HAL_RCC_OscConfig+0x98c>)
 800241a:	f023 0304 	bic.w	r3, r3, #4
 800241e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002420:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002424:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 8085 	beq.w	800253c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002432:	f7fe ff45 	bl	80012c0 <HAL_GetTick>
 8002436:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800243a:	e011      	b.n	8002460 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800243c:	f7fe ff40 	bl	80012c0 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f241 3288 	movw	r2, #5000	@ 0x1388
 800244c:	4293      	cmp	r3, r2
 800244e:	d907      	bls.n	8002460 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e356      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
 8002454:	40021000 	.word	0x40021000
 8002458:	10908120 	.word	0x10908120
 800245c:	40007000 	.word	0x40007000
 8002460:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002464:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002468:	2202      	movs	r2, #2
 800246a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002470:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	fa93 f2a3 	rbit	r2, r3
 800247a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800247e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002488:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800248c:	2202      	movs	r2, #2
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002494:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	fa93 f2a3 	rbit	r2, r3
 800249e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024a2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024a6:	601a      	str	r2, [r3, #0]
  return result;
 80024a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024ac:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80024b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b2:	fab3 f383 	clz	r3, r3
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d102      	bne.n	80024c8 <HAL_RCC_OscConfig+0xa00>
 80024c2:	4b98      	ldr	r3, [pc, #608]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	e013      	b.n	80024f0 <HAL_RCC_OscConfig+0xa28>
 80024c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024cc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80024d0:	2202      	movs	r2, #2
 80024d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024d8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	fa93 f2a3 	rbit	r2, r3
 80024e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	4b8d      	ldr	r3, [pc, #564]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 80024ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80024f4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80024f8:	2102      	movs	r1, #2
 80024fa:	6011      	str	r1, [r2, #0]
 80024fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002500:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	fa92 f1a2 	rbit	r1, r2
 800250a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800250e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002512:	6011      	str	r1, [r2, #0]
  return result;
 8002514:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002518:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	fab2 f282 	clz	r2, r2
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	f002 021f 	and.w	r2, r2, #31
 800252e:	2101      	movs	r1, #1
 8002530:	fa01 f202 	lsl.w	r2, r1, r2
 8002534:	4013      	ands	r3, r2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d080      	beq.n	800243c <HAL_RCC_OscConfig+0x974>
 800253a:	e07d      	b.n	8002638 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253c:	f7fe fec0 	bl	80012c0 <HAL_GetTick>
 8002540:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002544:	e00b      	b.n	800255e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002546:	f7fe febb 	bl	80012c0 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002556:	4293      	cmp	r3, r2
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e2d1      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
 800255e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002562:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002566:	2202      	movs	r2, #2
 8002568:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800256e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	fa93 f2a3 	rbit	r2, r3
 8002578:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800257c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002586:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800258a:	2202      	movs	r2, #2
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002592:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	fa93 f2a3 	rbit	r2, r3
 800259c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025a0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025a4:	601a      	str	r2, [r3, #0]
  return result;
 80025a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025aa:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80025ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b0:	fab3 f383 	clz	r3, r3
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d102      	bne.n	80025c6 <HAL_RCC_OscConfig+0xafe>
 80025c0:	4b58      	ldr	r3, [pc, #352]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	e013      	b.n	80025ee <HAL_RCC_OscConfig+0xb26>
 80025c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80025ce:	2202      	movs	r2, #2
 80025d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	fa93 f2a3 	rbit	r2, r3
 80025e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025e4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	4b4e      	ldr	r3, [pc, #312]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 80025ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80025f6:	2102      	movs	r1, #2
 80025f8:	6011      	str	r1, [r2, #0]
 80025fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025fe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002602:	6812      	ldr	r2, [r2, #0]
 8002604:	fa92 f1a2 	rbit	r1, r2
 8002608:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800260c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002610:	6011      	str	r1, [r2, #0]
  return result;
 8002612:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002616:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	fab2 f282 	clz	r2, r2
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	f002 021f 	and.w	r2, r2, #31
 800262c:	2101      	movs	r1, #1
 800262e:	fa01 f202 	lsl.w	r2, r1, r2
 8002632:	4013      	ands	r3, r2
 8002634:	2b00      	cmp	r3, #0
 8002636:	d186      	bne.n	8002546 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002638:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800263c:	2b01      	cmp	r3, #1
 800263e:	d105      	bne.n	800264c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002640:	4b38      	ldr	r3, [pc, #224]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	4a37      	ldr	r2, [pc, #220]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 8002646:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800264a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800264c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002650:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 8251 	beq.w	8002b00 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800265e:	4b31      	ldr	r3, [pc, #196]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f003 030c 	and.w	r3, r3, #12
 8002666:	2b08      	cmp	r3, #8
 8002668:	f000 820f 	beq.w	8002a8a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800266c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002670:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	2b02      	cmp	r3, #2
 800267a:	f040 8165 	bne.w	8002948 <HAL_RCC_OscConfig+0xe80>
 800267e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002682:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002686:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800268a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002690:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	fa93 f2a3 	rbit	r2, r3
 800269a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800269e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80026a2:	601a      	str	r2, [r3, #0]
  return result;
 80026a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80026ac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ae:	fab3 f383 	clz	r3, r3
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026b8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	461a      	mov	r2, r3
 80026c0:	2300      	movs	r3, #0
 80026c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c4:	f7fe fdfc 	bl	80012c0 <HAL_GetTick>
 80026c8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026cc:	e009      	b.n	80026e2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ce:	f7fe fdf7 	bl	80012c0 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e20f      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
 80026e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80026ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026f4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	fa93 f2a3 	rbit	r2, r3
 80026fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002702:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002706:	601a      	str	r2, [r3, #0]
  return result;
 8002708:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800270c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002710:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002712:	fab3 f383 	clz	r3, r3
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b3f      	cmp	r3, #63	@ 0x3f
 800271a:	d805      	bhi.n	8002728 <HAL_RCC_OscConfig+0xc60>
 800271c:	4b01      	ldr	r3, [pc, #4]	@ (8002724 <HAL_RCC_OscConfig+0xc5c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	e02a      	b.n	8002778 <HAL_RCC_OscConfig+0xcb0>
 8002722:	bf00      	nop
 8002724:	40021000 	.word	0x40021000
 8002728:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800272c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002730:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002734:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800273a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	fa93 f2a3 	rbit	r2, r3
 8002744:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002748:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002752:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002756:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002760:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	fa93 f2a3 	rbit	r2, r3
 800276a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800276e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	4bca      	ldr	r3, [pc, #808]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800277c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002780:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002784:	6011      	str	r1, [r2, #0]
 8002786:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800278a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	fa92 f1a2 	rbit	r1, r2
 8002794:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002798:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800279c:	6011      	str	r1, [r2, #0]
  return result;
 800279e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80027a2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	fab2 f282 	clz	r2, r2
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	f042 0220 	orr.w	r2, r2, #32
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	f002 021f 	and.w	r2, r2, #31
 80027b8:	2101      	movs	r1, #1
 80027ba:	fa01 f202 	lsl.w	r2, r1, r2
 80027be:	4013      	ands	r3, r2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d184      	bne.n	80026ce <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027c4:	4bb6      	ldr	r3, [pc, #728]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 80027c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c8:	f023 020f 	bic.w	r2, r3, #15
 80027cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d8:	49b1      	ldr	r1, [pc, #708]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80027de:	4bb0      	ldr	r3, [pc, #704]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80027e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6a19      	ldr	r1, [r3, #32]
 80027f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	430b      	orrs	r3, r1
 8002800:	49a7      	ldr	r1, [pc, #668]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 8002802:	4313      	orrs	r3, r2
 8002804:	604b      	str	r3, [r1, #4]
 8002806:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800280a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800280e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002814:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002818:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	fa93 f2a3 	rbit	r2, r3
 8002822:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002826:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800282a:	601a      	str	r2, [r3, #0]
  return result;
 800282c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002830:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002834:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002836:	fab3 f383 	clz	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002840:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	461a      	mov	r2, r3
 8002848:	2301      	movs	r3, #1
 800284a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284c:	f7fe fd38 	bl	80012c0 <HAL_GetTick>
 8002850:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002854:	e009      	b.n	800286a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002856:	f7fe fd33 	bl	80012c0 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e14b      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
 800286a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800286e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002872:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002876:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002878:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800287c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	fa93 f2a3 	rbit	r2, r3
 8002886:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800288a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800288e:	601a      	str	r2, [r3, #0]
  return result;
 8002890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002894:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002898:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800289a:	fab3 f383 	clz	r3, r3
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80028a2:	d802      	bhi.n	80028aa <HAL_RCC_OscConfig+0xde2>
 80028a4:	4b7e      	ldr	r3, [pc, #504]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	e027      	b.n	80028fa <HAL_RCC_OscConfig+0xe32>
 80028aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ae:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80028b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028bc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	fa93 f2a3 	rbit	r2, r3
 80028c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ca:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028d4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80028d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028e2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	fa93 f2a3 	rbit	r2, r3
 80028ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028f0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	4b6a      	ldr	r3, [pc, #424]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 80028f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80028fe:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002902:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002906:	6011      	str	r1, [r2, #0]
 8002908:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800290c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002910:	6812      	ldr	r2, [r2, #0]
 8002912:	fa92 f1a2 	rbit	r1, r2
 8002916:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800291a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800291e:	6011      	str	r1, [r2, #0]
  return result;
 8002920:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002924:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002928:	6812      	ldr	r2, [r2, #0]
 800292a:	fab2 f282 	clz	r2, r2
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	f042 0220 	orr.w	r2, r2, #32
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	f002 021f 	and.w	r2, r2, #31
 800293a:	2101      	movs	r1, #1
 800293c:	fa01 f202 	lsl.w	r2, r1, r2
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d087      	beq.n	8002856 <HAL_RCC_OscConfig+0xd8e>
 8002946:	e0db      	b.n	8002b00 <HAL_RCC_OscConfig+0x1038>
 8002948:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800294c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002950:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002954:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002956:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800295a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	fa93 f2a3 	rbit	r2, r3
 8002964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002968:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800296c:	601a      	str	r2, [r3, #0]
  return result;
 800296e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002972:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002976:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002978:	fab3 f383 	clz	r3, r3
 800297c:	b2db      	uxtb	r3, r3
 800297e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002982:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	461a      	mov	r2, r3
 800298a:	2300      	movs	r3, #0
 800298c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298e:	f7fe fc97 	bl	80012c0 <HAL_GetTick>
 8002992:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002996:	e009      	b.n	80029ac <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002998:	f7fe fc92 	bl	80012c0 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e0aa      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
 80029ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029b0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80029b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029be:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	fa93 f2a3 	rbit	r2, r3
 80029c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029cc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80029d0:	601a      	str	r2, [r3, #0]
  return result;
 80029d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80029da:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029dc:	fab3 f383 	clz	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80029e4:	d802      	bhi.n	80029ec <HAL_RCC_OscConfig+0xf24>
 80029e6:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	e027      	b.n	8002a3c <HAL_RCC_OscConfig+0xf74>
 80029ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80029f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	fa93 f2a3 	rbit	r2, r3
 8002a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a16:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002a1a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a24:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	fa93 f2a3 	rbit	r2, r3
 8002a2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a32:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <HAL_RCC_OscConfig+0xfd8>)
 8002a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a40:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a44:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a48:	6011      	str	r1, [r2, #0]
 8002a4a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a4e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	fa92 f1a2 	rbit	r1, r2
 8002a58:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a5c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002a60:	6011      	str	r1, [r2, #0]
  return result;
 8002a62:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a66:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	fab2 f282 	clz	r2, r2
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	f042 0220 	orr.w	r2, r2, #32
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	f002 021f 	and.w	r2, r2, #31
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d187      	bne.n	8002998 <HAL_RCC_OscConfig+0xed0>
 8002a88:	e03a      	b.n	8002b00 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d104      	bne.n	8002aa4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e031      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002aa4:	4b19      	ldr	r3, [pc, #100]	@ (8002b0c <HAL_RCC_OscConfig+0x1044>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002aac:	4b17      	ldr	r3, [pc, #92]	@ (8002b0c <HAL_RCC_OscConfig+0x1044>)
 8002aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ab4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002ab8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002abc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d117      	bne.n	8002afc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002acc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002ad0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ad4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d10b      	bne.n	8002afc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002ae4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ae8:	f003 020f 	and.w	r2, r3, #15
 8002aec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002af0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e000      	b.n	8002b02 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40021000 	.word	0x40021000

08002b10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b09e      	sub	sp, #120	@ 0x78
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e154      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b28:	4b89      	ldr	r3, [pc, #548]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0307 	and.w	r3, r3, #7
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d910      	bls.n	8002b58 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b86      	ldr	r3, [pc, #536]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 0207 	bic.w	r2, r3, #7
 8002b3e:	4984      	ldr	r1, [pc, #528]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b82      	ldr	r3, [pc, #520]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e13c      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b64:	4b7b      	ldr	r3, [pc, #492]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	4978      	ldr	r1, [pc, #480]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 80cd 	beq.w	8002d1e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d137      	bne.n	8002bfc <HAL_RCC_ClockConfig+0xec>
 8002b8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b90:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b94:	fa93 f3a3 	rbit	r3, r3
 8002b98:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002b9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9c:	fab3 f383 	clz	r3, r3
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ba4:	d802      	bhi.n	8002bac <HAL_RCC_ClockConfig+0x9c>
 8002ba6:	4b6b      	ldr	r3, [pc, #428]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	e00f      	b.n	8002bcc <HAL_RCC_ClockConfig+0xbc>
 8002bac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002bb4:	fa93 f3a3 	rbit	r3, r3
 8002bb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002bba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bc2:	fa93 f3a3 	rbit	r3, r3
 8002bc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002bc8:	4b62      	ldr	r3, [pc, #392]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bcc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002bd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002bd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002bd4:	fa92 f2a2 	rbit	r2, r2
 8002bd8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002bda:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002bdc:	fab2 f282 	clz	r2, r2
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	f042 0220 	orr.w	r2, r2, #32
 8002be6:	b2d2      	uxtb	r2, r2
 8002be8:	f002 021f 	and.w	r2, r2, #31
 8002bec:	2101      	movs	r1, #1
 8002bee:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d171      	bne.n	8002cdc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0ea      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d137      	bne.n	8002c74 <HAL_RCC_ClockConfig+0x164>
 8002c04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c08:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c0c:	fa93 f3a3 	rbit	r3, r3
 8002c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c14:	fab3 f383 	clz	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c1c:	d802      	bhi.n	8002c24 <HAL_RCC_ClockConfig+0x114>
 8002c1e:	4b4d      	ldr	r3, [pc, #308]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	e00f      	b.n	8002c44 <HAL_RCC_ClockConfig+0x134>
 8002c24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c28:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c2c:	fa93 f3a3 	rbit	r3, r3
 8002c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c36:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c3a:	fa93 f3a3 	rbit	r3, r3
 8002c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c40:	4b44      	ldr	r3, [pc, #272]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c48:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002c4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c4c:	fa92 f2a2 	rbit	r2, r2
 8002c50:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002c52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c54:	fab2 f282 	clz	r2, r2
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	f042 0220 	orr.w	r2, r2, #32
 8002c5e:	b2d2      	uxtb	r2, r2
 8002c60:	f002 021f 	and.w	r2, r2, #31
 8002c64:	2101      	movs	r1, #1
 8002c66:	fa01 f202 	lsl.w	r2, r1, r2
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d135      	bne.n	8002cdc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0ae      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
 8002c74:	2302      	movs	r3, #2
 8002c76:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c7a:	fa93 f3a3 	rbit	r3, r3
 8002c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c82:	fab3 f383 	clz	r3, r3
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c8a:	d802      	bhi.n	8002c92 <HAL_RCC_ClockConfig+0x182>
 8002c8c:	4b31      	ldr	r3, [pc, #196]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	e00d      	b.n	8002cae <HAL_RCC_ClockConfig+0x19e>
 8002c92:	2302      	movs	r3, #2
 8002c94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	623b      	str	r3, [r7, #32]
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	fa93 f3a3 	rbit	r3, r3
 8002ca8:	61fb      	str	r3, [r7, #28]
 8002caa:	4b2a      	ldr	r3, [pc, #168]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	2202      	movs	r2, #2
 8002cb0:	61ba      	str	r2, [r7, #24]
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	fa92 f2a2 	rbit	r2, r2
 8002cb8:	617a      	str	r2, [r7, #20]
  return result;
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	fab2 f282 	clz	r2, r2
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	f042 0220 	orr.w	r2, r2, #32
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	f002 021f 	and.w	r2, r2, #31
 8002ccc:	2101      	movs	r1, #1
 8002cce:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e07a      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f023 0203 	bic.w	r2, r3, #3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	491a      	ldr	r1, [pc, #104]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cee:	f7fe fae7 	bl	80012c0 <HAL_GetTick>
 8002cf2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf4:	e00a      	b.n	8002d0c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf6:	f7fe fae3 	bl	80012c0 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e062      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d0c:	4b11      	ldr	r3, [pc, #68]	@ (8002d54 <HAL_RCC_ClockConfig+0x244>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 020c 	and.w	r2, r3, #12
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d1eb      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d215      	bcs.n	8002d58 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2c:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f023 0207 	bic.w	r2, r3, #7
 8002d34:	4906      	ldr	r1, [pc, #24]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3c:	4b04      	ldr	r3, [pc, #16]	@ (8002d50 <HAL_RCC_ClockConfig+0x240>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d006      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e041      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x2c2>
 8002d4e:	bf00      	nop
 8002d50:	40022000 	.word	0x40022000
 8002d54:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d008      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d64:	4b1d      	ldr	r3, [pc, #116]	@ (8002ddc <HAL_RCC_ClockConfig+0x2cc>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	491a      	ldr	r1, [pc, #104]	@ (8002ddc <HAL_RCC_ClockConfig+0x2cc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d009      	beq.n	8002d96 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d82:	4b16      	ldr	r3, [pc, #88]	@ (8002ddc <HAL_RCC_ClockConfig+0x2cc>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4912      	ldr	r1, [pc, #72]	@ (8002ddc <HAL_RCC_ClockConfig+0x2cc>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d96:	f000 f829 	bl	8002dec <HAL_RCC_GetSysClockFreq>
 8002d9a:	4601      	mov	r1, r0
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002ddc <HAL_RCC_ClockConfig+0x2cc>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002da4:	22f0      	movs	r2, #240	@ 0xf0
 8002da6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	fa92 f2a2 	rbit	r2, r2
 8002dae:	60fa      	str	r2, [r7, #12]
  return result;
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	fab2 f282 	clz	r2, r2
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	40d3      	lsrs	r3, r2
 8002dba:	4a09      	ldr	r2, [pc, #36]	@ (8002de0 <HAL_RCC_ClockConfig+0x2d0>)
 8002dbc:	5cd3      	ldrb	r3, [r2, r3]
 8002dbe:	fa21 f303 	lsr.w	r3, r1, r3
 8002dc2:	4a08      	ldr	r2, [pc, #32]	@ (8002de4 <HAL_RCC_ClockConfig+0x2d4>)
 8002dc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002dc6:	4b08      	ldr	r3, [pc, #32]	@ (8002de8 <HAL_RCC_ClockConfig+0x2d8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe fa34 	bl	8001238 <HAL_InitTick>
  
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3778      	adds	r7, #120	@ 0x78
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	08004f5c 	.word	0x08004f5c
 8002de4:	20000008 	.word	0x20000008
 8002de8:	2000000c 	.word	0x2000000c

08002dec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b087      	sub	sp, #28
 8002df0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	2300      	movs	r3, #0
 8002df8:	60bb      	str	r3, [r7, #8]
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	2300      	movs	r3, #0
 8002e00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002e06:	4b1f      	ldr	r3, [pc, #124]	@ (8002e84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f003 030c 	and.w	r3, r3, #12
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d002      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0x30>
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d003      	beq.n	8002e22 <HAL_RCC_GetSysClockFreq+0x36>
 8002e1a:	e029      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002e88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e1e:	613b      	str	r3, [r7, #16]
      break;
 8002e20:	e029      	b.n	8002e76 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	0c9b      	lsrs	r3, r3, #18
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	4a18      	ldr	r2, [pc, #96]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e2c:	5cd3      	ldrb	r3, [r2, r3]
 8002e2e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002e30:	4b14      	ldr	r3, [pc, #80]	@ (8002e84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e34:	f003 030f 	and.w	r3, r3, #15
 8002e38:	4a15      	ldr	r2, [pc, #84]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e3a:	5cd3      	ldrb	r3, [r2, r3]
 8002e3c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d008      	beq.n	8002e5a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e48:	4a0f      	ldr	r2, [pc, #60]	@ (8002e88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	fb02 f303 	mul.w	r3, r2, r3
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	e007      	b.n	8002e6a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e5a:	4a0b      	ldr	r2, [pc, #44]	@ (8002e88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	fb02 f303 	mul.w	r3, r2, r3
 8002e68:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	613b      	str	r3, [r7, #16]
      break;
 8002e6e:	e002      	b.n	8002e76 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e70:	4b05      	ldr	r3, [pc, #20]	@ (8002e88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e72:	613b      	str	r3, [r7, #16]
      break;
 8002e74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e76:	693b      	ldr	r3, [r7, #16]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	371c      	adds	r7, #28
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	40021000 	.word	0x40021000
 8002e88:	007a1200 	.word	0x007a1200
 8002e8c:	08004f74 	.word	0x08004f74
 8002e90:	08004f84 	.word	0x08004f84

08002e94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e98:	4b03      	ldr	r3, [pc, #12]	@ (8002ea8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000008 	.word	0x20000008

08002eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002eb2:	f7ff ffef 	bl	8002e94 <HAL_RCC_GetHCLKFreq>
 8002eb6:	4601      	mov	r1, r0
 8002eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ec0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002ec4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	fa92 f2a2 	rbit	r2, r2
 8002ecc:	603a      	str	r2, [r7, #0]
  return result;
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	fab2 f282 	clz	r2, r2
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	40d3      	lsrs	r3, r2
 8002ed8:	4a04      	ldr	r2, [pc, #16]	@ (8002eec <HAL_RCC_GetPCLK1Freq+0x40>)
 8002eda:	5cd3      	ldrb	r3, [r2, r3]
 8002edc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	08004f6c 	.word	0x08004f6c

08002ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002ef6:	f7ff ffcd 	bl	8002e94 <HAL_RCC_GetHCLKFreq>
 8002efa:	4601      	mov	r1, r0
 8002efc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f2c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002f04:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002f08:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	fa92 f2a2 	rbit	r2, r2
 8002f10:	603a      	str	r2, [r7, #0]
  return result;
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	fab2 f282 	clz	r2, r2
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	40d3      	lsrs	r3, r2
 8002f1c:	4a04      	ldr	r2, [pc, #16]	@ (8002f30 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002f1e:	5cd3      	ldrb	r3, [r2, r3]
 8002f20:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002f24:	4618      	mov	r0, r3
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	08004f6c 	.word	0x08004f6c

08002f34 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b092      	sub	sp, #72	@ 0x48
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002f44:	2300      	movs	r3, #0
 8002f46:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 80d2 	beq.w	80030fc <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f58:	4b4d      	ldr	r3, [pc, #308]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10e      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f64:	4b4a      	ldr	r3, [pc, #296]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	4a49      	ldr	r2, [pc, #292]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	61d3      	str	r3, [r2, #28]
 8002f70:	4b47      	ldr	r3, [pc, #284]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f82:	4b44      	ldr	r3, [pc, #272]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d118      	bne.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f8e:	4b41      	ldr	r3, [pc, #260]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a40      	ldr	r2, [pc, #256]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f98:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9a:	f7fe f991 	bl	80012c0 <HAL_GetTick>
 8002f9e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fe f98d 	bl	80012c0 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b64      	cmp	r3, #100	@ 0x64
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e1d4      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb4:	4b37      	ldr	r3, [pc, #220]	@ (8003094 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002fc0:	4b33      	ldr	r3, [pc, #204]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 8082 	beq.w	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fda:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d07a      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002fee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff2:	fa93 f3a3 	rbit	r3, r3
 8002ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ffa:	fab3 f383 	clz	r3, r3
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	4b25      	ldr	r3, [pc, #148]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	461a      	mov	r2, r3
 800300a:	2301      	movs	r3, #1
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003012:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003016:	fa93 f3a3 	rbit	r3, r3
 800301a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800301c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800301e:	fab3 f383 	clz	r3, r3
 8003022:	b2db      	uxtb	r3, r3
 8003024:	461a      	mov	r2, r3
 8003026:	4b1c      	ldr	r3, [pc, #112]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003028:	4413      	add	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	461a      	mov	r2, r3
 800302e:	2300      	movs	r3, #0
 8003030:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003032:	4a17      	ldr	r2, [pc, #92]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003036:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d049      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003042:	f7fe f93d 	bl	80012c0 <HAL_GetTick>
 8003046:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003048:	e00a      	b.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304a:	f7fe f939 	bl	80012c0 <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003058:	4293      	cmp	r3, r2
 800305a:	d901      	bls.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e17e      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003060:	2302      	movs	r3, #2
 8003062:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003066:	fa93 f3a3 	rbit	r3, r3
 800306a:	627b      	str	r3, [r7, #36]	@ 0x24
 800306c:	2302      	movs	r3, #2
 800306e:	623b      	str	r3, [r7, #32]
 8003070:	6a3b      	ldr	r3, [r7, #32]
 8003072:	fa93 f3a3 	rbit	r3, r3
 8003076:	61fb      	str	r3, [r7, #28]
  return result;
 8003078:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307a:	fab3 f383 	clz	r3, r3
 800307e:	b2db      	uxtb	r3, r3
 8003080:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d108      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800308a:	4b01      	ldr	r3, [pc, #4]	@ (8003090 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	e00d      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003090:	40021000 	.word	0x40021000
 8003094:	40007000 	.word	0x40007000
 8003098:	10908100 	.word	0x10908100
 800309c:	2302      	movs	r3, #2
 800309e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	fa93 f3a3 	rbit	r3, r3
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	4b9a      	ldr	r3, [pc, #616]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ac:	2202      	movs	r2, #2
 80030ae:	613a      	str	r2, [r7, #16]
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	fa92 f2a2 	rbit	r2, r2
 80030b6:	60fa      	str	r2, [r7, #12]
  return result;
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	fab2 f282 	clz	r2, r2
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030c4:	b2d2      	uxtb	r2, r2
 80030c6:	f002 021f 	and.w	r2, r2, #31
 80030ca:	2101      	movs	r1, #1
 80030cc:	fa01 f202 	lsl.w	r2, r1, r2
 80030d0:	4013      	ands	r3, r2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d0b9      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80030d6:	4b8f      	ldr	r3, [pc, #572]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	498c      	ldr	r1, [pc, #560]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d105      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f0:	4b88      	ldr	r3, [pc, #544]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	4a87      	ldr	r2, [pc, #540]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d008      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003108:	4b82      	ldr	r3, [pc, #520]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	f023 0203 	bic.w	r2, r3, #3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	497f      	ldr	r1, [pc, #508]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003116:	4313      	orrs	r3, r2
 8003118:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003126:	4b7b      	ldr	r3, [pc, #492]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	4978      	ldr	r1, [pc, #480]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003134:	4313      	orrs	r3, r2
 8003136:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	2b00      	cmp	r3, #0
 8003142:	d008      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003144:	4b73      	ldr	r3, [pc, #460]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003148:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	4970      	ldr	r1, [pc, #448]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003152:	4313      	orrs	r3, r2
 8003154:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0320 	and.w	r3, r3, #32
 800315e:	2b00      	cmp	r3, #0
 8003160:	d008      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003162:	4b6c      	ldr	r3, [pc, #432]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	f023 0210 	bic.w	r2, r3, #16
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	4969      	ldr	r1, [pc, #420]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003170:	4313      	orrs	r3, r2
 8003172:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003180:	4b64      	ldr	r3, [pc, #400]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800318c:	4961      	ldr	r1, [pc, #388]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800319e:	4b5d      	ldr	r3, [pc, #372]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a2:	f023 0220 	bic.w	r2, r3, #32
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	495a      	ldr	r1, [pc, #360]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d008      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031bc:	4b55      	ldr	r3, [pc, #340]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	4952      	ldr	r1, [pc, #328]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d008      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031da:	4b4e      	ldr	r3, [pc, #312]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	494b      	ldr	r1, [pc, #300]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0310 	and.w	r3, r3, #16
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031f8:	4b46      	ldr	r3, [pc, #280]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	4943      	ldr	r1, [pc, #268]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003206:	4313      	orrs	r3, r2
 8003208:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003216:	4b3f      	ldr	r3, [pc, #252]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003222:	493c      	ldr	r1, [pc, #240]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003224:	4313      	orrs	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003234:	4b37      	ldr	r3, [pc, #220]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003238:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	4934      	ldr	r1, [pc, #208]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003242:	4313      	orrs	r3, r2
 8003244:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d008      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003252:	4b30      	ldr	r3, [pc, #192]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003256:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325e:	492d      	ldr	r1, [pc, #180]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003260:	4313      	orrs	r3, r2
 8003262:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003270:	4b28      	ldr	r3, [pc, #160]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003274:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800327c:	4925      	ldr	r1, [pc, #148]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800327e:	4313      	orrs	r3, r2
 8003280:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800328e:	4b21      	ldr	r3, [pc, #132]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003292:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	491e      	ldr	r1, [pc, #120]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800329c:	4313      	orrs	r3, r2
 800329e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80032ac:	4b19      	ldr	r3, [pc, #100]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	4916      	ldr	r1, [pc, #88]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d008      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80032ca:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d6:	490f      	ldr	r1, [pc, #60]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80032e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ec:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f4:	4907      	ldr	r1, [pc, #28]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00c      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003306:	4b03      	ldr	r3, [pc, #12]	@ (8003314 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	e002      	b.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003312:	bf00      	nop
 8003314:	40021000 	.word	0x40021000
 8003318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800331a:	4913      	ldr	r1, [pc, #76]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800331c:	4313      	orrs	r3, r2
 800331e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d008      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800332c:	4b0e      	ldr	r3, [pc, #56]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003338:	490b      	ldr	r1, [pc, #44]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800333a:	4313      	orrs	r3, r2
 800333c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d008      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800334a:	4b07      	ldr	r3, [pc, #28]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003356:	4904      	ldr	r1, [pc, #16]	@ (8003368 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003358:	4313      	orrs	r3, r2
 800335a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3748      	adds	r7, #72	@ 0x48
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40021000 	.word	0x40021000

0800336c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e09d      	b.n	80034ba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	2b00      	cmp	r3, #0
 8003384:	d108      	bne.n	8003398 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800338e:	d009      	beq.n	80033a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	61da      	str	r2, [r3, #28]
 8003396:	e005      	b.n	80033a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d106      	bne.n	80033c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7fd fdfe 	bl	8000fc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2202      	movs	r2, #2
 80033c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80033e4:	d902      	bls.n	80033ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	e002      	b.n	80033f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80033ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80033fa:	d007      	beq.n	800340c <HAL_SPI_Init+0xa0>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003404:	d002      	beq.n	800340c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	431a      	orrs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003444:	431a      	orrs	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800344e:	ea42 0103 	orr.w	r1, r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003456:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	430a      	orrs	r2, r1
 8003460:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	0c1b      	lsrs	r3, r3, #16
 8003468:	f003 0204 	and.w	r2, r3, #4
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	431a      	orrs	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	431a      	orrs	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003488:	ea42 0103 	orr.w	r1, r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	69da      	ldr	r2, [r3, #28]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b08a      	sub	sp, #40	@ 0x28
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	60f8      	str	r0, [r7, #12]
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	607a      	str	r2, [r7, #4]
 80034ce:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034d0:	2301      	movs	r3, #1
 80034d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d101      	bne.n	80034e8 <HAL_SPI_TransmitReceive+0x26>
 80034e4:	2302      	movs	r3, #2
 80034e6:	e20a      	b.n	80038fe <HAL_SPI_TransmitReceive+0x43c>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034f0:	f7fd fee6 	bl	80012c0 <HAL_GetTick>
 80034f4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034fc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003504:	887b      	ldrh	r3, [r7, #2]
 8003506:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003508:	887b      	ldrh	r3, [r7, #2]
 800350a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800350c:	7efb      	ldrb	r3, [r7, #27]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d00e      	beq.n	8003530 <HAL_SPI_TransmitReceive+0x6e>
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003518:	d106      	bne.n	8003528 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d102      	bne.n	8003528 <HAL_SPI_TransmitReceive+0x66>
 8003522:	7efb      	ldrb	r3, [r7, #27]
 8003524:	2b04      	cmp	r3, #4
 8003526:	d003      	beq.n	8003530 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003528:	2302      	movs	r3, #2
 800352a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800352e:	e1e0      	b.n	80038f2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d005      	beq.n	8003542 <HAL_SPI_TransmitReceive+0x80>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <HAL_SPI_TransmitReceive+0x80>
 800353c:	887b      	ldrh	r3, [r7, #2]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d103      	bne.n	800354a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003548:	e1d3      	b.n	80038f2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b04      	cmp	r3, #4
 8003554:	d003      	beq.n	800355e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2205      	movs	r2, #5
 800355a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	887a      	ldrh	r2, [r7, #2]
 800356e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	887a      	ldrh	r2, [r7, #2]
 8003576:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	887a      	ldrh	r2, [r7, #2]
 8003584:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	887a      	ldrh	r2, [r7, #2]
 800358a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035a0:	d802      	bhi.n	80035a8 <HAL_SPI_TransmitReceive+0xe6>
 80035a2:	8a3b      	ldrh	r3, [r7, #16]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d908      	bls.n	80035ba <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80035b6:	605a      	str	r2, [r3, #4]
 80035b8:	e007      	b.n	80035ca <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80035c8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d4:	2b40      	cmp	r3, #64	@ 0x40
 80035d6:	d007      	beq.n	80035e8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035f0:	f240 8081 	bls.w	80036f6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d002      	beq.n	8003602 <HAL_SPI_TransmitReceive+0x140>
 80035fc:	8a7b      	ldrh	r3, [r7, #18]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d16d      	bne.n	80036de <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003606:	881a      	ldrh	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003612:	1c9a      	adds	r2, r3, #2
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800361c:	b29b      	uxth	r3, r3
 800361e:	3b01      	subs	r3, #1
 8003620:	b29a      	uxth	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003626:	e05a      	b.n	80036de <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b02      	cmp	r3, #2
 8003634:	d11b      	bne.n	800366e <HAL_SPI_TransmitReceive+0x1ac>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800363a:	b29b      	uxth	r3, r3
 800363c:	2b00      	cmp	r3, #0
 800363e:	d016      	beq.n	800366e <HAL_SPI_TransmitReceive+0x1ac>
 8003640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003642:	2b01      	cmp	r3, #1
 8003644:	d113      	bne.n	800366e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364a:	881a      	ldrh	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003656:	1c9a      	adds	r2, r3, #2
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003660:	b29b      	uxth	r3, r3
 8003662:	3b01      	subs	r3, #1
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b01      	cmp	r3, #1
 800367a:	d11c      	bne.n	80036b6 <HAL_SPI_TransmitReceive+0x1f4>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003682:	b29b      	uxth	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d016      	beq.n	80036b6 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68da      	ldr	r2, [r3, #12]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	b292      	uxth	r2, r2
 8003694:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	1c9a      	adds	r2, r3, #2
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036b2:	2301      	movs	r3, #1
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80036b6:	f7fd fe03 	bl	80012c0 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d80b      	bhi.n	80036de <HAL_SPI_TransmitReceive+0x21c>
 80036c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036cc:	d007      	beq.n	80036de <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80036dc:	e109      	b.n	80038f2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d19f      	bne.n	8003628 <HAL_SPI_TransmitReceive+0x166>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d199      	bne.n	8003628 <HAL_SPI_TransmitReceive+0x166>
 80036f4:	e0e3      	b.n	80038be <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d003      	beq.n	8003706 <HAL_SPI_TransmitReceive+0x244>
 80036fe:	8a7b      	ldrh	r3, [r7, #18]
 8003700:	2b01      	cmp	r3, #1
 8003702:	f040 80cf 	bne.w	80038a4 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b01      	cmp	r3, #1
 800370e:	d912      	bls.n	8003736 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003714:	881a      	ldrh	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003720:	1c9a      	adds	r2, r3, #2
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b02      	subs	r3, #2
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003734:	e0b6      	b.n	80038a4 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	330c      	adds	r3, #12
 8003740:	7812      	ldrb	r2, [r2, #0]
 8003742:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003752:	b29b      	uxth	r3, r3
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800375c:	e0a2      	b.n	80038a4 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b02      	cmp	r3, #2
 800376a:	d134      	bne.n	80037d6 <HAL_SPI_TransmitReceive+0x314>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003770:	b29b      	uxth	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d02f      	beq.n	80037d6 <HAL_SPI_TransmitReceive+0x314>
 8003776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003778:	2b01      	cmp	r3, #1
 800377a:	d12c      	bne.n	80037d6 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b01      	cmp	r3, #1
 8003784:	d912      	bls.n	80037ac <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378a:	881a      	ldrh	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003796:	1c9a      	adds	r2, r3, #2
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	3b02      	subs	r3, #2
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037aa:	e012      	b.n	80037d2 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	330c      	adds	r3, #12
 80037b6:	7812      	ldrb	r2, [r2, #0]
 80037b8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037d2:	2300      	movs	r3, #0
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d148      	bne.n	8003876 <HAL_SPI_TransmitReceive+0x3b4>
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d042      	beq.n	8003876 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d923      	bls.n	8003844 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	b292      	uxth	r2, r2
 8003808:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	1c9a      	adds	r2, r3, #2
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b02      	subs	r3, #2
 800381e:	b29a      	uxth	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800382c:	b29b      	uxth	r3, r3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d81f      	bhi.n	8003872 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	e016      	b.n	8003872 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f103 020c 	add.w	r2, r3, #12
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003850:	7812      	ldrb	r2, [r2, #0]
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385a:	1c5a      	adds	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003866:	b29b      	uxth	r3, r3
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003872:	2301      	movs	r3, #1
 8003874:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003876:	f7fd fd23 	bl	80012c0 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003882:	429a      	cmp	r2, r3
 8003884:	d803      	bhi.n	800388e <HAL_SPI_TransmitReceive+0x3cc>
 8003886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388c:	d102      	bne.n	8003894 <HAL_SPI_TransmitReceive+0x3d2>
 800388e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003890:	2b00      	cmp	r3, #0
 8003892:	d107      	bne.n	80038a4 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80038a2:	e026      	b.n	80038f2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f47f af57 	bne.w	800375e <HAL_SPI_TransmitReceive+0x29c>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f47f af50 	bne.w	800375e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038be:	69fa      	ldr	r2, [r7, #28]
 80038c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f93e 	bl	8003b44 <SPI_EndRxTxTransaction>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d005      	beq.n	80038da <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80038e8:	e003      	b.n	80038f2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80038fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3728      	adds	r7, #40	@ 0x28
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b088      	sub	sp, #32
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	4613      	mov	r3, r2
 8003916:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003918:	f7fd fcd2 	bl	80012c0 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003920:	1a9b      	subs	r3, r3, r2
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	4413      	add	r3, r2
 8003926:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003928:	f7fd fcca 	bl	80012c0 <HAL_GetTick>
 800392c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800392e:	4b39      	ldr	r3, [pc, #228]	@ (8003a14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	015b      	lsls	r3, r3, #5
 8003934:	0d1b      	lsrs	r3, r3, #20
 8003936:	69fa      	ldr	r2, [r7, #28]
 8003938:	fb02 f303 	mul.w	r3, r2, r3
 800393c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800393e:	e054      	b.n	80039ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003946:	d050      	beq.n	80039ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003948:	f7fd fcba 	bl	80012c0 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	69fa      	ldr	r2, [r7, #28]
 8003954:	429a      	cmp	r2, r3
 8003956:	d902      	bls.n	800395e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d13d      	bne.n	80039da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685a      	ldr	r2, [r3, #4]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800396c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003976:	d111      	bne.n	800399c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003980:	d004      	beq.n	800398c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800398a:	d107      	bne.n	800399c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800399a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039a4:	d10f      	bne.n	80039c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e017      	b.n	8003a0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d101      	bne.n	80039e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4013      	ands	r3, r2
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	bf0c      	ite	eq
 80039fa:	2301      	moveq	r3, #1
 80039fc:	2300      	movne	r3, #0
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	461a      	mov	r2, r3
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d19b      	bne.n	8003940 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3720      	adds	r7, #32
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000008 	.word	0x20000008

08003a18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08a      	sub	sp, #40	@ 0x28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
 8003a24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003a26:	2300      	movs	r3, #0
 8003a28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003a2a:	f7fd fc49 	bl	80012c0 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a32:	1a9b      	subs	r3, r3, r2
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	4413      	add	r3, r2
 8003a38:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003a3a:	f7fd fc41 	bl	80012c0 <HAL_GetTick>
 8003a3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	330c      	adds	r3, #12
 8003a46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003a48:	4b3d      	ldr	r3, [pc, #244]	@ (8003b40 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	00da      	lsls	r2, r3, #3
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	0d1b      	lsrs	r3, r3, #20
 8003a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5a:	fb02 f303 	mul.w	r3, r2, r3
 8003a5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003a60:	e060      	b.n	8003b24 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a68:	d107      	bne.n	8003a7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d104      	bne.n	8003a7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003a78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d050      	beq.n	8003b24 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a82:	f7fd fc1d 	bl	80012c0 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d902      	bls.n	8003a98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d13d      	bne.n	8003b14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003aa6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ab0:	d111      	bne.n	8003ad6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003aba:	d004      	beq.n	8003ac6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac4:	d107      	bne.n	8003ad6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ad4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ada:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ade:	d10f      	bne.n	8003b00 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003afe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e010      	b.n	8003b36 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	3b01      	subs	r3, #1
 8003b22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d196      	bne.n	8003a62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3728      	adds	r7, #40	@ 0x28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	20000008 	.word	0x20000008

08003b44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af02      	add	r7, sp, #8
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f7ff ff5b 	bl	8003a18 <SPI_WaitFifoStateUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b6c:	f043 0220 	orr.w	r2, r3, #32
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e027      	b.n	8003bc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2180      	movs	r1, #128	@ 0x80
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f7ff fec0 	bl	8003908 <SPI_WaitFlagStateUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d007      	beq.n	8003b9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b92:	f043 0220 	orr.w	r2, r3, #32
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e014      	b.n	8003bc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	f7ff ff34 	bl	8003a18 <SPI_WaitFifoStateUntilTimeout>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d007      	beq.n	8003bc6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bba:	f043 0220 	orr.w	r2, r3, #32
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e000      	b.n	8003bc8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e040      	b.n	8003c64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d106      	bne.n	8003bf8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7fd fa26 	bl	8001044 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2224      	movs	r2, #36	@ 0x24
 8003bfc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0201 	bic.w	r2, r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fa86 	bl	8004128 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f8af 	bl	8003d80 <UART_SetConfig>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e01b      	b.n	8003c64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 fb05 	bl	800426c <UART_CheckIdleState>
 8003c62:	4603      	mov	r3, r0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3708      	adds	r7, #8
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b08a      	sub	sp, #40	@ 0x28
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	603b      	str	r3, [r7, #0]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	d177      	bne.n	8003d74 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d002      	beq.n	8003c90 <HAL_UART_Transmit+0x24>
 8003c8a:	88fb      	ldrh	r3, [r7, #6]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e070      	b.n	8003d76 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2221      	movs	r2, #33	@ 0x21
 8003ca0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ca2:	f7fd fb0d 	bl	80012c0 <HAL_GetTick>
 8003ca6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	88fa      	ldrh	r2, [r7, #6]
 8003cac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	88fa      	ldrh	r2, [r7, #6]
 8003cb4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cc0:	d108      	bne.n	8003cd4 <HAL_UART_Transmit+0x68>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d104      	bne.n	8003cd4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	e003      	b.n	8003cdc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cdc:	e02f      	b.n	8003d3e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2180      	movs	r1, #128	@ 0x80
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fb67 	bl	80043bc <UART_WaitOnFlagUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d004      	beq.n	8003cfe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e03b      	b.n	8003d76 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10b      	bne.n	8003d1c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	881a      	ldrh	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d10:	b292      	uxth	r2, r2
 8003d12:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	3302      	adds	r3, #2
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	e007      	b.n	8003d2c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	781a      	ldrb	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	3b01      	subs	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1c9      	bne.n	8003cde <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	2200      	movs	r2, #0
 8003d52:	2140      	movs	r1, #64	@ 0x40
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f000 fb31 	bl	80043bc <UART_WaitOnFlagUntilTimeout>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d004      	beq.n	8003d6a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2220      	movs	r2, #32
 8003d64:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e005      	b.n	8003d76 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	e000      	b.n	8003d76 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003d74:	2302      	movs	r3, #2
  }
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	431a      	orrs	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	69db      	ldr	r3, [r3, #28]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	4b92      	ldr	r3, [pc, #584]	@ (8003ff4 <UART_SetConfig+0x274>)
 8003dac:	4013      	ands	r3, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	6979      	ldr	r1, [r7, #20]
 8003db4:	430b      	orrs	r3, r1
 8003db6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a80      	ldr	r2, [pc, #512]	@ (8003ff8 <UART_SetConfig+0x278>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d120      	bne.n	8003e3e <UART_SetConfig+0xbe>
 8003dfc:	4b7f      	ldr	r3, [pc, #508]	@ (8003ffc <UART_SetConfig+0x27c>)
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e00:	f003 0303 	and.w	r3, r3, #3
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d817      	bhi.n	8003e38 <UART_SetConfig+0xb8>
 8003e08:	a201      	add	r2, pc, #4	@ (adr r2, 8003e10 <UART_SetConfig+0x90>)
 8003e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0e:	bf00      	nop
 8003e10:	08003e21 	.word	0x08003e21
 8003e14:	08003e2d 	.word	0x08003e2d
 8003e18:	08003e33 	.word	0x08003e33
 8003e1c:	08003e27 	.word	0x08003e27
 8003e20:	2301      	movs	r3, #1
 8003e22:	77fb      	strb	r3, [r7, #31]
 8003e24:	e0b5      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e26:	2302      	movs	r3, #2
 8003e28:	77fb      	strb	r3, [r7, #31]
 8003e2a:	e0b2      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e2c:	2304      	movs	r3, #4
 8003e2e:	77fb      	strb	r3, [r7, #31]
 8003e30:	e0af      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e32:	2308      	movs	r3, #8
 8003e34:	77fb      	strb	r3, [r7, #31]
 8003e36:	e0ac      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e38:	2310      	movs	r3, #16
 8003e3a:	77fb      	strb	r3, [r7, #31]
 8003e3c:	e0a9      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a6f      	ldr	r2, [pc, #444]	@ (8004000 <UART_SetConfig+0x280>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d124      	bne.n	8003e92 <UART_SetConfig+0x112>
 8003e48:	4b6c      	ldr	r3, [pc, #432]	@ (8003ffc <UART_SetConfig+0x27c>)
 8003e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e54:	d011      	beq.n	8003e7a <UART_SetConfig+0xfa>
 8003e56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e5a:	d817      	bhi.n	8003e8c <UART_SetConfig+0x10c>
 8003e5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e60:	d011      	beq.n	8003e86 <UART_SetConfig+0x106>
 8003e62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e66:	d811      	bhi.n	8003e8c <UART_SetConfig+0x10c>
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d003      	beq.n	8003e74 <UART_SetConfig+0xf4>
 8003e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e70:	d006      	beq.n	8003e80 <UART_SetConfig+0x100>
 8003e72:	e00b      	b.n	8003e8c <UART_SetConfig+0x10c>
 8003e74:	2300      	movs	r3, #0
 8003e76:	77fb      	strb	r3, [r7, #31]
 8003e78:	e08b      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	77fb      	strb	r3, [r7, #31]
 8003e7e:	e088      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e80:	2304      	movs	r3, #4
 8003e82:	77fb      	strb	r3, [r7, #31]
 8003e84:	e085      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e86:	2308      	movs	r3, #8
 8003e88:	77fb      	strb	r3, [r7, #31]
 8003e8a:	e082      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e8c:	2310      	movs	r3, #16
 8003e8e:	77fb      	strb	r3, [r7, #31]
 8003e90:	e07f      	b.n	8003f92 <UART_SetConfig+0x212>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a5b      	ldr	r2, [pc, #364]	@ (8004004 <UART_SetConfig+0x284>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d124      	bne.n	8003ee6 <UART_SetConfig+0x166>
 8003e9c:	4b57      	ldr	r3, [pc, #348]	@ (8003ffc <UART_SetConfig+0x27c>)
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003ea4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003ea8:	d011      	beq.n	8003ece <UART_SetConfig+0x14e>
 8003eaa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003eae:	d817      	bhi.n	8003ee0 <UART_SetConfig+0x160>
 8003eb0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003eb4:	d011      	beq.n	8003eda <UART_SetConfig+0x15a>
 8003eb6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003eba:	d811      	bhi.n	8003ee0 <UART_SetConfig+0x160>
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <UART_SetConfig+0x148>
 8003ec0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ec4:	d006      	beq.n	8003ed4 <UART_SetConfig+0x154>
 8003ec6:	e00b      	b.n	8003ee0 <UART_SetConfig+0x160>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e061      	b.n	8003f92 <UART_SetConfig+0x212>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	77fb      	strb	r3, [r7, #31]
 8003ed2:	e05e      	b.n	8003f92 <UART_SetConfig+0x212>
 8003ed4:	2304      	movs	r3, #4
 8003ed6:	77fb      	strb	r3, [r7, #31]
 8003ed8:	e05b      	b.n	8003f92 <UART_SetConfig+0x212>
 8003eda:	2308      	movs	r3, #8
 8003edc:	77fb      	strb	r3, [r7, #31]
 8003ede:	e058      	b.n	8003f92 <UART_SetConfig+0x212>
 8003ee0:	2310      	movs	r3, #16
 8003ee2:	77fb      	strb	r3, [r7, #31]
 8003ee4:	e055      	b.n	8003f92 <UART_SetConfig+0x212>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a47      	ldr	r2, [pc, #284]	@ (8004008 <UART_SetConfig+0x288>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d124      	bne.n	8003f3a <UART_SetConfig+0x1ba>
 8003ef0:	4b42      	ldr	r3, [pc, #264]	@ (8003ffc <UART_SetConfig+0x27c>)
 8003ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003ef8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003efc:	d011      	beq.n	8003f22 <UART_SetConfig+0x1a2>
 8003efe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f02:	d817      	bhi.n	8003f34 <UART_SetConfig+0x1b4>
 8003f04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f08:	d011      	beq.n	8003f2e <UART_SetConfig+0x1ae>
 8003f0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f0e:	d811      	bhi.n	8003f34 <UART_SetConfig+0x1b4>
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <UART_SetConfig+0x19c>
 8003f14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f18:	d006      	beq.n	8003f28 <UART_SetConfig+0x1a8>
 8003f1a:	e00b      	b.n	8003f34 <UART_SetConfig+0x1b4>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	77fb      	strb	r3, [r7, #31]
 8003f20:	e037      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f22:	2302      	movs	r3, #2
 8003f24:	77fb      	strb	r3, [r7, #31]
 8003f26:	e034      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f28:	2304      	movs	r3, #4
 8003f2a:	77fb      	strb	r3, [r7, #31]
 8003f2c:	e031      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f2e:	2308      	movs	r3, #8
 8003f30:	77fb      	strb	r3, [r7, #31]
 8003f32:	e02e      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f34:	2310      	movs	r3, #16
 8003f36:	77fb      	strb	r3, [r7, #31]
 8003f38:	e02b      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a33      	ldr	r2, [pc, #204]	@ (800400c <UART_SetConfig+0x28c>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d124      	bne.n	8003f8e <UART_SetConfig+0x20e>
 8003f44:	4b2d      	ldr	r3, [pc, #180]	@ (8003ffc <UART_SetConfig+0x27c>)
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003f4c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f50:	d011      	beq.n	8003f76 <UART_SetConfig+0x1f6>
 8003f52:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f56:	d817      	bhi.n	8003f88 <UART_SetConfig+0x208>
 8003f58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f5c:	d011      	beq.n	8003f82 <UART_SetConfig+0x202>
 8003f5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f62:	d811      	bhi.n	8003f88 <UART_SetConfig+0x208>
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <UART_SetConfig+0x1f0>
 8003f68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f6c:	d006      	beq.n	8003f7c <UART_SetConfig+0x1fc>
 8003f6e:	e00b      	b.n	8003f88 <UART_SetConfig+0x208>
 8003f70:	2300      	movs	r3, #0
 8003f72:	77fb      	strb	r3, [r7, #31]
 8003f74:	e00d      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f76:	2302      	movs	r3, #2
 8003f78:	77fb      	strb	r3, [r7, #31]
 8003f7a:	e00a      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	77fb      	strb	r3, [r7, #31]
 8003f80:	e007      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f82:	2308      	movs	r3, #8
 8003f84:	77fb      	strb	r3, [r7, #31]
 8003f86:	e004      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f88:	2310      	movs	r3, #16
 8003f8a:	77fb      	strb	r3, [r7, #31]
 8003f8c:	e001      	b.n	8003f92 <UART_SetConfig+0x212>
 8003f8e:	2310      	movs	r3, #16
 8003f90:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f9a:	d16b      	bne.n	8004074 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003f9c:	7ffb      	ldrb	r3, [r7, #31]
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d838      	bhi.n	8004014 <UART_SetConfig+0x294>
 8003fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa8 <UART_SetConfig+0x228>)
 8003fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa8:	08003fcd 	.word	0x08003fcd
 8003fac:	08003fd5 	.word	0x08003fd5
 8003fb0:	08003fdd 	.word	0x08003fdd
 8003fb4:	08004015 	.word	0x08004015
 8003fb8:	08003fe3 	.word	0x08003fe3
 8003fbc:	08004015 	.word	0x08004015
 8003fc0:	08004015 	.word	0x08004015
 8003fc4:	08004015 	.word	0x08004015
 8003fc8:	08003feb 	.word	0x08003feb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fcc:	f7fe ff6e 	bl	8002eac <HAL_RCC_GetPCLK1Freq>
 8003fd0:	61b8      	str	r0, [r7, #24]
        break;
 8003fd2:	e024      	b.n	800401e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fd4:	f7fe ff8c 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 8003fd8:	61b8      	str	r0, [r7, #24]
        break;
 8003fda:	e020      	b.n	800401e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8004010 <UART_SetConfig+0x290>)
 8003fde:	61bb      	str	r3, [r7, #24]
        break;
 8003fe0:	e01d      	b.n	800401e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fe2:	f7fe ff03 	bl	8002dec <HAL_RCC_GetSysClockFreq>
 8003fe6:	61b8      	str	r0, [r7, #24]
        break;
 8003fe8:	e019      	b.n	800401e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fee:	61bb      	str	r3, [r7, #24]
        break;
 8003ff0:	e015      	b.n	800401e <UART_SetConfig+0x29e>
 8003ff2:	bf00      	nop
 8003ff4:	efff69f3 	.word	0xefff69f3
 8003ff8:	40013800 	.word	0x40013800
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40004400 	.word	0x40004400
 8004004:	40004800 	.word	0x40004800
 8004008:	40004c00 	.word	0x40004c00
 800400c:	40005000 	.word	0x40005000
 8004010:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	77bb      	strb	r3, [r7, #30]
        break;
 800401c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d073      	beq.n	800410c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	005a      	lsls	r2, r3, #1
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	085b      	lsrs	r3, r3, #1
 800402e:	441a      	add	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	fbb2 f3f3 	udiv	r3, r2, r3
 8004038:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	2b0f      	cmp	r3, #15
 800403e:	d916      	bls.n	800406e <UART_SetConfig+0x2ee>
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004046:	d212      	bcs.n	800406e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f023 030f 	bic.w	r3, r3, #15
 8004050:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	085b      	lsrs	r3, r3, #1
 8004056:	b29b      	uxth	r3, r3
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	b29a      	uxth	r2, r3
 800405e:	89fb      	ldrh	r3, [r7, #14]
 8004060:	4313      	orrs	r3, r2
 8004062:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	89fa      	ldrh	r2, [r7, #14]
 800406a:	60da      	str	r2, [r3, #12]
 800406c:	e04e      	b.n	800410c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	77bb      	strb	r3, [r7, #30]
 8004072:	e04b      	b.n	800410c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004074:	7ffb      	ldrb	r3, [r7, #31]
 8004076:	2b08      	cmp	r3, #8
 8004078:	d827      	bhi.n	80040ca <UART_SetConfig+0x34a>
 800407a:	a201      	add	r2, pc, #4	@ (adr r2, 8004080 <UART_SetConfig+0x300>)
 800407c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004080:	080040a5 	.word	0x080040a5
 8004084:	080040ad 	.word	0x080040ad
 8004088:	080040b5 	.word	0x080040b5
 800408c:	080040cb 	.word	0x080040cb
 8004090:	080040bb 	.word	0x080040bb
 8004094:	080040cb 	.word	0x080040cb
 8004098:	080040cb 	.word	0x080040cb
 800409c:	080040cb 	.word	0x080040cb
 80040a0:	080040c3 	.word	0x080040c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040a4:	f7fe ff02 	bl	8002eac <HAL_RCC_GetPCLK1Freq>
 80040a8:	61b8      	str	r0, [r7, #24]
        break;
 80040aa:	e013      	b.n	80040d4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040ac:	f7fe ff20 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 80040b0:	61b8      	str	r0, [r7, #24]
        break;
 80040b2:	e00f      	b.n	80040d4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004124 <UART_SetConfig+0x3a4>)
 80040b6:	61bb      	str	r3, [r7, #24]
        break;
 80040b8:	e00c      	b.n	80040d4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ba:	f7fe fe97 	bl	8002dec <HAL_RCC_GetSysClockFreq>
 80040be:	61b8      	str	r0, [r7, #24]
        break;
 80040c0:	e008      	b.n	80040d4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040c6:	61bb      	str	r3, [r7, #24]
        break;
 80040c8:	e004      	b.n	80040d4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	77bb      	strb	r3, [r7, #30]
        break;
 80040d2:	bf00      	nop
    }

    if (pclk != 0U)
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d018      	beq.n	800410c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	085a      	lsrs	r2, r3, #1
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	441a      	add	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	2b0f      	cmp	r3, #15
 80040f2:	d909      	bls.n	8004108 <UART_SetConfig+0x388>
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040fa:	d205      	bcs.n	8004108 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	b29a      	uxth	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	60da      	str	r2, [r3, #12]
 8004106:	e001      	b.n	800410c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004118:	7fbb      	ldrb	r3, [r7, #30]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3720      	adds	r7, #32
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	007a1200 	.word	0x007a1200

08004128 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004134:	f003 0308 	and.w	r3, r3, #8
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00a      	beq.n	8004152 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d00a      	beq.n	8004196 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	430a      	orrs	r2, r1
 8004194:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419a:	f003 0304 	and.w	r3, r3, #4
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00a      	beq.n	80041b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041bc:	f003 0310 	and.w	r3, r3, #16
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00a      	beq.n	80041da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	430a      	orrs	r2, r1
 80041d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	f003 0320 	and.w	r3, r3, #32
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00a      	beq.n	80041fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004204:	2b00      	cmp	r3, #0
 8004206:	d01a      	beq.n	800423e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004226:	d10a      	bne.n	800423e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00a      	beq.n	8004260 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	605a      	str	r2, [r3, #4]
  }
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b098      	sub	sp, #96	@ 0x60
 8004270:	af02      	add	r7, sp, #8
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800427c:	f7fd f820 	bl	80012c0 <HAL_GetTick>
 8004280:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0308 	and.w	r3, r3, #8
 800428c:	2b08      	cmp	r3, #8
 800428e:	d12e      	bne.n	80042ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004290:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004298:	2200      	movs	r2, #0
 800429a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f88c 	bl	80043bc <UART_WaitOnFlagUntilTimeout>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d021      	beq.n	80042ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042b2:	e853 3f00 	ldrex	r3, [r3]
 80042b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042be:	653b      	str	r3, [r7, #80]	@ 0x50
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80042ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042d0:	e841 2300 	strex	r3, r2, [r1]
 80042d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1e6      	bne.n	80042aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2220      	movs	r2, #32
 80042e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e062      	b.n	80043b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b04      	cmp	r3, #4
 80042fa:	d149      	bne.n	8004390 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004304:	2200      	movs	r2, #0
 8004306:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f856 	bl	80043bc <UART_WaitOnFlagUntilTimeout>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d03c      	beq.n	8004390 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431e:	e853 3f00 	ldrex	r3, [r3]
 8004322:	623b      	str	r3, [r7, #32]
   return(result);
 8004324:	6a3b      	ldr	r3, [r7, #32]
 8004326:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800432a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	461a      	mov	r2, r3
 8004332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004334:	633b      	str	r3, [r7, #48]	@ 0x30
 8004336:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004338:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800433a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800433c:	e841 2300 	strex	r3, r2, [r1]
 8004340:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1e6      	bne.n	8004316 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	3308      	adds	r3, #8
 800434e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	e853 3f00 	ldrex	r3, [r3]
 8004356:	60fb      	str	r3, [r7, #12]
   return(result);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f023 0301 	bic.w	r3, r3, #1
 800435e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	3308      	adds	r3, #8
 8004366:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004368:	61fa      	str	r2, [r7, #28]
 800436a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436c:	69b9      	ldr	r1, [r7, #24]
 800436e:	69fa      	ldr	r2, [r7, #28]
 8004370:	e841 2300 	strex	r3, r2, [r1]
 8004374:	617b      	str	r3, [r7, #20]
   return(result);
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e5      	bne.n	8004348 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e011      	b.n	80043b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2220      	movs	r2, #32
 8004394:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2220      	movs	r2, #32
 800439a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3758      	adds	r7, #88	@ 0x58
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	4613      	mov	r3, r2
 80043ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043cc:	e04f      	b.n	800446e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d4:	d04b      	beq.n	800446e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d6:	f7fc ff73 	bl	80012c0 <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d302      	bcc.n	80043ec <UART_WaitOnFlagUntilTimeout+0x30>
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e04e      	b.n	800448e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d037      	beq.n	800446e <UART_WaitOnFlagUntilTimeout+0xb2>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b80      	cmp	r3, #128	@ 0x80
 8004402:	d034      	beq.n	800446e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	2b40      	cmp	r3, #64	@ 0x40
 8004408:	d031      	beq.n	800446e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	69db      	ldr	r3, [r3, #28]
 8004410:	f003 0308 	and.w	r3, r3, #8
 8004414:	2b08      	cmp	r3, #8
 8004416:	d110      	bne.n	800443a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2208      	movs	r2, #8
 800441e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f838 	bl	8004496 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2208      	movs	r2, #8
 800442a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e029      	b.n	800448e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004444:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004448:	d111      	bne.n	800446e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 f81e 	bl	8004496 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2220      	movs	r2, #32
 800445e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e00f      	b.n	800448e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	69da      	ldr	r2, [r3, #28]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	4013      	ands	r3, r2
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	429a      	cmp	r2, r3
 800447c:	bf0c      	ite	eq
 800447e:	2301      	moveq	r3, #1
 8004480:	2300      	movne	r3, #0
 8004482:	b2db      	uxtb	r3, r3
 8004484:	461a      	mov	r2, r3
 8004486:	79fb      	ldrb	r3, [r7, #7]
 8004488:	429a      	cmp	r2, r3
 800448a:	d0a0      	beq.n	80043ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004496:	b480      	push	{r7}
 8004498:	b095      	sub	sp, #84	@ 0x54
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044a6:	e853 3f00 	ldrex	r3, [r3]
 80044aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	461a      	mov	r2, r3
 80044ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80044be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044c4:	e841 2300 	strex	r3, r2, [r1]
 80044c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1e6      	bne.n	800449e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	3308      	adds	r3, #8
 80044d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	e853 3f00 	ldrex	r3, [r3]
 80044de:	61fb      	str	r3, [r7, #28]
   return(result);
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f023 0301 	bic.w	r3, r3, #1
 80044e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	3308      	adds	r3, #8
 80044ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044f8:	e841 2300 	strex	r3, r2, [r1]
 80044fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004500:	2b00      	cmp	r3, #0
 8004502:	d1e5      	bne.n	80044d0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004508:	2b01      	cmp	r3, #1
 800450a:	d118      	bne.n	800453e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	60bb      	str	r3, [r7, #8]
   return(result);
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f023 0310 	bic.w	r3, r3, #16
 8004520:	647b      	str	r3, [r7, #68]	@ 0x44
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	461a      	mov	r2, r3
 8004528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800452a:	61bb      	str	r3, [r7, #24]
 800452c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452e:	6979      	ldr	r1, [r7, #20]
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	e841 2300 	strex	r3, r2, [r1]
 8004536:	613b      	str	r3, [r7, #16]
   return(result);
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1e6      	bne.n	800450c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2220      	movs	r2, #32
 8004542:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004552:	bf00      	nop
 8004554:	3754      	adds	r7, #84	@ 0x54
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
	...

08004560 <siprintf>:
 8004560:	b40e      	push	{r1, r2, r3}
 8004562:	b510      	push	{r4, lr}
 8004564:	b09d      	sub	sp, #116	@ 0x74
 8004566:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004568:	9002      	str	r0, [sp, #8]
 800456a:	9006      	str	r0, [sp, #24]
 800456c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004570:	480a      	ldr	r0, [pc, #40]	@ (800459c <siprintf+0x3c>)
 8004572:	9107      	str	r1, [sp, #28]
 8004574:	9104      	str	r1, [sp, #16]
 8004576:	490a      	ldr	r1, [pc, #40]	@ (80045a0 <siprintf+0x40>)
 8004578:	f853 2b04 	ldr.w	r2, [r3], #4
 800457c:	9105      	str	r1, [sp, #20]
 800457e:	2400      	movs	r4, #0
 8004580:	a902      	add	r1, sp, #8
 8004582:	6800      	ldr	r0, [r0, #0]
 8004584:	9301      	str	r3, [sp, #4]
 8004586:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004588:	f000 f994 	bl	80048b4 <_svfiprintf_r>
 800458c:	9b02      	ldr	r3, [sp, #8]
 800458e:	701c      	strb	r4, [r3, #0]
 8004590:	b01d      	add	sp, #116	@ 0x74
 8004592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004596:	b003      	add	sp, #12
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000014 	.word	0x20000014
 80045a0:	ffff0208 	.word	0xffff0208

080045a4 <memset>:
 80045a4:	4402      	add	r2, r0
 80045a6:	4603      	mov	r3, r0
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d100      	bne.n	80045ae <memset+0xa>
 80045ac:	4770      	bx	lr
 80045ae:	f803 1b01 	strb.w	r1, [r3], #1
 80045b2:	e7f9      	b.n	80045a8 <memset+0x4>

080045b4 <__errno>:
 80045b4:	4b01      	ldr	r3, [pc, #4]	@ (80045bc <__errno+0x8>)
 80045b6:	6818      	ldr	r0, [r3, #0]
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	20000014 	.word	0x20000014

080045c0 <__libc_init_array>:
 80045c0:	b570      	push	{r4, r5, r6, lr}
 80045c2:	4d0d      	ldr	r5, [pc, #52]	@ (80045f8 <__libc_init_array+0x38>)
 80045c4:	4c0d      	ldr	r4, [pc, #52]	@ (80045fc <__libc_init_array+0x3c>)
 80045c6:	1b64      	subs	r4, r4, r5
 80045c8:	10a4      	asrs	r4, r4, #2
 80045ca:	2600      	movs	r6, #0
 80045cc:	42a6      	cmp	r6, r4
 80045ce:	d109      	bne.n	80045e4 <__libc_init_array+0x24>
 80045d0:	4d0b      	ldr	r5, [pc, #44]	@ (8004600 <__libc_init_array+0x40>)
 80045d2:	4c0c      	ldr	r4, [pc, #48]	@ (8004604 <__libc_init_array+0x44>)
 80045d4:	f000 fc64 	bl	8004ea0 <_init>
 80045d8:	1b64      	subs	r4, r4, r5
 80045da:	10a4      	asrs	r4, r4, #2
 80045dc:	2600      	movs	r6, #0
 80045de:	42a6      	cmp	r6, r4
 80045e0:	d105      	bne.n	80045ee <__libc_init_array+0x2e>
 80045e2:	bd70      	pop	{r4, r5, r6, pc}
 80045e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e8:	4798      	blx	r3
 80045ea:	3601      	adds	r6, #1
 80045ec:	e7ee      	b.n	80045cc <__libc_init_array+0xc>
 80045ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80045f2:	4798      	blx	r3
 80045f4:	3601      	adds	r6, #1
 80045f6:	e7f2      	b.n	80045de <__libc_init_array+0x1e>
 80045f8:	08004fd0 	.word	0x08004fd0
 80045fc:	08004fd0 	.word	0x08004fd0
 8004600:	08004fd0 	.word	0x08004fd0
 8004604:	08004fd4 	.word	0x08004fd4

08004608 <__retarget_lock_acquire_recursive>:
 8004608:	4770      	bx	lr

0800460a <__retarget_lock_release_recursive>:
 800460a:	4770      	bx	lr

0800460c <_free_r>:
 800460c:	b538      	push	{r3, r4, r5, lr}
 800460e:	4605      	mov	r5, r0
 8004610:	2900      	cmp	r1, #0
 8004612:	d041      	beq.n	8004698 <_free_r+0x8c>
 8004614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004618:	1f0c      	subs	r4, r1, #4
 800461a:	2b00      	cmp	r3, #0
 800461c:	bfb8      	it	lt
 800461e:	18e4      	addlt	r4, r4, r3
 8004620:	f000 f8e0 	bl	80047e4 <__malloc_lock>
 8004624:	4a1d      	ldr	r2, [pc, #116]	@ (800469c <_free_r+0x90>)
 8004626:	6813      	ldr	r3, [r2, #0]
 8004628:	b933      	cbnz	r3, 8004638 <_free_r+0x2c>
 800462a:	6063      	str	r3, [r4, #4]
 800462c:	6014      	str	r4, [r2, #0]
 800462e:	4628      	mov	r0, r5
 8004630:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004634:	f000 b8dc 	b.w	80047f0 <__malloc_unlock>
 8004638:	42a3      	cmp	r3, r4
 800463a:	d908      	bls.n	800464e <_free_r+0x42>
 800463c:	6820      	ldr	r0, [r4, #0]
 800463e:	1821      	adds	r1, r4, r0
 8004640:	428b      	cmp	r3, r1
 8004642:	bf01      	itttt	eq
 8004644:	6819      	ldreq	r1, [r3, #0]
 8004646:	685b      	ldreq	r3, [r3, #4]
 8004648:	1809      	addeq	r1, r1, r0
 800464a:	6021      	streq	r1, [r4, #0]
 800464c:	e7ed      	b.n	800462a <_free_r+0x1e>
 800464e:	461a      	mov	r2, r3
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	b10b      	cbz	r3, 8004658 <_free_r+0x4c>
 8004654:	42a3      	cmp	r3, r4
 8004656:	d9fa      	bls.n	800464e <_free_r+0x42>
 8004658:	6811      	ldr	r1, [r2, #0]
 800465a:	1850      	adds	r0, r2, r1
 800465c:	42a0      	cmp	r0, r4
 800465e:	d10b      	bne.n	8004678 <_free_r+0x6c>
 8004660:	6820      	ldr	r0, [r4, #0]
 8004662:	4401      	add	r1, r0
 8004664:	1850      	adds	r0, r2, r1
 8004666:	4283      	cmp	r3, r0
 8004668:	6011      	str	r1, [r2, #0]
 800466a:	d1e0      	bne.n	800462e <_free_r+0x22>
 800466c:	6818      	ldr	r0, [r3, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	6053      	str	r3, [r2, #4]
 8004672:	4408      	add	r0, r1
 8004674:	6010      	str	r0, [r2, #0]
 8004676:	e7da      	b.n	800462e <_free_r+0x22>
 8004678:	d902      	bls.n	8004680 <_free_r+0x74>
 800467a:	230c      	movs	r3, #12
 800467c:	602b      	str	r3, [r5, #0]
 800467e:	e7d6      	b.n	800462e <_free_r+0x22>
 8004680:	6820      	ldr	r0, [r4, #0]
 8004682:	1821      	adds	r1, r4, r0
 8004684:	428b      	cmp	r3, r1
 8004686:	bf04      	itt	eq
 8004688:	6819      	ldreq	r1, [r3, #0]
 800468a:	685b      	ldreq	r3, [r3, #4]
 800468c:	6063      	str	r3, [r4, #4]
 800468e:	bf04      	itt	eq
 8004690:	1809      	addeq	r1, r1, r0
 8004692:	6021      	streq	r1, [r4, #0]
 8004694:	6054      	str	r4, [r2, #4]
 8004696:	e7ca      	b.n	800462e <_free_r+0x22>
 8004698:	bd38      	pop	{r3, r4, r5, pc}
 800469a:	bf00      	nop
 800469c:	2000033c 	.word	0x2000033c

080046a0 <sbrk_aligned>:
 80046a0:	b570      	push	{r4, r5, r6, lr}
 80046a2:	4e0f      	ldr	r6, [pc, #60]	@ (80046e0 <sbrk_aligned+0x40>)
 80046a4:	460c      	mov	r4, r1
 80046a6:	6831      	ldr	r1, [r6, #0]
 80046a8:	4605      	mov	r5, r0
 80046aa:	b911      	cbnz	r1, 80046b2 <sbrk_aligned+0x12>
 80046ac:	f000 fba4 	bl	8004df8 <_sbrk_r>
 80046b0:	6030      	str	r0, [r6, #0]
 80046b2:	4621      	mov	r1, r4
 80046b4:	4628      	mov	r0, r5
 80046b6:	f000 fb9f 	bl	8004df8 <_sbrk_r>
 80046ba:	1c43      	adds	r3, r0, #1
 80046bc:	d103      	bne.n	80046c6 <sbrk_aligned+0x26>
 80046be:	f04f 34ff 	mov.w	r4, #4294967295
 80046c2:	4620      	mov	r0, r4
 80046c4:	bd70      	pop	{r4, r5, r6, pc}
 80046c6:	1cc4      	adds	r4, r0, #3
 80046c8:	f024 0403 	bic.w	r4, r4, #3
 80046cc:	42a0      	cmp	r0, r4
 80046ce:	d0f8      	beq.n	80046c2 <sbrk_aligned+0x22>
 80046d0:	1a21      	subs	r1, r4, r0
 80046d2:	4628      	mov	r0, r5
 80046d4:	f000 fb90 	bl	8004df8 <_sbrk_r>
 80046d8:	3001      	adds	r0, #1
 80046da:	d1f2      	bne.n	80046c2 <sbrk_aligned+0x22>
 80046dc:	e7ef      	b.n	80046be <sbrk_aligned+0x1e>
 80046de:	bf00      	nop
 80046e0:	20000338 	.word	0x20000338

080046e4 <_malloc_r>:
 80046e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046e8:	1ccd      	adds	r5, r1, #3
 80046ea:	f025 0503 	bic.w	r5, r5, #3
 80046ee:	3508      	adds	r5, #8
 80046f0:	2d0c      	cmp	r5, #12
 80046f2:	bf38      	it	cc
 80046f4:	250c      	movcc	r5, #12
 80046f6:	2d00      	cmp	r5, #0
 80046f8:	4606      	mov	r6, r0
 80046fa:	db01      	blt.n	8004700 <_malloc_r+0x1c>
 80046fc:	42a9      	cmp	r1, r5
 80046fe:	d904      	bls.n	800470a <_malloc_r+0x26>
 8004700:	230c      	movs	r3, #12
 8004702:	6033      	str	r3, [r6, #0]
 8004704:	2000      	movs	r0, #0
 8004706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800470a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047e0 <_malloc_r+0xfc>
 800470e:	f000 f869 	bl	80047e4 <__malloc_lock>
 8004712:	f8d8 3000 	ldr.w	r3, [r8]
 8004716:	461c      	mov	r4, r3
 8004718:	bb44      	cbnz	r4, 800476c <_malloc_r+0x88>
 800471a:	4629      	mov	r1, r5
 800471c:	4630      	mov	r0, r6
 800471e:	f7ff ffbf 	bl	80046a0 <sbrk_aligned>
 8004722:	1c43      	adds	r3, r0, #1
 8004724:	4604      	mov	r4, r0
 8004726:	d158      	bne.n	80047da <_malloc_r+0xf6>
 8004728:	f8d8 4000 	ldr.w	r4, [r8]
 800472c:	4627      	mov	r7, r4
 800472e:	2f00      	cmp	r7, #0
 8004730:	d143      	bne.n	80047ba <_malloc_r+0xd6>
 8004732:	2c00      	cmp	r4, #0
 8004734:	d04b      	beq.n	80047ce <_malloc_r+0xea>
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	4639      	mov	r1, r7
 800473a:	4630      	mov	r0, r6
 800473c:	eb04 0903 	add.w	r9, r4, r3
 8004740:	f000 fb5a 	bl	8004df8 <_sbrk_r>
 8004744:	4581      	cmp	r9, r0
 8004746:	d142      	bne.n	80047ce <_malloc_r+0xea>
 8004748:	6821      	ldr	r1, [r4, #0]
 800474a:	1a6d      	subs	r5, r5, r1
 800474c:	4629      	mov	r1, r5
 800474e:	4630      	mov	r0, r6
 8004750:	f7ff ffa6 	bl	80046a0 <sbrk_aligned>
 8004754:	3001      	adds	r0, #1
 8004756:	d03a      	beq.n	80047ce <_malloc_r+0xea>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	442b      	add	r3, r5
 800475c:	6023      	str	r3, [r4, #0]
 800475e:	f8d8 3000 	ldr.w	r3, [r8]
 8004762:	685a      	ldr	r2, [r3, #4]
 8004764:	bb62      	cbnz	r2, 80047c0 <_malloc_r+0xdc>
 8004766:	f8c8 7000 	str.w	r7, [r8]
 800476a:	e00f      	b.n	800478c <_malloc_r+0xa8>
 800476c:	6822      	ldr	r2, [r4, #0]
 800476e:	1b52      	subs	r2, r2, r5
 8004770:	d420      	bmi.n	80047b4 <_malloc_r+0xd0>
 8004772:	2a0b      	cmp	r2, #11
 8004774:	d917      	bls.n	80047a6 <_malloc_r+0xc2>
 8004776:	1961      	adds	r1, r4, r5
 8004778:	42a3      	cmp	r3, r4
 800477a:	6025      	str	r5, [r4, #0]
 800477c:	bf18      	it	ne
 800477e:	6059      	strne	r1, [r3, #4]
 8004780:	6863      	ldr	r3, [r4, #4]
 8004782:	bf08      	it	eq
 8004784:	f8c8 1000 	streq.w	r1, [r8]
 8004788:	5162      	str	r2, [r4, r5]
 800478a:	604b      	str	r3, [r1, #4]
 800478c:	4630      	mov	r0, r6
 800478e:	f000 f82f 	bl	80047f0 <__malloc_unlock>
 8004792:	f104 000b 	add.w	r0, r4, #11
 8004796:	1d23      	adds	r3, r4, #4
 8004798:	f020 0007 	bic.w	r0, r0, #7
 800479c:	1ac2      	subs	r2, r0, r3
 800479e:	bf1c      	itt	ne
 80047a0:	1a1b      	subne	r3, r3, r0
 80047a2:	50a3      	strne	r3, [r4, r2]
 80047a4:	e7af      	b.n	8004706 <_malloc_r+0x22>
 80047a6:	6862      	ldr	r2, [r4, #4]
 80047a8:	42a3      	cmp	r3, r4
 80047aa:	bf0c      	ite	eq
 80047ac:	f8c8 2000 	streq.w	r2, [r8]
 80047b0:	605a      	strne	r2, [r3, #4]
 80047b2:	e7eb      	b.n	800478c <_malloc_r+0xa8>
 80047b4:	4623      	mov	r3, r4
 80047b6:	6864      	ldr	r4, [r4, #4]
 80047b8:	e7ae      	b.n	8004718 <_malloc_r+0x34>
 80047ba:	463c      	mov	r4, r7
 80047bc:	687f      	ldr	r7, [r7, #4]
 80047be:	e7b6      	b.n	800472e <_malloc_r+0x4a>
 80047c0:	461a      	mov	r2, r3
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	42a3      	cmp	r3, r4
 80047c6:	d1fb      	bne.n	80047c0 <_malloc_r+0xdc>
 80047c8:	2300      	movs	r3, #0
 80047ca:	6053      	str	r3, [r2, #4]
 80047cc:	e7de      	b.n	800478c <_malloc_r+0xa8>
 80047ce:	230c      	movs	r3, #12
 80047d0:	6033      	str	r3, [r6, #0]
 80047d2:	4630      	mov	r0, r6
 80047d4:	f000 f80c 	bl	80047f0 <__malloc_unlock>
 80047d8:	e794      	b.n	8004704 <_malloc_r+0x20>
 80047da:	6005      	str	r5, [r0, #0]
 80047dc:	e7d6      	b.n	800478c <_malloc_r+0xa8>
 80047de:	bf00      	nop
 80047e0:	2000033c 	.word	0x2000033c

080047e4 <__malloc_lock>:
 80047e4:	4801      	ldr	r0, [pc, #4]	@ (80047ec <__malloc_lock+0x8>)
 80047e6:	f7ff bf0f 	b.w	8004608 <__retarget_lock_acquire_recursive>
 80047ea:	bf00      	nop
 80047ec:	20000334 	.word	0x20000334

080047f0 <__malloc_unlock>:
 80047f0:	4801      	ldr	r0, [pc, #4]	@ (80047f8 <__malloc_unlock+0x8>)
 80047f2:	f7ff bf0a 	b.w	800460a <__retarget_lock_release_recursive>
 80047f6:	bf00      	nop
 80047f8:	20000334 	.word	0x20000334

080047fc <__ssputs_r>:
 80047fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004800:	688e      	ldr	r6, [r1, #8]
 8004802:	461f      	mov	r7, r3
 8004804:	42be      	cmp	r6, r7
 8004806:	680b      	ldr	r3, [r1, #0]
 8004808:	4682      	mov	sl, r0
 800480a:	460c      	mov	r4, r1
 800480c:	4690      	mov	r8, r2
 800480e:	d82d      	bhi.n	800486c <__ssputs_r+0x70>
 8004810:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004814:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004818:	d026      	beq.n	8004868 <__ssputs_r+0x6c>
 800481a:	6965      	ldr	r5, [r4, #20]
 800481c:	6909      	ldr	r1, [r1, #16]
 800481e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004822:	eba3 0901 	sub.w	r9, r3, r1
 8004826:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800482a:	1c7b      	adds	r3, r7, #1
 800482c:	444b      	add	r3, r9
 800482e:	106d      	asrs	r5, r5, #1
 8004830:	429d      	cmp	r5, r3
 8004832:	bf38      	it	cc
 8004834:	461d      	movcc	r5, r3
 8004836:	0553      	lsls	r3, r2, #21
 8004838:	d527      	bpl.n	800488a <__ssputs_r+0x8e>
 800483a:	4629      	mov	r1, r5
 800483c:	f7ff ff52 	bl	80046e4 <_malloc_r>
 8004840:	4606      	mov	r6, r0
 8004842:	b360      	cbz	r0, 800489e <__ssputs_r+0xa2>
 8004844:	6921      	ldr	r1, [r4, #16]
 8004846:	464a      	mov	r2, r9
 8004848:	f000 fae6 	bl	8004e18 <memcpy>
 800484c:	89a3      	ldrh	r3, [r4, #12]
 800484e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004856:	81a3      	strh	r3, [r4, #12]
 8004858:	6126      	str	r6, [r4, #16]
 800485a:	6165      	str	r5, [r4, #20]
 800485c:	444e      	add	r6, r9
 800485e:	eba5 0509 	sub.w	r5, r5, r9
 8004862:	6026      	str	r6, [r4, #0]
 8004864:	60a5      	str	r5, [r4, #8]
 8004866:	463e      	mov	r6, r7
 8004868:	42be      	cmp	r6, r7
 800486a:	d900      	bls.n	800486e <__ssputs_r+0x72>
 800486c:	463e      	mov	r6, r7
 800486e:	6820      	ldr	r0, [r4, #0]
 8004870:	4632      	mov	r2, r6
 8004872:	4641      	mov	r1, r8
 8004874:	f000 faa6 	bl	8004dc4 <memmove>
 8004878:	68a3      	ldr	r3, [r4, #8]
 800487a:	1b9b      	subs	r3, r3, r6
 800487c:	60a3      	str	r3, [r4, #8]
 800487e:	6823      	ldr	r3, [r4, #0]
 8004880:	4433      	add	r3, r6
 8004882:	6023      	str	r3, [r4, #0]
 8004884:	2000      	movs	r0, #0
 8004886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800488a:	462a      	mov	r2, r5
 800488c:	f000 fad2 	bl	8004e34 <_realloc_r>
 8004890:	4606      	mov	r6, r0
 8004892:	2800      	cmp	r0, #0
 8004894:	d1e0      	bne.n	8004858 <__ssputs_r+0x5c>
 8004896:	6921      	ldr	r1, [r4, #16]
 8004898:	4650      	mov	r0, sl
 800489a:	f7ff feb7 	bl	800460c <_free_r>
 800489e:	230c      	movs	r3, #12
 80048a0:	f8ca 3000 	str.w	r3, [sl]
 80048a4:	89a3      	ldrh	r3, [r4, #12]
 80048a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048aa:	81a3      	strh	r3, [r4, #12]
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295
 80048b0:	e7e9      	b.n	8004886 <__ssputs_r+0x8a>
	...

080048b4 <_svfiprintf_r>:
 80048b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b8:	4698      	mov	r8, r3
 80048ba:	898b      	ldrh	r3, [r1, #12]
 80048bc:	061b      	lsls	r3, r3, #24
 80048be:	b09d      	sub	sp, #116	@ 0x74
 80048c0:	4607      	mov	r7, r0
 80048c2:	460d      	mov	r5, r1
 80048c4:	4614      	mov	r4, r2
 80048c6:	d510      	bpl.n	80048ea <_svfiprintf_r+0x36>
 80048c8:	690b      	ldr	r3, [r1, #16]
 80048ca:	b973      	cbnz	r3, 80048ea <_svfiprintf_r+0x36>
 80048cc:	2140      	movs	r1, #64	@ 0x40
 80048ce:	f7ff ff09 	bl	80046e4 <_malloc_r>
 80048d2:	6028      	str	r0, [r5, #0]
 80048d4:	6128      	str	r0, [r5, #16]
 80048d6:	b930      	cbnz	r0, 80048e6 <_svfiprintf_r+0x32>
 80048d8:	230c      	movs	r3, #12
 80048da:	603b      	str	r3, [r7, #0]
 80048dc:	f04f 30ff 	mov.w	r0, #4294967295
 80048e0:	b01d      	add	sp, #116	@ 0x74
 80048e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e6:	2340      	movs	r3, #64	@ 0x40
 80048e8:	616b      	str	r3, [r5, #20]
 80048ea:	2300      	movs	r3, #0
 80048ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80048ee:	2320      	movs	r3, #32
 80048f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80048f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80048f8:	2330      	movs	r3, #48	@ 0x30
 80048fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004a98 <_svfiprintf_r+0x1e4>
 80048fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004902:	f04f 0901 	mov.w	r9, #1
 8004906:	4623      	mov	r3, r4
 8004908:	469a      	mov	sl, r3
 800490a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800490e:	b10a      	cbz	r2, 8004914 <_svfiprintf_r+0x60>
 8004910:	2a25      	cmp	r2, #37	@ 0x25
 8004912:	d1f9      	bne.n	8004908 <_svfiprintf_r+0x54>
 8004914:	ebba 0b04 	subs.w	fp, sl, r4
 8004918:	d00b      	beq.n	8004932 <_svfiprintf_r+0x7e>
 800491a:	465b      	mov	r3, fp
 800491c:	4622      	mov	r2, r4
 800491e:	4629      	mov	r1, r5
 8004920:	4638      	mov	r0, r7
 8004922:	f7ff ff6b 	bl	80047fc <__ssputs_r>
 8004926:	3001      	adds	r0, #1
 8004928:	f000 80a7 	beq.w	8004a7a <_svfiprintf_r+0x1c6>
 800492c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800492e:	445a      	add	r2, fp
 8004930:	9209      	str	r2, [sp, #36]	@ 0x24
 8004932:	f89a 3000 	ldrb.w	r3, [sl]
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 809f 	beq.w	8004a7a <_svfiprintf_r+0x1c6>
 800493c:	2300      	movs	r3, #0
 800493e:	f04f 32ff 	mov.w	r2, #4294967295
 8004942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004946:	f10a 0a01 	add.w	sl, sl, #1
 800494a:	9304      	str	r3, [sp, #16]
 800494c:	9307      	str	r3, [sp, #28]
 800494e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004952:	931a      	str	r3, [sp, #104]	@ 0x68
 8004954:	4654      	mov	r4, sl
 8004956:	2205      	movs	r2, #5
 8004958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800495c:	484e      	ldr	r0, [pc, #312]	@ (8004a98 <_svfiprintf_r+0x1e4>)
 800495e:	f7fb fc47 	bl	80001f0 <memchr>
 8004962:	9a04      	ldr	r2, [sp, #16]
 8004964:	b9d8      	cbnz	r0, 800499e <_svfiprintf_r+0xea>
 8004966:	06d0      	lsls	r0, r2, #27
 8004968:	bf44      	itt	mi
 800496a:	2320      	movmi	r3, #32
 800496c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004970:	0711      	lsls	r1, r2, #28
 8004972:	bf44      	itt	mi
 8004974:	232b      	movmi	r3, #43	@ 0x2b
 8004976:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800497a:	f89a 3000 	ldrb.w	r3, [sl]
 800497e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004980:	d015      	beq.n	80049ae <_svfiprintf_r+0xfa>
 8004982:	9a07      	ldr	r2, [sp, #28]
 8004984:	4654      	mov	r4, sl
 8004986:	2000      	movs	r0, #0
 8004988:	f04f 0c0a 	mov.w	ip, #10
 800498c:	4621      	mov	r1, r4
 800498e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004992:	3b30      	subs	r3, #48	@ 0x30
 8004994:	2b09      	cmp	r3, #9
 8004996:	d94b      	bls.n	8004a30 <_svfiprintf_r+0x17c>
 8004998:	b1b0      	cbz	r0, 80049c8 <_svfiprintf_r+0x114>
 800499a:	9207      	str	r2, [sp, #28]
 800499c:	e014      	b.n	80049c8 <_svfiprintf_r+0x114>
 800499e:	eba0 0308 	sub.w	r3, r0, r8
 80049a2:	fa09 f303 	lsl.w	r3, r9, r3
 80049a6:	4313      	orrs	r3, r2
 80049a8:	9304      	str	r3, [sp, #16]
 80049aa:	46a2      	mov	sl, r4
 80049ac:	e7d2      	b.n	8004954 <_svfiprintf_r+0xa0>
 80049ae:	9b03      	ldr	r3, [sp, #12]
 80049b0:	1d19      	adds	r1, r3, #4
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	9103      	str	r1, [sp, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	bfbb      	ittet	lt
 80049ba:	425b      	neglt	r3, r3
 80049bc:	f042 0202 	orrlt.w	r2, r2, #2
 80049c0:	9307      	strge	r3, [sp, #28]
 80049c2:	9307      	strlt	r3, [sp, #28]
 80049c4:	bfb8      	it	lt
 80049c6:	9204      	strlt	r2, [sp, #16]
 80049c8:	7823      	ldrb	r3, [r4, #0]
 80049ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80049cc:	d10a      	bne.n	80049e4 <_svfiprintf_r+0x130>
 80049ce:	7863      	ldrb	r3, [r4, #1]
 80049d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80049d2:	d132      	bne.n	8004a3a <_svfiprintf_r+0x186>
 80049d4:	9b03      	ldr	r3, [sp, #12]
 80049d6:	1d1a      	adds	r2, r3, #4
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	9203      	str	r2, [sp, #12]
 80049dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80049e0:	3402      	adds	r4, #2
 80049e2:	9305      	str	r3, [sp, #20]
 80049e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004aa8 <_svfiprintf_r+0x1f4>
 80049e8:	7821      	ldrb	r1, [r4, #0]
 80049ea:	2203      	movs	r2, #3
 80049ec:	4650      	mov	r0, sl
 80049ee:	f7fb fbff 	bl	80001f0 <memchr>
 80049f2:	b138      	cbz	r0, 8004a04 <_svfiprintf_r+0x150>
 80049f4:	9b04      	ldr	r3, [sp, #16]
 80049f6:	eba0 000a 	sub.w	r0, r0, sl
 80049fa:	2240      	movs	r2, #64	@ 0x40
 80049fc:	4082      	lsls	r2, r0
 80049fe:	4313      	orrs	r3, r2
 8004a00:	3401      	adds	r4, #1
 8004a02:	9304      	str	r3, [sp, #16]
 8004a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a08:	4824      	ldr	r0, [pc, #144]	@ (8004a9c <_svfiprintf_r+0x1e8>)
 8004a0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a0e:	2206      	movs	r2, #6
 8004a10:	f7fb fbee 	bl	80001f0 <memchr>
 8004a14:	2800      	cmp	r0, #0
 8004a16:	d036      	beq.n	8004a86 <_svfiprintf_r+0x1d2>
 8004a18:	4b21      	ldr	r3, [pc, #132]	@ (8004aa0 <_svfiprintf_r+0x1ec>)
 8004a1a:	bb1b      	cbnz	r3, 8004a64 <_svfiprintf_r+0x1b0>
 8004a1c:	9b03      	ldr	r3, [sp, #12]
 8004a1e:	3307      	adds	r3, #7
 8004a20:	f023 0307 	bic.w	r3, r3, #7
 8004a24:	3308      	adds	r3, #8
 8004a26:	9303      	str	r3, [sp, #12]
 8004a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a2a:	4433      	add	r3, r6
 8004a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a2e:	e76a      	b.n	8004906 <_svfiprintf_r+0x52>
 8004a30:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a34:	460c      	mov	r4, r1
 8004a36:	2001      	movs	r0, #1
 8004a38:	e7a8      	b.n	800498c <_svfiprintf_r+0xd8>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	3401      	adds	r4, #1
 8004a3e:	9305      	str	r3, [sp, #20]
 8004a40:	4619      	mov	r1, r3
 8004a42:	f04f 0c0a 	mov.w	ip, #10
 8004a46:	4620      	mov	r0, r4
 8004a48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a4c:	3a30      	subs	r2, #48	@ 0x30
 8004a4e:	2a09      	cmp	r2, #9
 8004a50:	d903      	bls.n	8004a5a <_svfiprintf_r+0x1a6>
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0c6      	beq.n	80049e4 <_svfiprintf_r+0x130>
 8004a56:	9105      	str	r1, [sp, #20]
 8004a58:	e7c4      	b.n	80049e4 <_svfiprintf_r+0x130>
 8004a5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a5e:	4604      	mov	r4, r0
 8004a60:	2301      	movs	r3, #1
 8004a62:	e7f0      	b.n	8004a46 <_svfiprintf_r+0x192>
 8004a64:	ab03      	add	r3, sp, #12
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	462a      	mov	r2, r5
 8004a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa4 <_svfiprintf_r+0x1f0>)
 8004a6c:	a904      	add	r1, sp, #16
 8004a6e:	4638      	mov	r0, r7
 8004a70:	f3af 8000 	nop.w
 8004a74:	1c42      	adds	r2, r0, #1
 8004a76:	4606      	mov	r6, r0
 8004a78:	d1d6      	bne.n	8004a28 <_svfiprintf_r+0x174>
 8004a7a:	89ab      	ldrh	r3, [r5, #12]
 8004a7c:	065b      	lsls	r3, r3, #25
 8004a7e:	f53f af2d 	bmi.w	80048dc <_svfiprintf_r+0x28>
 8004a82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a84:	e72c      	b.n	80048e0 <_svfiprintf_r+0x2c>
 8004a86:	ab03      	add	r3, sp, #12
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	462a      	mov	r2, r5
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <_svfiprintf_r+0x1f0>)
 8004a8e:	a904      	add	r1, sp, #16
 8004a90:	4638      	mov	r0, r7
 8004a92:	f000 f879 	bl	8004b88 <_printf_i>
 8004a96:	e7ed      	b.n	8004a74 <_svfiprintf_r+0x1c0>
 8004a98:	08004f94 	.word	0x08004f94
 8004a9c:	08004f9e 	.word	0x08004f9e
 8004aa0:	00000000 	.word	0x00000000
 8004aa4:	080047fd 	.word	0x080047fd
 8004aa8:	08004f9a 	.word	0x08004f9a

08004aac <_printf_common>:
 8004aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab0:	4616      	mov	r6, r2
 8004ab2:	4698      	mov	r8, r3
 8004ab4:	688a      	ldr	r2, [r1, #8]
 8004ab6:	690b      	ldr	r3, [r1, #16]
 8004ab8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004abc:	4293      	cmp	r3, r2
 8004abe:	bfb8      	it	lt
 8004ac0:	4613      	movlt	r3, r2
 8004ac2:	6033      	str	r3, [r6, #0]
 8004ac4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ac8:	4607      	mov	r7, r0
 8004aca:	460c      	mov	r4, r1
 8004acc:	b10a      	cbz	r2, 8004ad2 <_printf_common+0x26>
 8004ace:	3301      	adds	r3, #1
 8004ad0:	6033      	str	r3, [r6, #0]
 8004ad2:	6823      	ldr	r3, [r4, #0]
 8004ad4:	0699      	lsls	r1, r3, #26
 8004ad6:	bf42      	ittt	mi
 8004ad8:	6833      	ldrmi	r3, [r6, #0]
 8004ada:	3302      	addmi	r3, #2
 8004adc:	6033      	strmi	r3, [r6, #0]
 8004ade:	6825      	ldr	r5, [r4, #0]
 8004ae0:	f015 0506 	ands.w	r5, r5, #6
 8004ae4:	d106      	bne.n	8004af4 <_printf_common+0x48>
 8004ae6:	f104 0a19 	add.w	sl, r4, #25
 8004aea:	68e3      	ldr	r3, [r4, #12]
 8004aec:	6832      	ldr	r2, [r6, #0]
 8004aee:	1a9b      	subs	r3, r3, r2
 8004af0:	42ab      	cmp	r3, r5
 8004af2:	dc26      	bgt.n	8004b42 <_printf_common+0x96>
 8004af4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004af8:	6822      	ldr	r2, [r4, #0]
 8004afa:	3b00      	subs	r3, #0
 8004afc:	bf18      	it	ne
 8004afe:	2301      	movne	r3, #1
 8004b00:	0692      	lsls	r2, r2, #26
 8004b02:	d42b      	bmi.n	8004b5c <_printf_common+0xb0>
 8004b04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b08:	4641      	mov	r1, r8
 8004b0a:	4638      	mov	r0, r7
 8004b0c:	47c8      	blx	r9
 8004b0e:	3001      	adds	r0, #1
 8004b10:	d01e      	beq.n	8004b50 <_printf_common+0xa4>
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	6922      	ldr	r2, [r4, #16]
 8004b16:	f003 0306 	and.w	r3, r3, #6
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	bf02      	ittt	eq
 8004b1e:	68e5      	ldreq	r5, [r4, #12]
 8004b20:	6833      	ldreq	r3, [r6, #0]
 8004b22:	1aed      	subeq	r5, r5, r3
 8004b24:	68a3      	ldr	r3, [r4, #8]
 8004b26:	bf0c      	ite	eq
 8004b28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b2c:	2500      	movne	r5, #0
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	bfc4      	itt	gt
 8004b32:	1a9b      	subgt	r3, r3, r2
 8004b34:	18ed      	addgt	r5, r5, r3
 8004b36:	2600      	movs	r6, #0
 8004b38:	341a      	adds	r4, #26
 8004b3a:	42b5      	cmp	r5, r6
 8004b3c:	d11a      	bne.n	8004b74 <_printf_common+0xc8>
 8004b3e:	2000      	movs	r0, #0
 8004b40:	e008      	b.n	8004b54 <_printf_common+0xa8>
 8004b42:	2301      	movs	r3, #1
 8004b44:	4652      	mov	r2, sl
 8004b46:	4641      	mov	r1, r8
 8004b48:	4638      	mov	r0, r7
 8004b4a:	47c8      	blx	r9
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	d103      	bne.n	8004b58 <_printf_common+0xac>
 8004b50:	f04f 30ff 	mov.w	r0, #4294967295
 8004b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b58:	3501      	adds	r5, #1
 8004b5a:	e7c6      	b.n	8004aea <_printf_common+0x3e>
 8004b5c:	18e1      	adds	r1, r4, r3
 8004b5e:	1c5a      	adds	r2, r3, #1
 8004b60:	2030      	movs	r0, #48	@ 0x30
 8004b62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b66:	4422      	add	r2, r4
 8004b68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b70:	3302      	adds	r3, #2
 8004b72:	e7c7      	b.n	8004b04 <_printf_common+0x58>
 8004b74:	2301      	movs	r3, #1
 8004b76:	4622      	mov	r2, r4
 8004b78:	4641      	mov	r1, r8
 8004b7a:	4638      	mov	r0, r7
 8004b7c:	47c8      	blx	r9
 8004b7e:	3001      	adds	r0, #1
 8004b80:	d0e6      	beq.n	8004b50 <_printf_common+0xa4>
 8004b82:	3601      	adds	r6, #1
 8004b84:	e7d9      	b.n	8004b3a <_printf_common+0x8e>
	...

08004b88 <_printf_i>:
 8004b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b8c:	7e0f      	ldrb	r7, [r1, #24]
 8004b8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b90:	2f78      	cmp	r7, #120	@ 0x78
 8004b92:	4691      	mov	r9, r2
 8004b94:	4680      	mov	r8, r0
 8004b96:	460c      	mov	r4, r1
 8004b98:	469a      	mov	sl, r3
 8004b9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b9e:	d807      	bhi.n	8004bb0 <_printf_i+0x28>
 8004ba0:	2f62      	cmp	r7, #98	@ 0x62
 8004ba2:	d80a      	bhi.n	8004bba <_printf_i+0x32>
 8004ba4:	2f00      	cmp	r7, #0
 8004ba6:	f000 80d1 	beq.w	8004d4c <_printf_i+0x1c4>
 8004baa:	2f58      	cmp	r7, #88	@ 0x58
 8004bac:	f000 80b8 	beq.w	8004d20 <_printf_i+0x198>
 8004bb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004bb8:	e03a      	b.n	8004c30 <_printf_i+0xa8>
 8004bba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004bbe:	2b15      	cmp	r3, #21
 8004bc0:	d8f6      	bhi.n	8004bb0 <_printf_i+0x28>
 8004bc2:	a101      	add	r1, pc, #4	@ (adr r1, 8004bc8 <_printf_i+0x40>)
 8004bc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bc8:	08004c21 	.word	0x08004c21
 8004bcc:	08004c35 	.word	0x08004c35
 8004bd0:	08004bb1 	.word	0x08004bb1
 8004bd4:	08004bb1 	.word	0x08004bb1
 8004bd8:	08004bb1 	.word	0x08004bb1
 8004bdc:	08004bb1 	.word	0x08004bb1
 8004be0:	08004c35 	.word	0x08004c35
 8004be4:	08004bb1 	.word	0x08004bb1
 8004be8:	08004bb1 	.word	0x08004bb1
 8004bec:	08004bb1 	.word	0x08004bb1
 8004bf0:	08004bb1 	.word	0x08004bb1
 8004bf4:	08004d33 	.word	0x08004d33
 8004bf8:	08004c5f 	.word	0x08004c5f
 8004bfc:	08004ced 	.word	0x08004ced
 8004c00:	08004bb1 	.word	0x08004bb1
 8004c04:	08004bb1 	.word	0x08004bb1
 8004c08:	08004d55 	.word	0x08004d55
 8004c0c:	08004bb1 	.word	0x08004bb1
 8004c10:	08004c5f 	.word	0x08004c5f
 8004c14:	08004bb1 	.word	0x08004bb1
 8004c18:	08004bb1 	.word	0x08004bb1
 8004c1c:	08004cf5 	.word	0x08004cf5
 8004c20:	6833      	ldr	r3, [r6, #0]
 8004c22:	1d1a      	adds	r2, r3, #4
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6032      	str	r2, [r6, #0]
 8004c28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c30:	2301      	movs	r3, #1
 8004c32:	e09c      	b.n	8004d6e <_printf_i+0x1e6>
 8004c34:	6833      	ldr	r3, [r6, #0]
 8004c36:	6820      	ldr	r0, [r4, #0]
 8004c38:	1d19      	adds	r1, r3, #4
 8004c3a:	6031      	str	r1, [r6, #0]
 8004c3c:	0606      	lsls	r6, r0, #24
 8004c3e:	d501      	bpl.n	8004c44 <_printf_i+0xbc>
 8004c40:	681d      	ldr	r5, [r3, #0]
 8004c42:	e003      	b.n	8004c4c <_printf_i+0xc4>
 8004c44:	0645      	lsls	r5, r0, #25
 8004c46:	d5fb      	bpl.n	8004c40 <_printf_i+0xb8>
 8004c48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c4c:	2d00      	cmp	r5, #0
 8004c4e:	da03      	bge.n	8004c58 <_printf_i+0xd0>
 8004c50:	232d      	movs	r3, #45	@ 0x2d
 8004c52:	426d      	negs	r5, r5
 8004c54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c58:	4858      	ldr	r0, [pc, #352]	@ (8004dbc <_printf_i+0x234>)
 8004c5a:	230a      	movs	r3, #10
 8004c5c:	e011      	b.n	8004c82 <_printf_i+0xfa>
 8004c5e:	6821      	ldr	r1, [r4, #0]
 8004c60:	6833      	ldr	r3, [r6, #0]
 8004c62:	0608      	lsls	r0, r1, #24
 8004c64:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c68:	d402      	bmi.n	8004c70 <_printf_i+0xe8>
 8004c6a:	0649      	lsls	r1, r1, #25
 8004c6c:	bf48      	it	mi
 8004c6e:	b2ad      	uxthmi	r5, r5
 8004c70:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c72:	4852      	ldr	r0, [pc, #328]	@ (8004dbc <_printf_i+0x234>)
 8004c74:	6033      	str	r3, [r6, #0]
 8004c76:	bf14      	ite	ne
 8004c78:	230a      	movne	r3, #10
 8004c7a:	2308      	moveq	r3, #8
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c82:	6866      	ldr	r6, [r4, #4]
 8004c84:	60a6      	str	r6, [r4, #8]
 8004c86:	2e00      	cmp	r6, #0
 8004c88:	db05      	blt.n	8004c96 <_printf_i+0x10e>
 8004c8a:	6821      	ldr	r1, [r4, #0]
 8004c8c:	432e      	orrs	r6, r5
 8004c8e:	f021 0104 	bic.w	r1, r1, #4
 8004c92:	6021      	str	r1, [r4, #0]
 8004c94:	d04b      	beq.n	8004d2e <_printf_i+0x1a6>
 8004c96:	4616      	mov	r6, r2
 8004c98:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c9c:	fb03 5711 	mls	r7, r3, r1, r5
 8004ca0:	5dc7      	ldrb	r7, [r0, r7]
 8004ca2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ca6:	462f      	mov	r7, r5
 8004ca8:	42bb      	cmp	r3, r7
 8004caa:	460d      	mov	r5, r1
 8004cac:	d9f4      	bls.n	8004c98 <_printf_i+0x110>
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d10b      	bne.n	8004cca <_printf_i+0x142>
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	07df      	lsls	r7, r3, #31
 8004cb6:	d508      	bpl.n	8004cca <_printf_i+0x142>
 8004cb8:	6923      	ldr	r3, [r4, #16]
 8004cba:	6861      	ldr	r1, [r4, #4]
 8004cbc:	4299      	cmp	r1, r3
 8004cbe:	bfde      	ittt	le
 8004cc0:	2330      	movle	r3, #48	@ 0x30
 8004cc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cca:	1b92      	subs	r2, r2, r6
 8004ccc:	6122      	str	r2, [r4, #16]
 8004cce:	f8cd a000 	str.w	sl, [sp]
 8004cd2:	464b      	mov	r3, r9
 8004cd4:	aa03      	add	r2, sp, #12
 8004cd6:	4621      	mov	r1, r4
 8004cd8:	4640      	mov	r0, r8
 8004cda:	f7ff fee7 	bl	8004aac <_printf_common>
 8004cde:	3001      	adds	r0, #1
 8004ce0:	d14a      	bne.n	8004d78 <_printf_i+0x1f0>
 8004ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce6:	b004      	add	sp, #16
 8004ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	f043 0320 	orr.w	r3, r3, #32
 8004cf2:	6023      	str	r3, [r4, #0]
 8004cf4:	4832      	ldr	r0, [pc, #200]	@ (8004dc0 <_printf_i+0x238>)
 8004cf6:	2778      	movs	r7, #120	@ 0x78
 8004cf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	6831      	ldr	r1, [r6, #0]
 8004d00:	061f      	lsls	r7, r3, #24
 8004d02:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d06:	d402      	bmi.n	8004d0e <_printf_i+0x186>
 8004d08:	065f      	lsls	r7, r3, #25
 8004d0a:	bf48      	it	mi
 8004d0c:	b2ad      	uxthmi	r5, r5
 8004d0e:	6031      	str	r1, [r6, #0]
 8004d10:	07d9      	lsls	r1, r3, #31
 8004d12:	bf44      	itt	mi
 8004d14:	f043 0320 	orrmi.w	r3, r3, #32
 8004d18:	6023      	strmi	r3, [r4, #0]
 8004d1a:	b11d      	cbz	r5, 8004d24 <_printf_i+0x19c>
 8004d1c:	2310      	movs	r3, #16
 8004d1e:	e7ad      	b.n	8004c7c <_printf_i+0xf4>
 8004d20:	4826      	ldr	r0, [pc, #152]	@ (8004dbc <_printf_i+0x234>)
 8004d22:	e7e9      	b.n	8004cf8 <_printf_i+0x170>
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	f023 0320 	bic.w	r3, r3, #32
 8004d2a:	6023      	str	r3, [r4, #0]
 8004d2c:	e7f6      	b.n	8004d1c <_printf_i+0x194>
 8004d2e:	4616      	mov	r6, r2
 8004d30:	e7bd      	b.n	8004cae <_printf_i+0x126>
 8004d32:	6833      	ldr	r3, [r6, #0]
 8004d34:	6825      	ldr	r5, [r4, #0]
 8004d36:	6961      	ldr	r1, [r4, #20]
 8004d38:	1d18      	adds	r0, r3, #4
 8004d3a:	6030      	str	r0, [r6, #0]
 8004d3c:	062e      	lsls	r6, r5, #24
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	d501      	bpl.n	8004d46 <_printf_i+0x1be>
 8004d42:	6019      	str	r1, [r3, #0]
 8004d44:	e002      	b.n	8004d4c <_printf_i+0x1c4>
 8004d46:	0668      	lsls	r0, r5, #25
 8004d48:	d5fb      	bpl.n	8004d42 <_printf_i+0x1ba>
 8004d4a:	8019      	strh	r1, [r3, #0]
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	6123      	str	r3, [r4, #16]
 8004d50:	4616      	mov	r6, r2
 8004d52:	e7bc      	b.n	8004cce <_printf_i+0x146>
 8004d54:	6833      	ldr	r3, [r6, #0]
 8004d56:	1d1a      	adds	r2, r3, #4
 8004d58:	6032      	str	r2, [r6, #0]
 8004d5a:	681e      	ldr	r6, [r3, #0]
 8004d5c:	6862      	ldr	r2, [r4, #4]
 8004d5e:	2100      	movs	r1, #0
 8004d60:	4630      	mov	r0, r6
 8004d62:	f7fb fa45 	bl	80001f0 <memchr>
 8004d66:	b108      	cbz	r0, 8004d6c <_printf_i+0x1e4>
 8004d68:	1b80      	subs	r0, r0, r6
 8004d6a:	6060      	str	r0, [r4, #4]
 8004d6c:	6863      	ldr	r3, [r4, #4]
 8004d6e:	6123      	str	r3, [r4, #16]
 8004d70:	2300      	movs	r3, #0
 8004d72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d76:	e7aa      	b.n	8004cce <_printf_i+0x146>
 8004d78:	6923      	ldr	r3, [r4, #16]
 8004d7a:	4632      	mov	r2, r6
 8004d7c:	4649      	mov	r1, r9
 8004d7e:	4640      	mov	r0, r8
 8004d80:	47d0      	blx	sl
 8004d82:	3001      	adds	r0, #1
 8004d84:	d0ad      	beq.n	8004ce2 <_printf_i+0x15a>
 8004d86:	6823      	ldr	r3, [r4, #0]
 8004d88:	079b      	lsls	r3, r3, #30
 8004d8a:	d413      	bmi.n	8004db4 <_printf_i+0x22c>
 8004d8c:	68e0      	ldr	r0, [r4, #12]
 8004d8e:	9b03      	ldr	r3, [sp, #12]
 8004d90:	4298      	cmp	r0, r3
 8004d92:	bfb8      	it	lt
 8004d94:	4618      	movlt	r0, r3
 8004d96:	e7a6      	b.n	8004ce6 <_printf_i+0x15e>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	4632      	mov	r2, r6
 8004d9c:	4649      	mov	r1, r9
 8004d9e:	4640      	mov	r0, r8
 8004da0:	47d0      	blx	sl
 8004da2:	3001      	adds	r0, #1
 8004da4:	d09d      	beq.n	8004ce2 <_printf_i+0x15a>
 8004da6:	3501      	adds	r5, #1
 8004da8:	68e3      	ldr	r3, [r4, #12]
 8004daa:	9903      	ldr	r1, [sp, #12]
 8004dac:	1a5b      	subs	r3, r3, r1
 8004dae:	42ab      	cmp	r3, r5
 8004db0:	dcf2      	bgt.n	8004d98 <_printf_i+0x210>
 8004db2:	e7eb      	b.n	8004d8c <_printf_i+0x204>
 8004db4:	2500      	movs	r5, #0
 8004db6:	f104 0619 	add.w	r6, r4, #25
 8004dba:	e7f5      	b.n	8004da8 <_printf_i+0x220>
 8004dbc:	08004fa5 	.word	0x08004fa5
 8004dc0:	08004fb6 	.word	0x08004fb6

08004dc4 <memmove>:
 8004dc4:	4288      	cmp	r0, r1
 8004dc6:	b510      	push	{r4, lr}
 8004dc8:	eb01 0402 	add.w	r4, r1, r2
 8004dcc:	d902      	bls.n	8004dd4 <memmove+0x10>
 8004dce:	4284      	cmp	r4, r0
 8004dd0:	4623      	mov	r3, r4
 8004dd2:	d807      	bhi.n	8004de4 <memmove+0x20>
 8004dd4:	1e43      	subs	r3, r0, #1
 8004dd6:	42a1      	cmp	r1, r4
 8004dd8:	d008      	beq.n	8004dec <memmove+0x28>
 8004dda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004dde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004de2:	e7f8      	b.n	8004dd6 <memmove+0x12>
 8004de4:	4402      	add	r2, r0
 8004de6:	4601      	mov	r1, r0
 8004de8:	428a      	cmp	r2, r1
 8004dea:	d100      	bne.n	8004dee <memmove+0x2a>
 8004dec:	bd10      	pop	{r4, pc}
 8004dee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004df2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004df6:	e7f7      	b.n	8004de8 <memmove+0x24>

08004df8 <_sbrk_r>:
 8004df8:	b538      	push	{r3, r4, r5, lr}
 8004dfa:	4d06      	ldr	r5, [pc, #24]	@ (8004e14 <_sbrk_r+0x1c>)
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	4604      	mov	r4, r0
 8004e00:	4608      	mov	r0, r1
 8004e02:	602b      	str	r3, [r5, #0]
 8004e04:	f7fc f990 	bl	8001128 <_sbrk>
 8004e08:	1c43      	adds	r3, r0, #1
 8004e0a:	d102      	bne.n	8004e12 <_sbrk_r+0x1a>
 8004e0c:	682b      	ldr	r3, [r5, #0]
 8004e0e:	b103      	cbz	r3, 8004e12 <_sbrk_r+0x1a>
 8004e10:	6023      	str	r3, [r4, #0]
 8004e12:	bd38      	pop	{r3, r4, r5, pc}
 8004e14:	20000330 	.word	0x20000330

08004e18 <memcpy>:
 8004e18:	440a      	add	r2, r1
 8004e1a:	4291      	cmp	r1, r2
 8004e1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e20:	d100      	bne.n	8004e24 <memcpy+0xc>
 8004e22:	4770      	bx	lr
 8004e24:	b510      	push	{r4, lr}
 8004e26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e2e:	4291      	cmp	r1, r2
 8004e30:	d1f9      	bne.n	8004e26 <memcpy+0xe>
 8004e32:	bd10      	pop	{r4, pc}

08004e34 <_realloc_r>:
 8004e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e38:	4607      	mov	r7, r0
 8004e3a:	4614      	mov	r4, r2
 8004e3c:	460d      	mov	r5, r1
 8004e3e:	b921      	cbnz	r1, 8004e4a <_realloc_r+0x16>
 8004e40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e44:	4611      	mov	r1, r2
 8004e46:	f7ff bc4d 	b.w	80046e4 <_malloc_r>
 8004e4a:	b92a      	cbnz	r2, 8004e58 <_realloc_r+0x24>
 8004e4c:	f7ff fbde 	bl	800460c <_free_r>
 8004e50:	4625      	mov	r5, r4
 8004e52:	4628      	mov	r0, r5
 8004e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e58:	f000 f81a 	bl	8004e90 <_malloc_usable_size_r>
 8004e5c:	4284      	cmp	r4, r0
 8004e5e:	4606      	mov	r6, r0
 8004e60:	d802      	bhi.n	8004e68 <_realloc_r+0x34>
 8004e62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e66:	d8f4      	bhi.n	8004e52 <_realloc_r+0x1e>
 8004e68:	4621      	mov	r1, r4
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	f7ff fc3a 	bl	80046e4 <_malloc_r>
 8004e70:	4680      	mov	r8, r0
 8004e72:	b908      	cbnz	r0, 8004e78 <_realloc_r+0x44>
 8004e74:	4645      	mov	r5, r8
 8004e76:	e7ec      	b.n	8004e52 <_realloc_r+0x1e>
 8004e78:	42b4      	cmp	r4, r6
 8004e7a:	4622      	mov	r2, r4
 8004e7c:	4629      	mov	r1, r5
 8004e7e:	bf28      	it	cs
 8004e80:	4632      	movcs	r2, r6
 8004e82:	f7ff ffc9 	bl	8004e18 <memcpy>
 8004e86:	4629      	mov	r1, r5
 8004e88:	4638      	mov	r0, r7
 8004e8a:	f7ff fbbf 	bl	800460c <_free_r>
 8004e8e:	e7f1      	b.n	8004e74 <_realloc_r+0x40>

08004e90 <_malloc_usable_size_r>:
 8004e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e94:	1f18      	subs	r0, r3, #4
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	bfbc      	itt	lt
 8004e9a:	580b      	ldrlt	r3, [r1, r0]
 8004e9c:	18c0      	addlt	r0, r0, r3
 8004e9e:	4770      	bx	lr

08004ea0 <_init>:
 8004ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ea2:	bf00      	nop
 8004ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ea6:	bc08      	pop	{r3}
 8004ea8:	469e      	mov	lr, r3
 8004eaa:	4770      	bx	lr

08004eac <_fini>:
 8004eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eae:	bf00      	nop
 8004eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eb2:	bc08      	pop	{r3}
 8004eb4:	469e      	mov	lr, r3
 8004eb6:	4770      	bx	lr
