<h1 id="Ncorev3.0CSRTestplan-TableofContents">Table of Contents</h1><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724708170 {padding: 0px;}
div.rbtoc1759724708170 ul {list-style: disc;margin-left: 0px;padding-left: 50px;}
div.rbtoc1759724708170 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724708170'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#Ncorev3.0CSRTestplan-TableofContents'>Table of Contents</a></li>
<li><span class='TOCOutline'>2</span> <a href='#Ncorev3.0CSRTestplan-History'>History</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>2.1</span> <a href='#Ncorev3.0CSRTestplan-Version'>Version</a></li>
<li><span class='TOCOutline'>2.2</span> <a href='#Ncorev3.0CSRTestplan-References'>References</a></li>
</ul>
</li>
<li><span class='TOCOutline'>3</span> <a href='#Ncorev3.0CSRTestplan-Introduction'>Introduction</a></li>
<li><span class='TOCOutline'>4</span> <a href='#Ncorev3.0CSRTestplan-Teststatus'>Test status</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>4.1</span> <a href='#Ncorev3.0CSRTestplan-DII'>DII</a></li>
<li><span class='TOCOutline'>4.2</span> <a href='#Ncorev3.0CSRTestplan-DVE'>DVE</a></li>
<li><span class='TOCOutline'>4.3</span> <a href='#Ncorev3.0CSRTestplan-DMI'>DMI</a></li>
</ul>
</li>
</ul>
</div></p><h1 id="Ncorev3.0CSRTestplan-History">History</h1><h2 id="Ncorev3.0CSRTestplan-Version">Version</h2><div class="table-wrap"><table class="confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">version</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">date</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">comments</div></th><th colspan="1" class="confluenceTh"><div class="tablesorter-header-inner">reviewers</div></th></tr></thead><tbody><tr><td class="confluenceTd">0.0.0</td><td class="confluenceTd">08/21/2018</td><td class="confluenceTd">move from <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777955/DII+V3.0+Test+Plan" data-linked-resource-id="16777955" data-linked-resource-version="503" data-linked-resource-type="page">DII V3.0 Test Plan</a></td><td colspan="1" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></p></td></tr><tr><td colspan="1" class="confluenceTd">0.0.1</td><td colspan="1" class="confluenceTd">03/01/2019</td><td colspan="1" class="confluenceTd">remove most of the content as obsolete</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></td></tr><tr><td colspan="1" class="confluenceTd">0.0.2</td><td colspan="1" class="confluenceTd">03/18/2019</td><td colspan="1" class="confluenceTd">Added test/sequence table for DII &amp; DVE CSR</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37e98678e900705d8da5" href="https://arterisip.atlassian.net/wiki/people/624b37e98678e900705d8da5?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanket Gajjar (Deactivated)</a></td></tr><tr><td colspan="1" class="confluenceTd">0.0.3</td><td colspan="1" class="confluenceTd">05/09/2019</td><td colspan="1" class="confluenceTd">cleanup format</td><td colspan="1" class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b37e0f407980070592377" href="https://arterisip.atlassian.net/wiki/people/624b37e0f407980070592377?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Weisman (Deactivated)</a></td></tr></tbody></table></div><h2 id="Ncorev3.0CSRTestplan-References">References</h2><p>v2.6</p><p>Arch</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Architecture/Concerto%20System%20Architecture%20Specification%20RevB%20Version%200.4.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Architecture/Concerto%20System%20Architecture%20Specification%20RevB%20Version%200.4.pdf?view=log</a></p><p><br/></p><p>v3.x</p><p>Arch</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log</a> </p><p>cpr</p><p>.../concerto/cpr/...</p><p><br/></p><h1 id="Ncorev3.0CSRTestplan-Introduction">Introduction</h1><p>CSR = Configuration and Status Registers</p><p>These regs address regions, error handling and ...</p><p>accessed via apb.</p><p>Tested by means of directed sequences specific to each unit.</p><p>TODO in absence of spec, v3.0 csrs tested to v2.6 architecture except where someone has said otherwise.  v3.1 shall be tested to ncore3sysarch supplemented by cpr for unit specific regs.</p><p><br/></p><h1 id="Ncorev3.0CSRTestplan-Teststatus">Test status</h1><h2 id="Ncorev3.0CSRTestplan-DII">DII</h2><p><strong>Note: (1) TB improvement needed to add checks as per JIRA CONC-6267.</strong></p><p><strong>          (2) <strong>Decode error injection CSR test needs to be implemented as per JIRA CONC-6267.</strong></strong></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="numberingColumn confluenceTh"><br/></th><th class="confluenceTh"><strong>Sequence Name</strong></th><th class="confluenceTh"><strong>Status</strong></th><th class="confluenceTh"><strong>Type of Error injection</strong></th><th class="confluenceTh"><strong>JIRA</strong></th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Register, Fields tested</th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd">dii_csr_id_reset_seq</td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd">ID reset sequence, NunitId, RPN, NRRI etc..</td><td colspan="1" class="confluenceTd">DIIUIDR, DIIUFUIDR</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">2</td><td colspan="1" class="confluenceTd">dii_csr_diicesar_seq</td><td colspan="1" class="confluenceTd"><p>Pass</p></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Value written in alias should reflect to actual status register</td><td colspan="1" class="confluenceTd">DIIUCESAR</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">3</td><td colspan="1" class="confluenceTd">dii_csr_diiuesar_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Value written in alias should reflect to actual status register</td><td colspan="1" class="confluenceTd">DIIUUESAR</td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd">dii_csr_diicecr_errDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>SECDED</strong> SRAM single bit error</td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd">To test DIIUCECR.ErrDetEn and DIIUCESR.ErrVld registers</td><td colspan="1" class="confluenceTd">DIIUCECR, <span>DIIUCESR</span></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd">dii_csr_diicecr_errInt_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>SECDED</strong> SRAM single bit error</td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>To test DIIUCECR.ErrIntEn <span>and </span><span>DIIUCESR.ErrVld </span>registers</p></td><td colspan="1" class="confluenceTd"><span>DIIUCECR, </span><span>DIIUCESR</span></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd">dii_csr_diicecr_errThd_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd">To test DIIUCECR.ErrThreshold and DIIUCESR.ErrCount registers</td><td colspan="1" class="confluenceTd">DIIUCECR, DIIUCESR,</td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd">dii_csr_diicecr_sw_write_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>To test alias register priority over error injection.</p><p><strong>TODO: </strong>Need to write assertion for this.</p></td><td colspan="1" class="confluenceTd"><span>DIIUCECR, DIIUCESR, DIIUCESAR</span></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd">dii_csr_diicecr_noDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd">To test <span>DIIUCESR.ErrVld to not assert although error injection happens since <span>DIIUCECR.ErrDetEn is disabled.</span></span></td><td colspan="1" class="confluenceTd"><span>DIIUCECR, DIIUCESR</span></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd">dii_csr_diicecr_noIntEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><span>To test IRQ_C</span><span> to not assert although error injection happens since <span>DIIUCECR.ErrIntEn</span> is disabled.</span></td><td colspan="1" class="confluenceTd"><span>DIIUCECR, DIIUCESR</span></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd">dii_csr_diicesr_rstNoVld_seq1</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd">To test <span>DIIUCESR.ErrVld register reset value by writing 1 to it.</span></td><td colspan="1" class="confluenceTd"><span>DIIUCECR, DIIUCESR</span></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd">dii_csr_diicesr_rstNoVld_seq2</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd">To test reset value of DIIUCESR.ErrCountOverflow.</td><td colspan="1" class="confluenceTd"><span>DIIUCECR, DIIUCESR</span></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd">dii_csr_diicelr_address_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>SECDED</strong> SRAM single bit error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd">To test error locating registers DIIUCELR0 and DIIUCELR1.</td><td colspan="1" class="confluenceTd">DIIUCELR0, DIIUCELR1</td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd">dii_csr_diiuedr_rdProtErrDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>Protocol Error Detection: </strong>AXI read Resp error injection</td><td class="confluenceTd"><br/></td><td class="confluenceTd">RD resp with ErrType 0x3 done, Checking functionality of<span> error locating registers DIIUCELR0 and DIIUCELR1</span></td><td colspan="1" class="confluenceTd">DIIUUEDR,DIIUUESR, <span>DIIUCELR0, DIIUCELR1</span></td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">14</td><td colspan="1" class="confluenceTd">dii_csr_diiuedr_wrProtErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong>AXI write Resp error injection</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">WR resp with ErrType 0x2 done<span>, Checking functionality of</span><span> error locating registers DIIUCELR0 and DIIUCELR1</span></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR<span>, </span><span>DIIUCELR0, DIIUCELR1</span></span></td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">15</td><td colspan="1" class="confluenceTd">dii_csr_diiuedr_MemErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong><span>Memory Error Detection: SECDED </span></strong>SRAM Double bit error</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd">Double-bit error injection in SRAM, Checking functionality of DIIUUEDR.MemErrDetEn, DIIUUESR.ErrVld, DIIUUESR.ErrType, DIIUUESR.ErrInfo and <span>error locating registers DIIUUELR0 and DIIUUELR1</span></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR, <span>DIIUUELR0 and DIIUUELR1</span></span></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd">dii_csr_diiueir_ProtErrInt_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>Protocol Error Detection: </strong>AXI read Resp error injection</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>RD resp with ErrType 0x3 done, Checking functionality of DIIUUEIR.ProtErrIntEn for error interrupt assertion.</span></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">17</td><td colspan="1" class="confluenceTd">dii_csr_diiueir_MemErrInt_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Memory Error Detection: SECDED </strong><span>SRAM Double bit error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>Double-bit error injection in SRAM, checking functionality DIIUUEIR.MemErrIntEn for error interrupt assertion.</span></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd">dii_csr_diiuedr_ProtErrThd_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>Protocol Error Detection: </strong>AXI read Resp error injection</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Doesn't required threshold for uncorrectable errors, Looks like redundant sequence.</td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">19</td><td colspan="1" class="confluenceTd">dii_csr_diiuedr_TransErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong>Wrong Targt Id error</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Wrong target id error injection in CMDreq, DTWreq, DTRrsp and STRrsp.</p><p>Checking functionality of DIIUUEDR.TransErrDetEn</p><p><strong>TODO: </strong>Need to add check for DIIUUESR.ErrInfo.</p></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd">dii_csr_diiuecr_sw_write_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><span><strong>Protocol Error Detection: </strong>AXI Resp error injection</span></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p><span>RD resp with ErrType 0x3 done.</span></p><p>To test alias register priority over error injection.</p><p><strong>TODO: </strong>Need to write assertion for this.</p></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR, DIIUUESAR</span></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd">dii_csr_diiuecr_noDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>Protocol Error Detection: </strong><span>AXI read Resp error injection</span></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p><span>RD resp with ErrType 0x3 done.</span></p><p><span><span>To test </span><span>DIIUUESR.ErrVld to not assert although error injection happens since <span>DIIUUEIR.ProtErrIntEn</span> is disabled.</span></span></p></td><td colspan="1" class="confluenceTd"><span>DIIUUEDR,DIIUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd">dii_csr_diiuelr_seq2</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>Protocol Error Detection: </strong><span>AXI read and write Resp error injection</span></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>ProtErrDetEn with ace response, got the expected transaction address,</p><p><span>Checking functionality of error locating registers DIIUUELR0 and DIIUUELR1,</span></p><p><span>Redundant sequence.</span></p></td><td colspan="1" class="confluenceTd">DIIUUELR0, DIIUUELR1</td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd">uvm_reg_hw_reset_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd">CSR reset value test sequence</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd">uvm_reg_bit_bash_seq </td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd">CSR bit bash sequence</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><h2 id="Ncorev3.0CSRTestplan-DVE">DVE</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="numberingColumn confluenceTh"><br/></th><th class="confluenceTh"><strong>Sequence Name</strong></th><th class="confluenceTh"><strong>Status</strong></th><th class="confluenceTh"><strong>Type of Error injection</strong></th><th class="confluenceTh"><strong>JIRA</strong></th><th class="confluenceTh">discription</th><th colspan="1" class="confluenceTh">Registers and fields</th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd">dve_csr_id_reset_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>ID reset sequence, NunitId, RPN, NRRI etc..</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd">dve_csr_dveuedr_TransErrDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><p><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><span>Wrong target id error injection in CMDreq, DTWreq, SNPrsp and STRrsp.</span></p><p><span>To test DVEUUEDR.TransErrDetEn, DVEUUESR.ErrType and DVEUUESR.ErrInfo</span></p></td><td colspan="1" class="confluenceTd"><span>DVEUUEDR,DVEUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">3</td><td colspan="1" class="confluenceTd">dve_csr_dveueir_TransErrInt_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Wrong target id error injection in CMDreq, DTWreq, SNPrsp and STRrsp.</p><p>To test DVEUUEIR.TransErrIntEn.</p></td><td colspan="1" class="confluenceTd"><span>DVEUUEIR,DVEUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd">dve_csr_dveuedr_noDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>To test </span><span>DVEUUESR.ErrVld to not assert although error injection happens since DVEUUEDR.ProtErrDetEn is disabled.</span></td><td colspan="1" class="confluenceTd"><span>DVEUUEDR,DVEUUESR</span></td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">5</td><td colspan="1" class="confluenceTd">dve_csr_dveuser_SnoopCap_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">Random SnoopEn filed</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Randomize SnoopEn field of USER0 register to check Snoop request capability of AIUs</td><td colspan="1" class="confluenceTd">DVEUSER0</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">6</td><td colspan="1" class="confluenceTd">dve_csr_dveuelr_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><span>Wrong target id error injection in CMDreq, DTWreq, SNPrsp and STRrsp.</span></p><p>To check address captured by UECLR0 and UELR1 matches with transaction caused an error</p></td><td colspan="1" class="confluenceTd"><span>DVEUUELR0, DVEUULR1</span></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd">uvm_reg_hw_reset_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>CSR reset value test sequence</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd">uvm_reg_bit_bash_seq </td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>CSR bit bash sequence</span></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><h2 id="Ncorev3.0CSRTestplan-DMI">DMI</h2><p><strong>Note: <strong>TB improvement needed to add checks as per JIRA CONC-6270.</strong></strong></p><p><strong><strong>          Timeout<strong><strong> error injection CSR test needs to be implemented as per JIRA CONC-6270.</strong></strong></strong></strong></p><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh"><strong>Sequence Name</strong></th><th class="confluenceTh"><strong>Status</strong></th><th class="confluenceTh"><strong>Type of Error injection</strong></th><th class="confluenceTh"><strong>JIRA</strong></th><th class="confluenceTh"><strong>Discription</strong></th><th class="confluenceTh">Register, Fields tested</th></tr><tr><td colspan="1" class="confluenceTd"><span>1</span></td><td colspan="1" class="confluenceTd">uvm_reg_hw_reset_seq</td><td colspan="1" class="confluenceTd"><p>Pass</p></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>CSR reset value test sequence</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">uvm_reg_bit_bash_seq </td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>CSR bit bash sequence</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">dmi_csr_id_reset_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>ID reset sequence, NunitId, RPN, NRRI, <span>EVIDR, SMCIFR0, INFOR </span>etc..</span></td><td colspan="1" class="confluenceTd"><span>DMIUIDR, DMIUFUIDR</span></td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">dmi_csr_dmicecr_errDetEn_seq</td><td class="confluenceTd"><span>Pass</span></td><td class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data and wbuffer error</span></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><span>To test DMIUCECR.ErrDetEn and DMIUCESR.ErrVld registers</span></p></td><td class="confluenceTd"><span>DMIUCECR, </span><span>DMIUCESR</span></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">dmi_csr_dmicecr_errInt_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>To test DMIUCECR.ErrIntEn </span><span>and </span><span>DMIUCESR.ErrVld </span><span>registers</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, </span><span>DMIUCESR</span></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">dmi_csr_dmicecr_errThd_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data <span>and wbuffer</span> error</span></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>To test DMIUCECR.ErrThreshold, DMIUCESR.ErrCount and <span>DMIUCESR.ErrCountOverflow </span>registers</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, DMIUCESR, DMIUCESAR</span></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">dmi_csr_dmicecr_noDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>To test </span><span>DMIUCESR.ErrVld to not assert although error injection happens since DMIUCECR.ErrDetEn is disabled.</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, DMIUCESR</span></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">dmi_csr_dmicecr_noIntEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>To test IRQ_C</span><span> to not assert although error injection happens since DMIUCECR.ErrIntEn is disabled.</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, DMIUCESR</span></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">dmi_csr_dmicecr_sw_write_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>To test alias register priority over error injection.</span></p><p><span><strong>TODO: </strong><span>Need to write assertion for this.</span></span></p><p><span>Opened JIRA CONC-5259 to get the RTL internal signals.</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, DMIUCESR, DMIUCESAR</span></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">dmi_csr_dmicesar_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Value written in alias should reflect to actual status register</td><td colspan="1" class="confluenceTd"><span>DPIUCESAR</span></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">dmi_csr_dmicesr_rstNoVld_seq1</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data error</span></td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><p><span>To test </span><span>DIIUCESR.ErrVld register reset value by writing 1 to it.</span></p><p><span>Redundant sequence.</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, DMIUCESR</span></td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">dmi_csr_dmicesr_rstNoVld_seq2</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC single bit tag/data error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Tot test DMIUCESR.ErrCountOverflow, DMIUCESR.ErrCount nad DMIUCESR.ErrVld based on threshold value.</p><p>Redundant sequence.</p></td><td colspan="1" class="confluenceTd"><span>DMIUCECR, DMIUCESR</span></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">dmi_csr_elr_seq_trans_err</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p><strong>Protocol Error Detection: </strong><span>AXI read/Write Resp error injection</span></p><p><span><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></span></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>RD resp with ErrType 0x3 done.</p><p>WR resp with ErrType 0x2 done.</p><p><span>Wrong target id error injection in CMDreq, DTWreq and MRDreq.</span></p><p><span><span>To test register DMIUUEDR.TransErrDetEn, DMIUUEDR.ProtErrDetEn, DMIUUESR.ErrType, </span><span>DMIUUESR.ErrInfo, </span><span>DMIUUELR0 and </span><span>DMIUUELR1</span></span></p></td><td colspan="1" class="confluenceTd"><p><span><span>DMIUUECR,</span></span></p><p><span>DMIUUESR, </span><span> </span><span>DMIUUELR0,</span></p><p><span> </span><span>DMIUUELR1</span></p></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">dmi_csr_elr_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p><strong>SECDED</strong><span> SMC single bit tag/data <span>and wbuffer</span> error</span></p><p><strong>Memory Error Detection: SECDED</strong><span> SMC double bit tag/data <span>and wbuffer </span>error</span></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>To test DMIUCESR.ErrType, DMIUCESR.ErrInfo, DMIUCELR0, DMIUCELR1 for correctable tag/data error.</p><p>To test <span>functionality of DMIUUEDR.MemErrDetEn, </span>DMIUUESR.ErrType, DMIUUESR.ErrInfo, <span>DMIUUELR0, DMIUUELR1 for un-correctable tag/data error.</span></p><p><span><span>DMIUUEIR.TransErrIntEn for error interrupt assertion</span></span></p></td><td colspan="1" class="confluenceTd"><p><span>DMIUCECR, DMIUCESR,</span></p><p><span><span>DMIUCELR0, DMIUCELR1</span></span></p><p>DMIUUECR,</p><p>DMIUUESR, DMIUUELR0,</p><p>DMIUUELR1,</p><p><span>DMIUUEIR</span></p></td></tr><tr><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuecr_noDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> SMC double bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test </span><span>DMIUUESR.ErrVld to not assert although error injection happens since DMIUUECR.ErrDetEn is disabled.</span></td><td colspan="1" class="confluenceTd"><span>DMIUUEDR,DMIUUESR</span></td></tr><tr><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuecr_sw_write_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong><span>AXI read Resp error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>RD resp with ErrType 0x3 done.</p><p><span>WR resp with ErrType 0x2 done.</span></p><p>To test alias register priority over error injection.</p><p><strong>TODO: </strong>Need to write assertion for this.</p><p>Opened JIRA CONC-5259 to get the RTL internal signals.</p></td><td colspan="1" class="confluenceTd">DMIUUEDR,DMIUUESR, DMIUUESAR</td></tr><tr><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd">dmi_csr_dmiueir_MemErrInt_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong><span>Memory Error Detection: </span>SECDED</strong><span> SMC double bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><p>CONC-6269</p></td><td colspan="1" class="confluenceTd"><p><span>Double-bit error injection in SMC, checking functionality DMIUUEIR.MemErrIntEn for error interrupt assertion.</span></p></td><td colspan="1" class="confluenceTd"><span>DMIUUEDR,DMIUUESR, <span>DMIUUEIR</span></span></td></tr><tr><td colspan="1" class="confluenceTd">18</td><td colspan="1" class="confluenceTd">dmi_csr_dmiueir_ProtErrInt_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong>AXI read Resp error injection</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>RD resp with ErrType 0x3 done.</p><p><span>WR resp with ErrType 0x2 done.</span></p><p><span><span>Checking functionality of DMIUUEIR.ProtErrIntEn for error interrupt assertion.</span></span></p></td><td colspan="1" class="confluenceTd">DMIUUEDR,DMIUUESR, <span>DMIUUEIR</span></td></tr><tr><td colspan="1" class="confluenceTd">19</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuesar_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>Value written in alias should reflect to actual status register</span></td><td colspan="1" class="confluenceTd"><span>DMIUUESAR</span></td></tr><tr><td colspan="1" class="confluenceTd">20</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuuedr_MemErrDetEn_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> SMC double bit tag/data <span>and wbuffer </span>error</span></td><td colspan="1" class="confluenceTd"><p>CONC-6257</p></td><td colspan="1" class="confluenceTd"><p><span>Checking functionality of DMIUUEDR.MemErrDetEn, DMIUUESR.ErrVld.</span></p><p><span>Redundant sequence.</span></p></td><td colspan="1" class="confluenceTd">DMIUUEDR,DMIUUESR</td></tr><tr><td colspan="1" class="confluenceTd">21</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuuedr_ProtErrThd_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong><span>AXI read Resp error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>To test DMIUUEDR.ProtErrDetEn register.</p><p>Redundant sequence.</p></td><td colspan="1" class="confluenceTd">DMIUUEDR,DMIUUESR</td></tr><tr><td colspan="1" class="confluenceTd">22</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuuedr_TransErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><span>To test register </span><span>DMIUUEDR.TransErrDetEn</span></p><p>Redundant sequence.</p></td><td colspan="1" class="confluenceTd"><span>DMIUUEDR,DMIUUESR</span></td></tr><tr><td colspan="1" class="confluenceTd">23</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuuedr_rdProtErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong><span>AXI read Resp error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>RD resp with ErrType 0x3 done.</p><p>To test <span>DMIUUEDR.ProtErrDetEn register.</span></p><p><span>Redundant sequence.</span></p></td><td colspan="1" class="confluenceTd">DMIUUEDR,DMIUUESR</td></tr><tr><td colspan="1" class="confluenceTd">24</td><td colspan="1" class="confluenceTd">dmi_csr_dmiuuedr_wrProtErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong><span>AXI Write Resp error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>WR resp with ErrType 0x2 done.</p><p>To test DMIUUEDR.ProtErrDetEn register.</p><p>Redundant sequence.</p></td><td colspan="1" class="confluenceTd">DMIUUEDR,DMIUUESR</td></tr><tr><td colspan="1" class="confluenceTd">25</td><td colspan="1" class="confluenceTd">dmi_csr_time_out_error_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>Timeout Error Detection</strong></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p style="text-align: left;">Delayed AXI bresp more than configured timeout counter to generate timeout error when SMC eviction occur.</p><p style="text-align: left;">Used below knobs to delay AXI bresp,</p><p style="text-align: left;">k_ace_slave_write_addr_chnl_delay_min,</p><p style="text-align: left;">k_ace_slave_write_addr_chnl_delay_max,</p><p style="text-align: left;">k_ace_slave_write_addr_chnl_burst_pct,</p><p style="text-align: left;">k_ace_slave_write_addr_chnl_wait_for_vld</p></td><td colspan="1" class="confluenceTd"><p>DMIUUEDR.TimeoutErrDetEn</p><p>DMIUUEIR.TimeoutErrIntEn</p><p>DMIUTOCR.TimeOutThreshold</p><p><br/></p></td></tr></tbody></table></div><p><br/></p><p><strong>CHI_AIU</strong></p><p><br/></p><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh"><strong>Sequence Name</strong></th><th class="confluenceTh"><strong>Status</strong></th><th class="confluenceTh"><strong>Type of Error injection</strong></th><th class="confluenceTh"><strong>JIRA</strong></th><th class="confluenceTh"><strong>Description</strong></th><th class="confluenceTh">Register, Fields tested</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">uvm_reg_hw_reset_seq</td><td class="confluenceTd">Pass</td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>CSR reset value test sequence</span></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">uvm_reg_bit_bash_seq </td><td class="confluenceTd">Pass</td><td class="confluenceTd">NA</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><span>CSR bit bash sequence</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">chi_aiu_csr_id_reset_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>ID reset sequence, NunitId, RPN, NRRI etc..</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">chi_aiu_csr_caiuuedr_TransErrDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><span>Wrong target id error injection in CMDrsp, DTWrsp, DTRrsp, DTRreq, STRreq, and SNPreq.</span></p><p>To test CAIUUEDR.TransErrDetEn, CAIUUEIR.TransErrIntEn, CAIUUESR.ErrType, CAIUUESR.ErrInfo, CAIUUELR0 and CAIUUELR1 registers</p></td><td colspan="1" class="confluenceTd"><p><span>CAIUUEDR, <span>CAIUUEIR, <span>CAIUUESR, <span>CAIUUELR0,<span>CAIUUELR1</span></span></span></span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">chi_aiu_csr_caiuuedr_ProtErrDetEn_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong>CHI snoop response Data error and non-data error</td><td colspan="1" class="confluenceTd"><p>CONC-6321</p></td><td colspan="1" class="confluenceTd"><p>Data/Non-Data error on CHI snoop resp error.</p><p>To test CAIUUEDR.ProtErrDetEn, <span>CAIUUESR.ErrType, CAIUUESR.ErrInfo, CAIUUELR0 and CAIUUELR1 registers</span></p></td><td colspan="1" class="confluenceTd"><span>CAIUUEDR, </span><span>CAIUUEIR, CAIUUESR, CAIUUELR0,CAIUUELR1</span></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">chi_aiu_csr_address_region_overlap_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong>Decode Error Detection: </strong><span>Address region overlap</span></td><td colspan="1" class="confluenceTd">CONC-6413</td><td colspan="1" class="confluenceTd"><p>Configuring GPR registers for address region overlap.</p><p>To test CAIUUEDR.DecErrDetEn, CAIUUUEIR.DecErrIntEn, CAIUUESR.ErrInfo, CAIUUESR.ErrType, CAIUUELR0 and CAIUUELR1 registers</p></td><td colspan="1" class="confluenceTd"><span>CAIUUEDR, CAI</span><span>UUESR, CAIUUELR0, CAIUUELR1</span></td></tr></tbody></table></div><p><strong><br/></strong></p><p><strong>IO_AIU</strong></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh"><strong>Sequence Name</strong></th><th class="confluenceTh"><strong>Status</strong></th><th class="confluenceTh"><strong>Type of Error injection</strong></th><th class="confluenceTh"><strong>JIRA</strong></th><th class="confluenceTh"><strong>Description</strong></th><th class="confluenceTh">Register, Fields tested</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">uvm_reg_bit_bash_seq </td><td class="confluenceTd">Pass</td><td class="confluenceTd">NA</td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><span>CSR bit bash sequence</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">uvm_reg_hw_reset_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><span><span>CSR reset value test sequence</span></span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><span>ioaiu_csr_id_reset_seq</span></td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><span>ID reset sequence, NunitId, RPN, NRRI etc..</span></td><td colspan="1" class="confluenceTd">XAIUUIDR, XAIUFUIDR</td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><p>ioaiu_csr_uuedr_MemErrDetEn_seq</p></td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> double bit OTT and CCP tag/data error</span></td><td colspan="1" class="confluenceTd">CONC-6232, CONC-5915</td><td colspan="1" class="confluenceTd"><span>To test </span><span>functionality of <span>XAIUUEDR</span>.MemErrDetEn, <span> <span>XAIUUESR</span></span></span><span>.ErrType, <span>XAIUUESR</span>.ErrInfo</span><span> for un-correctable tag/data error.</span></td><td colspan="1" class="confluenceTd"><p>XAIUUEDR,</p><p>XAIUUESR</p></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">ioaiu_csr_uueir_MemErrInt_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> double bit OTT and CCP tag/data error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test </span><span>functionality of <span>XAIUUEIR</span>.MemErrIntEn.</span></td><td colspan="1" class="confluenceTd"><p>XAIUUEIR,</p><p>XAIUUESR,</p></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">ioaiu_csr_elr_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> double bit OTT and CCP tag/data error</span></td><td colspan="1" class="confluenceTd">CONC-6291</td><td colspan="1" class="confluenceTd">To test the functionality of XAIUCELR0/1 XAIUUELR0/1</td><td colspan="1" class="confluenceTd"><p>XAIUUEDR,</p><p>XAIUUESR,</p><p>XAIUCECR,</p><p>XAIUCESR,</p><p><span>XAIUCELR0/1, </span><span>XAIUUELR0/1</span></p></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">ioaiu_csr_ucecr_errDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong> Single bit error injection in CCP tag/data and OTT Data</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">To test XAIUCECR.ErrDetEn, XAIUCESR.ErrVld, XAIUCESR.ErrType and XAIUCESR.ErrInfo</td><td colspan="1" class="confluenceTd"><p><span>XAIUCECR,</span></p><p><span><span>XAIUCESR</span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">ioaiu_csr_cecr_errInt_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit error injection in CCP tag/data and OTT Data</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">To test XAIUCECR.ErrIntEn along with <span>XAIUCECR.ErrDetEn, </span><span>XAIUCESR.ErrVld, </span><span>XAIU_CESR.ErrType, </span><span>XAIUCESR.ErrInfo, XAIUCESR.ErrCountOverflow, and XAIUCESR.ErrCount</span></td><td colspan="1" class="confluenceTd"><p>XAIUCECR,</p><p>XAIUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">io_aiu_csr_caiuuedr_TransErrDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Wrong target id error injection in CMDrsp, DTWrsp, DTRrsp, DTRreq, STRreq, and SNPreq.</p><p>To test <span>XAIU</span>UEDR.TransErrDetEn, <span>XAIU</span>UESR.ErrType, <span>XAIU</span>UESR.ErrInfo, <span>XAIU</span>UELR0 and <span>XAIU</span>UELR1 registers</p></td><td colspan="1" class="confluenceTd"><p><span>XAIU</span><span>UEDR,</span></p><p><span><span>XAIU</span><span>UESR,</span></span></p><p><span><span><span>XAIU</span><span>UELR0/1</span></span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">ioaiu_csr_ucecr_errThd_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit error injection in OTT Data only</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><span>To test </span><span>XAIUCECR.ErrDetEn, </span><span>XAIUCESR.ErrVld, </span><span>and XAIUCESR.ErrCount</span></p><p><span>Redundant sequence</span></p></td><td colspan="1" class="confluenceTd">XAIUCECR,<p>XAIUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">ioaiu_csr_ucecr_sw_write_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit error injection in CCP tag/data and OTT Data</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><span>To test alias register priority over error injection.</span></p><p>Added assertions to check the <span>alias register priority <span>over error injection.</span></span></p></td><td colspan="1" class="confluenceTd"><p><span>XAIU</span>CECR,</p><p>XAIUCESAR,</p><p>XAIUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">ioaiu_csr_uuecr_sw_write_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> double bit OTT and CCP tag/data error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>To test alias register priority over error injection.</p><p>Added assertions to check the alias register priority over error injection.</p></td><td colspan="1" class="confluenceTd"><p>XAIUUEDR,</p><p>XAIUUESAR,</p><p>XAIUUESR</p></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">ioaiu_csr_ucecr_noDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit error injection in OTT Data</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test <span>XAIU</span></span><span>CESR.ErrVld to not assert although error injection happens since <span>XAIU</span>CECR.ErrDetEn is disabled.</span></td><td colspan="1" class="confluenceTd"><p>XAIUCECR,</p><p>XAIUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">ioaiu_csr_ucecr_noIntEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit error injection in OTT Data</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test IRQ_C</span><span> to not assert although error injection happens since <span>XAIU</span>CECR.ErrIntEn is disabled.</span></td><td colspan="1" class="confluenceTd"><p>XAIUCECR,</p><p>XAIUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">io_aiu_csr_uuedr_ProtErrDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>Protocol Error Detection: </strong>Snoop response error on ACE interface.</td><td colspan="1" class="confluenceTd">CONC-6286</td><td colspan="1" class="confluenceTd"><p><strong>Need configuration with ACE interface enabled.</strong></p><p>snoop response error on ACE interface.</p><p>To test XAIUUEDR.ProtErrDetEn, XAIUUEIR.ProtErrIntEn,</p><p><span>XAIU</span><span>UESR.ErrType, </span><span>XAIU</span><span>UESR.ErrInfo, </span><span>XAIU</span><span>UELR0 and </span><span>XAIU</span><span>UELR1 registers</span></p></td><td colspan="1" class="confluenceTd"><p>XAIUUEDR,</p><p>XAIUUESR,</p><p>XAIUUELR0/1</p></td></tr><tr><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">ioaiu_csr_address_region_overlap_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong>Decode Error Detection: </strong><span>Address region overlap</span></td><td colspan="1" class="confluenceTd">CONC-6356</td><td colspan="1" class="confluenceTd"><p>Configuring GPR registers for address region overlap.</p><p>To test XAIUUEDR.DecErrDetEn, XAIUUUEIR.DecErrIntEn, XAIUUESR.ErrInfo, XAIUUESR.ErrType, XAIUUELR0 and XAIUUELR1 registers</p></td><td colspan="1" class="confluenceTd"><span>XAIUUEDR, XAI</span><span>UUESR, XAIUUELR0, XAIUUELR1</span></td></tr><tr><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd">ioaiu_csr_no_address_hit_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong>Decode Error Detection: </strong><span>No Address hit</span></td><td colspan="1" class="confluenceTd">CONC-6356</td><td colspan="1" class="confluenceTd"><p>Configuring GPR register for no address hit in address map.</p><p>To test XAIUUEDR.DecErrDetEn, XAIUUEIR.DecErrIntEn, XAIUUESR.ErrInfo, XAIUUESR.ErrType, XAIUUELR0 and XAIUUELR1 registers</p></td><td colspan="1" class="confluenceTd">XAIUUEDR, XAIUUESR, XAIUUELR0, XAIUUELR1</td></tr></tbody></table></div><p><strong><br/></strong></p><p><strong>DCE</strong></p><p><strong>Note: </strong><strong>TODO: Timeout error CSR test need to be implemented.</strong></p><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">No</th><th class="confluenceTh"><strong>Sequence Name</strong></th><th class="confluenceTh"><strong>Status</strong></th><th class="confluenceTh"><strong>Type of Error injection</strong></th><th class="confluenceTh"><strong>JIRA</strong></th><th class="confluenceTh"><strong>Comment</strong></th><th class="confluenceTh">Register, Fields tested</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">uvm_reg_bit_bash_seq </td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd">NA</td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><span>CSR bit bash sequence</span></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">uvm_reg_hw_reset_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>CSR reset value test sequence</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">dce_csr_id_reset_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>ID reset sequence, NunitId, RPN, NRRI etc..</span></td><td colspan="1" class="confluenceTd"><span>DCEUIDR, DCEUFUIDR</span></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">dce_csr_diruuedr_TransErrDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>Transport Error Detection: </strong><span>Wrong Targt Id error</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>Wrong target id error injection in CMDreq, UPDreq, SNPrsp, STRrsp, RBUreq, and RBrsp.</p><p>To test DCEUUEDR.TransErrDetEn, <span>DCEUUEDR.TransErrIntEn</span>, DCEUUESR.ErrType, DCEUUESR.ErrInfo, DCEUUELR0 and DCEUUELR1 registers</p></td><td colspan="1" class="confluenceTd"><p><span>DCEUUEDR, <span>DCEUUESR, <span>DCEUUELR0, <span>DCEUUELR1</span></span></span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">dce_csr_address_region_overlap_seq</td><td colspan="1" class="confluenceTd">Fail</td><td colspan="1" class="confluenceTd"><strong>Decode Error Detection: </strong>Address region overlap</td><td colspan="1" class="confluenceTd">CONC-6276, <span class="legacy-color-text-default">CONC-6338, CONC-6340</span></td><td colspan="1" class="confluenceTd"><p>Configuring GPR registers for address region overlap.</p><p>To test DCEUUEDR.DecErrDetEn, DCEUUEIR.DecErrIntEn, DCEUUESR.ErrInfo, DCEUUESR.ErrType, DCEUUELR0 and DCEUUELR1 registers</p></td><td colspan="1" class="confluenceTd"><span>DCEUUEDR, <span>DCEUUESR, <span>DCEUUELR0, <span>DCEUUELR1</span></span></span></span></td></tr><tr><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">dce_csr_diruuedr_MemErrDetEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> double bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">To test DCEUUEDR.MemErrDetEn, DCEUUEDR.MemErrIntEn, <span>DCEUUESR.ErrInfo, </span><span>DCEUUESR.ErrType, </span><span>DCEUUELR0 and </span><span>DCEUUELR1 registers</span></td><td colspan="1" class="confluenceTd"><p><span>DCEUUEDR, </span><span>DCEUUESR, DCEUUELR0, DCEUUELR1</span></p></td></tr><tr><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">dce_csr_dircecr_errInt_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">To test DCEUCECR.ErrThreshold, DCEUCECR.ErrDetEn, DCEUCECR.ErrIntEn, DCEUCESR.ErrCountOverflow, DCEUCESR.ErrType, DCEUCESR.ErrVld and DCEUCESR.ErrInfo registers</td><td colspan="1" class="confluenceTd"><p>DCEUCECR, DCEUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">dce_csr_dirucecr_errDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">To test <span>DCEUCECR.ErrDetEn and <span>DCEUCESR.ErrVld</span></span></td><td colspan="1" class="confluenceTd"><p><span>DCEUCECR, <span>DCEUCESR</span></span></p></td></tr><tr><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">dce_csr_dirucecr_errThd_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test </span><span>DCEUCECR.ErrThreshold, </span><span>DCEUCECR.ErrDetEn, <span>DCEUCECR.ErrIntEn </span>and <span>DCEUCESR.ErrVld</span></span></td><td colspan="1" class="confluenceTd">DCEUCECR, DCEUCESR</td></tr><tr><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">dce_csr_dirucecr_sw_write_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>To test alias register priority over error injection.</p><p><strong>TODO: </strong>Need to write assertion for this.</p></td><td colspan="1" class="confluenceTd"><span>DCEUCECR, </span>DCEUCESR,<p><span>DCEUCESAR</span></p></td></tr><tr><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd">dce_csr_dirucecr_noDetEn_seq</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test DCEU</span><span>CESR.ErrVld to not assert although error injection happens since DCEUCECR.ErrDetEn is disabled.</span></td><td colspan="1" class="confluenceTd">DCEUCECR.<p>DCEUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd">dce_csr_dirucecr_noIntEn_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong>SECDED</strong><span> Single bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span>To test IRQ_C</span><span> to not assert although error injection happens since DCEUCECR.ErrIntEn is disabled.</span></td><td colspan="1" class="confluenceTd"><p>DCEUCECR, DCEUCESR</p></td></tr><tr><td colspan="1" class="confluenceTd">13</td><td colspan="1" class="confluenceTd">dce_csr_diruueir_MemErrInt_seq</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd"><strong><strong>Memory Error Detection: </strong>SECDED</strong><span> double bit snoop filter error injection</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p><span>To test DCEUUEIR.MemErrIntEn along with <span>DCEUUEDR.MemErrDetEn, </span></span><span>DCEUUESR.ErrVld registers</span></p><p><span>redundant sequence.</span></p></td><td colspan="1" class="confluenceTd">DCEUUEDR,<p>DCEUUEIR,</p><p>DCEUUESR</p></td></tr><tr><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd">dce_csr_no_address_hit_seq</td><td colspan="1" class="confluenceTd"><p>Fail</p></td><td colspan="1" class="confluenceTd"><strong>Decode Error Detection: </strong>No Address hit</td><td colspan="1" class="confluenceTd"><span>CONC-6276<span class="legacy-color-text-default">, CONC-6338, CONC-6339</span></span></td><td colspan="1" class="confluenceTd"><p>Configuring GPR register for no address hit in address map.</p><p><span>To test DCEUUEDR.DecErrDetEn, DCEUUEIR.DecErrIntEn, DCEUUESR.ErrInfo, DCEUUESR.ErrType, DCEUUELR0 and DCEUUELR1 registers</span></p></td><td colspan="1" class="confluenceTd"><span>DCEUUEDR, </span><span>DCEUUESR, DCEUUELR0, DCEUUELR1</span></td></tr></tbody></table></div><p><br/><br/></p>