============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 27 2024  11:13:44 am
  Module:                 alu
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                           
 Gate   Instances   Area       Library    
------------------------------------------
ADDHX1         16   60.192    fast_vdd1v0 
AO21XL         16   38.304    fast_vdd1v0 
DFFQXL         16   87.552    fast_vdd1v0 
XOR2X1         16   43.776    fast_vdd1v0 
------------------------------------------
total          64  229.824                


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            16  87.552   38.1 
logic                 48 142.272   61.9 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 64 229.824  100.0 

