# uvm-basics
Inspired on the 'UVM basics' course by Mentor

## Basic design 

It is a simple counter. This is a basic UVM TB structure follwing the steps presented in 
https://www.youtube.com/playlist?list=PL589BOiAVX7ZuFi6omNpuSd3WGGFmcu-Q

## Serial unsigned mutiplier and a Booth signed multiplier

A serial multiplier with its UVM testbench.
The Booth signed multiplier comes from https://opencores.org/projects/mult_booth_array.

## UART interface

An UVM testbench for an UART interface presented in http://www.asic-world.com/examples/verilog/uart.html.

