Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 231b9d1d2f9e45ea9516f3e116887559 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Camera_Demo_behav xil_defaultlib.Camera_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_in' [H:/xilinx/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_axis_aresetn' [H:/xilinx/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync_6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge_5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync__parameteriz...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.rgb2dvi_0_ClockGen
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_0
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_1
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_2
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_3
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_4
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge
Compiling module xil_defaultlib.rgb2dvi_0_rgb2dvi
Compiling module xil_defaultlib.rgb2dvi_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.GND
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.VCC
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.csi2_d_phy_rx_0_line_if
Compiling module xil_defaultlib.csi2_d_phy_rx_0_line_if_0
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFGCTRL(INIT_OUT=32'sb0,PRESELE...
Compiling module unisims_ver.INV
Compiling module unisims_ver.BUFGCTRL(INIT_OUT=32'sb01,PRESEL...
Compiling module unisims_ver.BUFMRCE(CE_TYPE="ASYNC")
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="4")
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module xil_defaultlib.csi2_d_phy_rx_0_phy_clock_system
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.csi2_d_phy_rx_0_csi2_d_phy_rx
Compiling module xil_defaultlib.csi2_d_phy_rx_0
Compiling module xil_defaultlib.csi_to_axis_0_lane_align
Compiling module xil_defaultlib.csi_to_axis_0_lane_merge
Compiling module xil_defaultlib.csi_to_axis_0_csi2_parser
Compiling module xil_defaultlib.csi_to_axis_0_csi_to_axis_v1_0
Compiling module xil_defaultlib.csi_to_axis_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.AXIS_Data_RAM
Compiling module xil_defaultlib.Driver_Csi_To_Dvp
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.RAM_Line
Compiling module xil_defaultlib.Driver_Bayer_To_RGB
Compiling module xil_defaultlib.Driver_MIPI
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.ROM_OV5647
Compiling module xil_defaultlib.Trigger_Generator
Compiling module xil_defaultlib.OV5647_Init
Compiling module xil_defaultlib.Driver_IIC_default
Compiling module xil_defaultlib.Camera_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot Camera_Demo_behav
