// Seed: 3562577538
module module_0;
  wire id_1, id_3;
  assign id_1 = id_3;
  id_4(
      id_2
  );
  module_2 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  id_1 :
  assert property (@(*) -1 !== id_1) begin : LABEL_0
    id_2 = id_2;
    $display(id_1, id_1);
    if (id_2) id_1 <= -1;
    else;
  end
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    input  tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wire  id_3
);
  parameter id_5 = 1 || 1;
  module_2 modCall_1 ();
endmodule
