[    7.684307] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.697669] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.713176] RTW: module init ret=0
[    8.341780] RTW: txpath=0x1, rxpath=0x1
[    8.341792] RTW: txpath_1ss:0x1, num:1
[    8.427649] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.113086] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.410955] RTW: start auth
[   10.415503] RTW: auth success, start assoc
[   10.420724] RTW: assoc success
[   10.420820] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.422910] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.422921] RTW: mac_id : 0
[   10.422927] RTW: wireless_mode : 0x0b
[   10.422932] RTW: mimo_type : 0
[   10.422937] RTW: static smps : N
[   10.422943] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.422949] RTW: rate_id : 3
[   10.422955] RTW: rssi : -1 (%), rssi_level : 0
[   10.422961] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.422967] RTW: disable_ra : N, disable_pt : N
[   10.422973] RTW: is_noisy : N
[   10.422978] RTW: txrx_state : 0
[   10.422984] RTW: curr_tx_rate : CCK_1M (L)
[   10.422989] RTW: curr_tx_bw : 20MHz
[   10.422995] RTW: curr_retry_ratio : 0
[   10.423001] RTW: ra_mask : 0x00000000000fffff
[   10.423001] 
[   10.425397] RTW: recv eapol packet 1/4
[   10.426563] RTW: send eapol packet 2/4
[   10.433090] RTW: recv eapol packet 3/4
[   10.433459] RTW: send eapol packet 4/4
[   10.434632] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.434926] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.323706] codec_codec_ctl: set repaly channel...
[   13.323744] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.323751] codec_codec_ctl: set sample rate...
[   13.323836] codec_codec_ctl: set device...
[   13.559172] codec_set_device: set device: speaker...
[   19.563332] ISP Register Monitor v1.3 initializing
[   19.563472] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   19.590918] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   19.592482] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   19.592619] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   21.537103] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   21.539576] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   21.539595] *** PROBE: ISP device allocated successfully: 80514000 ***
[   21.539611] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   21.539617] *** PROBE: ISP device mutex and spinlock initialized ***
[   21.539623] *** PROBE: Event callback structure initialized at 0x854f6300 (offset 0xc from isp_dev) ***
[   21.539633] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   21.539641] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   21.539647] *** PROBE: Platform data: c06b6500 ***
[   21.539652] *** PROBE: Platform data validation passed ***
[   21.539657] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   21.539663] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   21.539669] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   21.539674] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   21.539680] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   21.560039] All ISP subdev platform drivers registered successfully
[   21.563249] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   21.563262] *** Registering platform device 0 from platform data ***
[   21.568681] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   21.568697] *** tx_isp_subdev_init: pdev=c06b61e0, sd=85215400, ops=c06b6800 ***
[   21.568703] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   21.568710] *** tx_isp_subdev_init: ops=c06b6800, ops->core=c06b6834 ***
[   21.568716] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[   21.568723] *** tx_isp_subdev_init: Set sd->dev=c06b61f0, sd->pdev=c06b61e0 ***
[   21.568729] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   21.568735] tx_isp_module_init: Module initialized for isp-w00
[   21.568741] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   21.568747] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   21.568754] tx_isp_subdev_init: platform_get_resource returned c06b62d8 for device isp-w00
[   21.568762] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   21.568771] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   21.568777] isp_subdev_init_clks: Using platform data clock arrays: c06b62c8
[   21.568783] isp_subdev_init_clks: Using platform data clock configs
[   21.568791] Platform data clock[0]: name=cgu_isp, rate=100000000
[   21.568801] Clock cgu_isp: set rate 100000000 Hz, result=0
[   21.568809] Clock cgu_isp enabled successfully
[   21.568815] Platform data clock[1]: name=isp, rate=65535
[   21.568823] Clock isp enabled successfully
[   21.571169] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   21.571183] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   21.571193] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.571201] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   21.571212] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.571221] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   21.571235] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.571243] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.571253] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   21.571263] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   21.571272] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   21.571282] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   21.571291] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   21.571301] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   21.571310] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   21.571319] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   21.571328] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   21.571337] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   21.571347] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   21.571358] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   21.571367] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   21.573385] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   21.573403] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   21.573413] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   21.573423] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573431] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573441] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   21.573451] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   21.573460] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   21.573485] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   21.573495] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   21.573505] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   21.573515] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573526] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573535] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573545] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   21.573554] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573563] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.573572] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   21.573583] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   21.573592] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   21.573845] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   21.573855] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   21.573864] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   21.573873] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   21.573883] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   21.573892] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   21.573901] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   21.573911] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   21.573920] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   21.573929] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   21.573939] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   21.573948] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   21.573957] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   21.573967] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   21.573977] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   21.573985] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   21.573997] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   21.574006] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   21.574015] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   21.574025] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   21.574033] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   21.589796] CPM clock gates configured
[   21.589810] isp_subdev_init_clks: Successfully initialized 2 clocks
[   21.589820] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b61e0, sd=85215400, ourISPdev=80514000 ***
[   21.589828] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   21.589834] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   21.589839] *** DEBUG: About to check device name matches ***
[   21.589845] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   21.589852] *** LINKED CSI device: 85215400, regs: b0022000 ***
[   21.589859] *** CSI PROBE: Set dev_priv to csi_dev 85215400 AFTER subdev_init ***
[   21.589865] *** CSI PROBE: Set host_priv to csi_dev 85215400 AFTER subdev_init ***
[   21.589871] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   21.589877] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   21.589901] *** Platform device 0 (isp-w00) registered successfully ***
[   21.589907] *** Registering platform device 1 from platform data ***
[   21.596927] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   21.596942] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   21.596949] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   21.596955] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   21.596961] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   21.596967] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   21.596973] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   21.596979] *** VIC will operate in FULL mode with complete buffer operations ***
[   21.596984] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   21.596991] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   21.596997] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   21.597003] *** VIC PROBE: Stored vic_dev pointer 8049c000 in subdev dev_priv ***
[   21.597009] *** VIC PROBE: Set host_priv to vic_dev 8049c000 for Binary Ninja compatibility ***
[   21.597015] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   21.597022] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   21.597029] *** tx_isp_subdev_init: pdev=c06b62f8, sd=8049c000, ops=c06b6780 ***
[   21.597035] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   21.597042] *** tx_isp_subdev_init: ops=c06b6780, ops->core=c06b679c ***
[   21.597048] *** tx_isp_subdev_init: ops->core->init=c0681f74 ***
[   21.597055] *** tx_isp_subdev_init: Set sd->dev=c06b6308, sd->pdev=c06b62f8 ***
[   21.597061] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   21.597067] tx_isp_module_init: Module initialized for isp-w02
[   21.597073] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   21.597081] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   21.597088] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   21.597097] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   21.597106] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674a18, thread=c0667584 ***
[   21.599396] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   21.599407] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   21.599414] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   21.599423] tx_isp_subdev_init: platform_get_resource returned c06b63f0 for device isp-w02
[   21.599431] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   21.599440] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   21.599447] isp_subdev_init_clks: Using platform data clock arrays: c06b63e0
[   21.599453] isp_subdev_init_clks: Using platform data clock configs
[   21.599460] Platform data clock[0]: name=cgu_isp, rate=100000000
[   21.599469] Clock cgu_isp: set rate 100000000 Hz, result=0
[   21.599475] Clock cgu_isp enabled successfully
[   21.599482] Platform data clock[1]: name=isp, rate=65535
[   21.599489] Clock isp enabled successfully
[   21.619789] CPM clock gates configured
[   21.619802] isp_subdev_init_clks: Successfully initialized 2 clocks
[   21.619811] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b62f8, sd=8049c000, ourISPdev=80514000 ***
[   21.619820] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   21.619826] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   21.619831] *** DEBUG: About to check device name matches ***
[   21.619836] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   21.619843] *** DEBUG: Retrieved vic_dev from subdev data: 8049c000 ***
[   21.619849] *** DEBUG: About to set ourISPdev->vic_dev = 8049c000 ***
[   21.619854] *** DEBUG: ourISPdev before linking: 80514000 ***
[   21.619860] *** DEBUG: ourISPdev->vic_dev set to: 8049c000 ***
[   21.619866] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   21.619871] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   21.619877] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   21.619885] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   21.619890] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   21.619896] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   21.619901] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   21.619925] *** Platform device 1 (isp-w02) registered successfully ***
[   21.619932] *** Registering platform device 2 from platform data ***
[   21.627246] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   21.627261] *** tx_isp_subdev_init: pdev=c06b6108, sd=85407a00, ops=c06b7664 ***
[   21.627268] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   21.627275] *** tx_isp_subdev_init: ops=c06b7664, ops->core=c06b7684 ***
[   21.627281] *** tx_isp_subdev_init: ops->core->init=c068e390 ***
[   21.627287] *** tx_isp_subdev_init: Set sd->dev=c06b6118, sd->pdev=c06b6108 ***
[   21.627294] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7664 ***
[   21.627301] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6800 ***
[   21.627307] tx_isp_module_init: Module initialized for isp-w01
[   21.627313] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   21.627321] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6108, sd=85407a00, ourISPdev=80514000 ***
[   21.627328] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   21.627334] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   21.627339] *** DEBUG: About to check device name matches ***
[   21.627345] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   21.627350] *** LINKED VIN device: 85407a00 ***
[   21.627357] *** VIN SUBDEV OPS CONFIGURED: core=c06b7684, video=c06b7678, s_stream=c068e588 ***
[   21.627365] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   21.627371] *** VIN PROBE: Set dev_priv to vin_dev 85407a00 AFTER subdev_init ***
[   21.627377] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   21.627395] *** Platform device 2 (isp-w01) registered successfully ***
[   21.627402] *** Registering platform device 3 from platform data ***
[   21.629968] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   21.629983] *** tx_isp_subdev_init: pdev=c06b5fc8, sd=85407c00, ops=c06b68b4 ***
[   21.629989] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   21.629997] *** tx_isp_subdev_init: ops=c06b68b4, ops->core=c06bd73c ***
[   21.630002] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   21.630009] *** tx_isp_subdev_init: Set sd->dev=c06b5fd8, sd->pdev=c06b5fc8 ***
[   21.630015] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b68b4 ***
[   21.630022] *** tx_isp_subdev_init: ops->sensor=c06bd730, csi_subdev_ops=c06b6800 ***
[   21.630028] tx_isp_module_init: Module initialized for isp-fs
[   21.630034] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   21.630040] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   21.630047] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   21.630053] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   21.630061] *** FS PROBE: Set dev_priv to fs_dev 85407c00 AFTER subdev_init ***
[   21.630067] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   21.630087] *** Platform device 3 (isp-fs) registered successfully ***
p[   21.630093] *** Registering platform device 4 from platform data ***
[   21.632593] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   21.632607] *** tx_isp_create_core_device: Creating ISP core device ***
[   21.632616] *** tx_isp_create_core_device: Core device created successfully: 8049c400 ***
[   21.632623] *** CORE PROBE: Set dev_priv to core_dev 8049c400 ***
[   21.632629] *** CORE PROBE: Set host_priv to core_dev 8049c400 - PREVENTS BadVA CRASH ***
[   21.632635] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   21.632643] *** tx_isp_subdev_init: pdev=c06b5e90, sd=8049c400, ops=c06b65b8 ***
[   21.632649] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   21.632656] *** tx_isp_subdev_init: ops=c06b65b8, ops->core=c06b65e4 ***
[   21.632662] *** tx_isp_subdev_init: ops->core->init=c067eaa8 ***
[   21.632669] *** tx_isp_subdev_init: Set sd->dev=c06b5ea0, sd->pdev=c06b5e90 ***
[   21.632675] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   21.632681] tx_isp_module_init: Module initialized for isp-m0
[   21.632687] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   21.632695] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   21.632702] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   21.632712] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   21.632720] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[   21.634985] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   21.634997] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   21.635004] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   21.635013] tx_isp_subdev_init: platform_get_resource returned c06b5f90 for device isp-m0
[   21.635021] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   21.635031] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   21.635037] isp_subdev_init_clks: Using platform data clock arrays: c06b5f78
[   21.635043] isp_subdev_init_clks: Using platform data clock configs
[   21.635051] Platform data clock[0]: name=cgu_isp, rate=100000000
[   21.635060] Clock cgu_isp: set rate 100000000 Hz, result=0
[   21.635066] Clock cgu_isp enabled successfully
[   21.635073] Platform data clock[1]: name=isp, rate=65535
[   21.635081] Clock isp enabled successfully
[   21.635087] Platform data clock[2]: name=csi, rate=65535
[   21.635095] Clock csi enabled successfully
[   21.638634] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   21.638649] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   21.638658] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   21.638667] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   21.638679] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   21.638689] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   21.638698] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   21.638707] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   21.638720] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   21.638729] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   21.638738] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   21.638747] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   21.638757] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   21.638766] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   21.638775] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   21.638785] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   21.638794] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   21.638803] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   21.638812] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   21.638821] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   21.638831] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   21.638840] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   21.638849] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   21.638859] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   21.638867] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   21.638877] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   21.638887] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   21.638902] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   21.638911] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   21.638921] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   21.641909] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   21.641923] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   21.641932] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   21.659797] CPM clock gates configured
[   21.659811] isp_subdev_init_clks: Successfully initialized 3 clocks
[   21.659821] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5e90, sd=8049c400, ourISPdev=80514000 ***
[   21.659830] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   21.659836] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   21.659841] *** DEBUG: About to check device name matches ***
[   21.659847] *** DEBUG: CORE device name matched! Setting up Core device ***
[   21.659853] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   21.659861] *** tx_isp_link_core_device: Linking core device 8049c400 to ISP device 80514000 ***
[   21.659867] *** tx_isp_link_core_device: Core device linked successfully ***
[   21.659873] *** Core subdev already registered at slot 3: 8049c400 ***
[   21.659879] *** LINKED CORE device: 8049c400 ***
[   21.659883] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   21.659889] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   21.659896] *** tx_isp_core_device_init: Initializing core device: 8049c400 ***
[   21.659916] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   21.659922] *** tx_isp_core_device_init: Core device initialized successfully ***
[   21.659927] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   21.659935] *** tx_isp_link_core_device: Linking core device 8049c400 to ISP device 80514000 ***
[   21.659941] *** tx_isp_link_core_device: Core device linked successfully ***
[   21.659947] *** Core subdev already registered at slot 3: 8049c400 ***
[   21.659961] *** tx_isp_core_probe: Assigned frame_channels=8049c800 to core_dev ***
[   21.659966] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   21.659972] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   21.659977] *** tx_isp_core_probe: Calling sensor_early_init ***
[   21.659983] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   21.659988] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   21.659994] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   21.660001] ispcore_slake_module: VIC device=8049c000, state=1ispcore_slake_module: Processing subdevices
[   21.660009] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   21.660017] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   21.660024] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   21.660031] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   21.660035] ispcore_slake_module: CSI slake success
[   21.660039] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   21.660046] *** tx_isp_vic_slake_subdev: ENTRY - sd=8049c000 ***
[   21.660053] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8049c000, current state=1 ***
[   21.660059] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   21.660064] ispcore_slake_module: VIC slake success
[   21.660069] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   21.660075] ispcore_slake_module: Managing ISP clocks
[   21.660079] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   21.660086] ispcore_slake_module: Complete, result=0<6>[   21.660091] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   21.660097] *** tx_isp_core_probe: Core device setup complete ***
[   21.660102] ***   - Core device: 8049c400 ***
[   21.660107] ***   - Channel count: 6 ***
[   21.660113] ***   - Linked to ISP device: 80514000 ***
[   21.660118] *** tx_isp_core_probe: Initializing core tuning system ***
[   21.660123] isp_core_tuning_init: Initializing tuning data structure
[   21.660135] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   21.660141] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   21.660147] *** SAFE: mode_flag properly initialized using struct member access ***
[   21.660152] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   21.660157] *** tx_isp_core_probe: Set platform driver data ***
[   21.660162] *** tx_isp_core_probe: Set global core device reference ***
[   21.660167] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   21.660173] ***   - Core device: 8049c400 ***
[   21.660179] ***   - Tuning device: 84d4e000 ***
[   21.660184] *** tx_isp_core_probe: Creating frame channel devices ***
[   21.660189] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   21.667654] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   21.669987] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   21.672867] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   21.675241] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   21.675252] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   21.675258] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   21.675263] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   21.675269] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   21.675278] tisp_code_create_tuning_node: Allocated dynamic major 251
[   21.687967] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   21.687979] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   21.687985] *** tx_isp_core_probe: Core probe completed successfully ***
[   21.688005] *** Platform device 4 (isp-m0) registered successfully ***
[   21.688011] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   21.688035] *** Created /proc/jz/isp directory ***
[   21.688043] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   21.688052] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   21.688059] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
r[   21.688065] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683dd0 ***
[   21.688073] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 8049c000 for isp-w02 ***
[   21.688081] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   21.688088] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   21.688097] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   21.688106] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   21.688115] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   21.688120] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   21.688125] *** Misc device registration handled via main tx-isp device ***
[   21.688131] *** Misc device registration handled via main tx-isp device ***
[   21.688136] *** Misc device registration handled via main tx-isp device ***
[   21.688141] *** Misc device registration handled via main tx-isp device ***
[   21.688147] *** Misc device registration handled via main tx-isp device ***
[   21.688152] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   21.688161] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   21.688168] *** Frame channel 1 initialized: 640x360, state=2 ***
[   21.688173] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   21.688181] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8049c000 ***
[   21.688186] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   21.688191] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   21.688197] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   21.688203] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   21.688208] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   21.688213] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   21.688219] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   21.688225] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   21.688230] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   21.688235] *** PROBE: Binary Ninja reference implementation complete ***
[   21.690114] *** tx_isp_init: Platform device and driver registered successfully ***
[   21.716837] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   21.720308] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   21.722146] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   21.722187] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   21.722196] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   22.690610] === gc2053 SENSOR MODULE INIT ===
[   22.693085] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
d[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   21.688065] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683dd0 ***
[   21.688073] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 8049c000 for isp-w02 ***
[   21.688081] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   21.688088] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   21.688097] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   21.688106] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   21.688115] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   21.688120] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   21.688125] *** Misc device registration handled via main tx-isp device ***
[   21.688131] *** Misc device registration handled via main tx-isp device ***
[   21.688136] *** Misc device registration handled via main tx-isp device ***
[   21.688141] *** Misc device registration handled via main tx-isp device ***
[   21.688147] *** Misc device registration handled via main tx-isp device ***
[   21.688152] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   21.688161] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   21.688168] *** Frame channel 1 initialized: 640x360, state=2 ***
[   21.688173] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   21.688181] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8049c000 ***
[   21.688186] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   21.688191] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   21.688197] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   21.688203] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   21.688208] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   21.688213] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   21.688219] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   21.688225] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   21.688230] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   21.688235] *** PROBE: Binary Ninja reference implementation complete ***
[   21.690114] *** tx_isp_init: Platform device and driver registered successfully ***
[   21.716837] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   21.720308] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   21.722146] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   21.722187] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   21.722196] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   22.690610] === gc2053 SENSOR MODULE INIT ===
[   22.693085] gc2053 I2C driver registered, waiting for device creation by ISP
[   25.205346] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   25.205359] === ISP Subdevice Array Status ===
[   25.205368]   [0]: isp-w00 (sd=85215400)
[   25.205375]   [1]: isp-w02 (sd=8049c000)
[   25.205381]   [2]: isp-w01 (sd=85407a00)
[   25.205388]   [3]: isp-m0 (sd=8049c400)
[   25.205393]   [4]: (empty)
[   25.205398]   [5]: (empty)
[   25.205403]   [6]: (empty)
[   25.205408]   [7]: (empty)
[   25.205413]   [8]: (empty)
[   25.205418]   [9]: (empty)
[   25.205423]   [10]: (empty)
[   25.205428]   [11]: (empty)
[   25.205433]   [12]: (empty)
[   25.205438]   [13]: (empty)
[   25.205443]   [14]: (empty)
[   25.205448]   [15]: (empty)
[   25.205452] === End Subdevice Array ===
[   25.205459] *** tx_isp_open: Found core subdev 8049c400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   25.205466] *** DEBUG: core_sd->dev_priv=8049c400, core_sd->host_priv=8049c400 ***
[   25.205473] *** DEBUG: core_sd->pdev=c06b5e90, core_sd->ops=c06b65b8 ***
[   25.205480] *** ispcore_core_ops_init: ENTRY - sd=8049c400, on=1 ***
[   25.205486] *** ispcore_core_ops_init: sd->dev_priv=8049c400, sd->host_priv=8049c400 ***
[   25.205494] *** ispcore_core_ops_init: sd->pdev=c06b5e90, sd->ops=c06b65b8 ***
[   25.205500] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   25.205505] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   25.205513] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.205519] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   25.205524] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   25.205530] *** ispcore_core_ops_init: s0 (core_dev) = 8049c400 from sd->host_priv ***
[   25.205537] ispcore_core_ops_init: core_dev=8049c400, vic_dev=8049c000, vic_state=1
[   25.205542] ispcore_core_ops_init: Complete, result=0<6>[   25.205548] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   25.205553] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   25.205899] ISP IOCTL: cmd=0x805056c1 arg=0x76fced60
[   25.205914] subdev_sensor_ops_ioctl: cmd=0x2000000
[   25.205920] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   25.205926] *** Creating I2C sensor device on adapter 0 ***
[   25.205934] *** Creating I2C device: gc2053 at 0x37 ***
[   25.205940] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   25.205948] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   25.205953] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   25.212874] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   25.214949] === GC2053 SENSOR PROBE START ===
[   25.214965] sensor_probe: client=8552cc00, addr=0x37, adapter=84074c10 (i2c0)
[   25.214971] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   25.214977] Requesting reset GPIO 18
[   25.214985] GPIO reset sequence: HIGH -> LOW -> HIGH
[   25.440135] GPIO reset sequence completed successfully
[   25.440148] === GPIO INITIALIZATION COMPLETE ===
[   25.440159] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   25.440173] sensor_probe: data_interface=1, sensor_max_fps=30
[   25.440179] sensor_probe: MIPI 30fps
[   25.440186] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   25.440194] *** tx_isp_subdev_init: pdev=c06e0168, sd=80481c00, ops=c06e0248 ***
[   25.440200] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   25.440207] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   25.440213] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   25.440219] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   25.440227] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   25.440232] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   25.440239] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=80481c00 ***
[   25.440246] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   25.440251] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   25.440257] tx_isp_module_init: Module initialized for (null)
[   25.440263] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.440271] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=80481c00, ourISPdev=80514000 ***
[   25.440279] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   25.440285] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   25.440289] *** DEBUG: About to check device name matches ***
[   25.440297] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   25.440303] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   25.440310] *** SENSOR subdev: 80481c00, ops: c06e0248 ***
[   25.440315] *** SENSOR ops->sensor: c06e025c ***
[   25.440321] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   25.440327] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   25.440399] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   25.440407] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   25.440414] sensor_probe: I2C client association complete
[   25.440422]   sd=80481c00, client=8552cc00, addr=0x37, adapter=i2c0
[   25.440427] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   25.440436] sensor_read: reg=0xf0, client=8552cc00, adapter=i2c0, addr=0x37
[   25.440845] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   25.440852] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   25.440858] *** SUCCESS: I2C communication working after GPIO reset! ***
[   25.440866] sensor_read: reg=0xf1, client=8552cc00, adapter=i2c0, addr=0x37
[   25.441355] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   25.441362] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   25.441367] === I2C COMMUNICATION TEST COMPLETE ===
[   25.441375] Registering gc2053 with ISP framework (sd=80481c00, sensor=80481c00)
[   25.441381] gc2053 registered with ISP framework successfully
[   25.441401] *** MIPS-SAFE: I2C device created successfully at 0x8552cc00 ***
[   25.441408] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   25.441414] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   25.441421] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   25.441427] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   25.441461] ISP IOCTL: cmd=0xc050561a arg=0x7fa26ba8
[   25.441469] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   25.441475] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   25.441483] ISP IOCTL: cmd=0xc050561a arg=0x7fa26ba8
[   25.441489] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   25.441495] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   25.441503] ISP IOCTL: cmd=0xc0045627 arg=0x7fa26c00
[   25.441513] ISP IOCTL: cmd=0x800856d5 arg=0x7fa26bf8
[   25.441518] TX_ISP_GET_BUF: IOCTL handler called
[   25.441525] TX_ISP_GET_BUF: core_dev=8049c400, isp_dev=80514000
[   25.441531] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   25.441538] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   25.520727] ISP IOCTL: cmd=0x800856d4 arg=0x7fa26bf8
[   25.520741] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   25.520967] ISP IOCTL: cmd=0x40045626 arg=0x7fa26c10
[   25.520979] subdev_sensor_ops_ioctl: cmd=0x2000003
[   25.520985] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   25.520992] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   25.520998] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   25.521007] ISP IOCTL: cmd=0x80045612 arg=0x0
[   25.521014] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   25.521020] === ISP Subdevice Array Status ===
[   25.521028]   [0]: isp-w00 (sd=85215400)
[   25.521035]   [1]: isp-w02 (sd=8049c000)
[   25.521041]   [2]: isp-w01 (sd=85407a00)
[   25.521048]   [3]: isp-m0 (sd=8049c400)
[   25.521055]   [4]: gc2053 (sd=80481c00)
[   25.521061]   [5]: gc2053 (sd=80481c00)
[   25.521066]   [6]: (empty)
[   25.521071]   [7]: (empty)
[   25.521076]   [8]: (empty)
[   25.521081]   [9]: (empty)
[   25.521086]   [10]: (empty)
[   25.521091]   [11]: (empty)
[   25.521096]   [12]: (empty)
[   25.521101]   [13]: (empty)
[   25.521106]   [14]: (empty)
[   25.521111]   [15]: (empty)
[   25.521115] === End Subdevice Array ===
[   25.521121] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   25.521126] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   25.521132] *** ispcore_activate_module: Fixed for our struct layouts ***
[   25.521137] *** VIC device in state 1, proceeding with activation ***
[   25.521144] *** CLOCK CONFIGURATION SECTION: clk_array=81146180, clk_count=2 ***
[   25.521152] Clock 0 set to 100000000 Hz
[   25.521157] Clock 0 enabled
[   25.521164] Clock 1 set to 100000000 Hz
[   25.521169] Clock 1 enabled
[   25.521174] *** SUBDEVICE VALIDATION SECTION ***
[   25.521179] VIC device state set to 2 (activated)
[   25.521183] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   25.521189] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   25.521194] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   25.521199] *** SUBDEVICE INITIALIZATION LOOP ***
[   25.521204] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   25.521211] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   25.521218] *** SENSOR_INIT: gc2053 enable=1 ***
[   25.521226] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   25.521233] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   25.521242] sensor_write: reg=0xfe val=0x80, client=8552cc00, adapter=i2c0, addr=0x37
[   25.521566] sensor_write: reg=0xfe val=0x80 SUCCESS
[   25.521573] sensor_write_array: reg[1] 0xfe=0x80 OK
[   25.521582] sensor_write: reg=0xfe val=0x80, client=8552cc00, adapter=i2c0, addr=0x37
[   25.521901] sensor_write: reg=0xfe val=0x80 SUCCESS
[   25.521908] sensor_write_array: reg[2] 0xfe=0x80 OK
[   25.521917] sensor_write: reg=0xfe val=0x80, client=8552cc00, adapter=i2c0, addr=0x37
[   25.522230] sensor_write: reg=0xfe val=0x80 SUCCESS
[   25.522237] sensor_write_array: reg[3] 0xfe=0x80 OK
[   25.522245] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.522559] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.522565] sensor_write_array: reg[4] 0xfe=0x00 OK
[   25.522573] sensor_write: reg=0xf2 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.522887] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   25.522893] sensor_write_array: reg[5] 0xf2=0x00 OK
[   25.522901] sensor_write: reg=0xf3 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.523215] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   25.523221] sensor_write_array: reg[6] 0xf3=0x00 OK
[   25.523229] sensor_write: reg=0xf4 val=0x36, client=8552cc00, adapter=i2c0, addr=0x37
[   25.523543] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   25.523549] sensor_write_array: reg[7] 0xf4=0x36 OK
[   25.523557] sensor_write: reg=0xf5 val=0xc0, client=8552cc00, adapter=i2c0, addr=0x37
[   25.523871] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   25.523877] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   25.523885] sensor_write: reg=0xf6 val=0x44, client=8552cc00, adapter=i2c0, addr=0x37
[   25.524199] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   25.524205] sensor_write_array: reg[9] 0xf6=0x44 OK
[   25.524214] sensor_write: reg=0xf7 val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.524527] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   25.524533] sensor_write_array: reg[10] 0xf7=0x01 OK
[   25.524542] sensor_write: reg=0xf8 val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.524855] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   25.524863] sensor_write: reg=0xf9 val=0x40, client=8552cc00, adapter=i2c0, addr=0x37
[   25.525176] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   25.525185] sensor_write: reg=0xfc val=0x8e, client=8552cc00, adapter=i2c0, addr=0x37
[   25.528211] sensor_write: reg=0xfc val=0x8e SUCCESS
[   25.528225] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.528542] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.528551] sensor_write: reg=0x87 val=0x18, client=8552cc00, adapter=i2c0, addr=0x37
[   25.528869] sensor_write: reg=0x87 val=0x18 SUCCESS
[   25.528879] sensor_write: reg=0xee val=0x30, client=8552cc00, adapter=i2c0, addr=0x37
[   25.529193] sensor_write: reg=0xee val=0x30 SUCCESS
[   25.529201] sensor_write: reg=0xd0 val=0xb7, client=8552cc00, adapter=i2c0, addr=0x37
[   25.529515] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   25.529523] sensor_write: reg=0x03 val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.529836] sensor_write: reg=0x03 val=0x04 SUCCESS
[   25.529845] sensor_write: reg=0x04 val=0x60, client=8552cc00, adapter=i2c0, addr=0x37
[   25.530189] sensor_write: reg=0x04 val=0x60 SUCCESS
[   25.530201] sensor_write: reg=0x05 val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.530513] sensor_write: reg=0x05 val=0x04 SUCCESS
[   25.530522] sensor_write: reg=0x06 val=0x4c, client=8552cc00, adapter=i2c0, addr=0x37
[   25.538331] sensor_write: reg=0x06 val=0x4c SUCCESS
[   25.538346] sensor_write: reg=0x07 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.538664] sensor_write: reg=0x07 val=0x00 SUCCESS
[   25.538673] sensor_write: reg=0x08 val=0x11, client=8552cc00, adapter=i2c0, addr=0x37
[   25.538990] sensor_write: reg=0x08 val=0x11 SUCCESS
[   25.538999] sensor_write: reg=0x09 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.539313] sensor_write: reg=0x09 val=0x00 SUCCESS
[   25.539322] sensor_write: reg=0x0a val=0x02, client=8552cc00, adapter=i2c0, addr=0x37
[   25.539635] sensor_write: reg=0x0a val=0x02 SUCCESS
[   25.539643] sensor_write: reg=0x0b val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.539956] sensor_write: reg=0x0b val=0x00 SUCCESS
[   25.539964] sensor_write: reg=0x0c val=0x02, client=8552cc00, adapter=i2c0, addr=0x37
[   25.540266] sensor_write: reg=0x0c val=0x02 SUCCESS
[   25.540276] sensor_write: reg=0x0d val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.540588] sensor_write: reg=0x0d val=0x04 SUCCESS
[   25.540597] sensor_write: reg=0x0e val=0x40, client=8552cc00, adapter=i2c0, addr=0x37
[   25.540911] sensor_write: reg=0x0e val=0x40 SUCCESS
[   25.540919] sensor_write: reg=0x12 val=0xe2, client=8552cc00, adapter=i2c0, addr=0x37
[   25.541233] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   25.541241] sensor_write: reg=0x13 val=0x16, client=8552cc00, adapter=i2c0, addr=0x37
[   25.541554] sensor_write: reg=0x13 val=0x16 SUCCESS
[   25.541563] sensor_write: reg=0x19 val=0x0a, client=8552cc00, adapter=i2c0, addr=0x37
[   25.541876] sensor_write: reg=0x19 val=0x0a SUCCESS
[   25.541884] sensor_write: reg=0x21 val=0x1c, client=8552cc00, adapter=i2c0, addr=0x37
[   25.542197] sensor_write: reg=0x21 val=0x1c SUCCESS
[   25.542206] sensor_write: reg=0x28 val=0x0a, client=8552cc00, adapter=i2c0, addr=0x37
[   25.542519] sensor_write: reg=0x28 val=0x0a SUCCESS
[   25.542527] sensor_write: reg=0x29 val=0x24, client=8552cc00, adapter=i2c0, addr=0x37
[   25.542840] sensor_write: reg=0x29 val=0x24 SUCCESS
[   25.542849] sensor_write: reg=0x2b val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.543161] sensor_write: reg=0x2b val=0x04 SUCCESS
[   25.543170] sensor_write: reg=0x32 val=0xf8, client=8552cc00, adapter=i2c0, addr=0x37
[   25.548435] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   25.548451] sensor_write: reg=0x37 val=0x03, client=8552cc00, adapter=i2c0, addr=0x37
[   25.548767] sensor_write: reg=0x37 val=0x03 SUCCESS
[   25.548777] sensor_write: reg=0x39 val=0x15, client=8552cc00, adapter=i2c0, addr=0x37
[   25.549093] sensor_write: reg=0x39 val=0x15 SUCCESS
[   25.549102] sensor_write: reg=0x43 val=0x07, client=8552cc00, adapter=i2c0, addr=0x37
[   25.549414] sensor_write: reg=0x43 val=0x07 SUCCESS
[   25.549422] sensor_write: reg=0x44 val=0x40, client=8552cc00, adapter=i2c0, addr=0x37
[   25.549733] sensor_write: reg=0x44 val=0x40 SUCCESS
[   25.549742] sensor_write: reg=0x46 val=0x0b, client=8552cc00, adapter=i2c0, addr=0x37
[   25.550053] sensor_write: reg=0x46 val=0x0b SUCCESS
[   25.550061] sensor_write: reg=0x4b val=0x20, client=8552cc00, adapter=i2c0, addr=0x37
[   25.550363] sensor_write: reg=0x4b val=0x20 SUCCESS
[   25.550373] sensor_write: reg=0x4e val=0x08, client=8552cc00, adapter=i2c0, addr=0x37
[   25.550686] sensor_write: reg=0x4e val=0x08 SUCCESS
[   25.550695] sensor_write: reg=0x55 val=0x20, client=8552cc00, adapter=i2c0, addr=0x37
[   25.551006] sensor_write: reg=0x55 val=0x20 SUCCESS
[   25.551015] sensor_write: reg=0x66 val=0x05, client=8552cc00, adapter=i2c0, addr=0x37
[   25.551325] sensor_write: reg=0x66 val=0x05 SUCCESS
[   25.551334] sensor_write: reg=0x67 val=0x05, client=8552cc00, adapter=i2c0, addr=0x37
[   25.551648] sensor_write: reg=0x67 val=0x05 SUCCESS
[   25.551657] sensor_write: reg=0x77 val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.551970] sensor_write: reg=0x77 val=0x01 SUCCESS
[   25.551979] sensor_write: reg=0x78 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.552292] sensor_write: reg=0x78 val=0x00 SUCCESS
[   25.552301] sensor_write: reg=0x7c val=0x93, client=8552cc00, adapter=i2c0, addr=0x37
[   25.552613] sensor_write: reg=0x7c val=0x93 SUCCESS
[   25.552621] sensor_write_array: reg[50] 0x7c=0x93 OK
[   25.552629] sensor_write: reg=0x8c val=0x12, client=8552cc00, adapter=i2c0, addr=0x37
[   25.552942] sensor_write: reg=0x8c val=0x12 SUCCESS
[   25.552951] sensor_write: reg=0x8d val=0x92, client=8552cc00, adapter=i2c0, addr=0x37
[   25.553263] sensor_write: reg=0x8d val=0x92 SUCCESS
[   25.553272] sensor_write: reg=0x90 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.558553] sensor_write: reg=0x90 val=0x00 SUCCESS
[   25.558569] sensor_write: reg=0x41 val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.558886] sensor_write: reg=0x41 val=0x04 SUCCESS
[   25.558895] sensor_write: reg=0x42 val=0x9d, client=8552cc00, adapter=i2c0, addr=0x37
[   25.559212] sensor_write: reg=0x42 val=0x9d SUCCESS
[   25.559221] sensor_write: reg=0x9d val=0x10, client=8552cc00, adapter=i2c0, addr=0x37
[   25.559535] sensor_write: reg=0x9d val=0x10 SUCCESS
[   25.559543] sensor_write: reg=0xce val=0x7c, client=8552cc00, adapter=i2c0, addr=0x37
[   25.559857] sensor_write: reg=0xce val=0x7c SUCCESS
[   25.559865] sensor_write: reg=0xd2 val=0x41, client=8552cc00, adapter=i2c0, addr=0x37
[   25.560210] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   25.560220] sensor_write: reg=0xd3 val=0xdc, client=8552cc00, adapter=i2c0, addr=0x37
[   25.560537] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   25.560546] sensor_write: reg=0xe6 val=0x50, client=8552cc00, adapter=i2c0, addr=0x37
[   25.560860] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   25.560869] sensor_write: reg=0xb6 val=0xc0, client=8552cc00, adapter=i2c0, addr=0x37
[   25.561182] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   25.561191] sensor_write: reg=0xb0 val=0x70, client=8552cc00, adapter=i2c0, addr=0x37
[   25.561503] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   25.561512] sensor_write: reg=0xb1 val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.561825] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   25.561833] sensor_write: reg=0xb2 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.562147] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   25.562155] sensor_write: reg=0xb3 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.562468] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   25.562476] sensor_write: reg=0xb4 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.562789] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   25.562797] sensor_write: reg=0xb8 val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.563110] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   25.563119] sensor_write: reg=0xb9 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.566403] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   25.566417] sensor_write: reg=0x26 val=0x30, client=8552cc00, adapter=i2c0, addr=0x37
[   25.566731] sensor_write: reg=0x26 val=0x30 SUCCESS
[   25.566743] sensor_write: reg=0xfe val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.567061] sensor_write: reg=0xfe val=0x01 SUCCESS
[   25.567070] sensor_write: reg=0x40 val=0x23, client=8552cc00, adapter=i2c0, addr=0x37
[   25.567383] sensor_write: reg=0x40 val=0x23 SUCCESS
[   25.567392] sensor_write: reg=0x55 val=0x07, client=8552cc00, adapter=i2c0, addr=0x37
[   25.567705] sensor_write: reg=0x55 val=0x07 SUCCESS
[   25.567714] sensor_write: reg=0x60 val=0x40, client=8552cc00, adapter=i2c0, addr=0x37
[   25.568046] sensor_write: reg=0x60 val=0x40 SUCCESS
[   25.568055] sensor_write: reg=0xfe val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.568367] sensor_write: reg=0xfe val=0x04 SUCCESS
[   25.568375] sensor_write: reg=0x14 val=0x78, client=8552cc00, adapter=i2c0, addr=0x37
[   25.568739] sensor_write: reg=0x14 val=0x78 SUCCESS
[   25.568749] sensor_write: reg=0x15 val=0x78, client=8552cc00, adapter=i2c0, addr=0x37
[   25.569061] sensor_write: reg=0x15 val=0x78 SUCCESS
[   25.569070] sensor_write: reg=0x16 val=0x78, client=8552cc00, adapter=i2c0, addr=0x37
[   25.578759] sensor_write: reg=0x16 val=0x78 SUCCESS
[   25.578775] sensor_write: reg=0x17 val=0x78, client=8552cc00, adapter=i2c0, addr=0x37
[   25.579093] sensor_write: reg=0x17 val=0x78 SUCCESS
[   25.579101] sensor_write: reg=0xfe val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.579419] sensor_write: reg=0xfe val=0x01 SUCCESS
[   25.579427] sensor_write: reg=0x92 val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.579739] sensor_write: reg=0x92 val=0x00 SUCCESS
[   25.579747] sensor_write: reg=0x94 val=0x03, client=8552cc00, adapter=i2c0, addr=0x37
[   25.580061] sensor_write: reg=0x94 val=0x03 SUCCESS
[   25.580069] sensor_write: reg=0x95 val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.580405] sensor_write: reg=0x95 val=0x04 SUCCESS
[   25.580415] sensor_write: reg=0x96 val=0x38, client=8552cc00, adapter=i2c0, addr=0x37
[   25.580727] sensor_write: reg=0x96 val=0x38 SUCCESS
[   25.580736] sensor_write: reg=0x97 val=0x07, client=8552cc00, adapter=i2c0, addr=0x37
[   25.581050] sensor_write: reg=0x97 val=0x07 SUCCESS
[   25.581059] sensor_write: reg=0x98 val=0x80, client=8552cc00, adapter=i2c0, addr=0x37
[   25.581372] sensor_write: reg=0x98 val=0x80 SUCCESS
[   25.581381] sensor_write: reg=0xfe val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.581693] sensor_write: reg=0xfe val=0x01 SUCCESS
[   25.581702] sensor_write: reg=0x01 val=0x05, client=8552cc00, adapter=i2c0, addr=0x37
[   25.582015] sensor_write: reg=0x01 val=0x05 SUCCESS
[   25.582023] sensor_write: reg=0x02 val=0x89, client=8552cc00, adapter=i2c0, addr=0x37
[   25.582336] sensor_write: reg=0x02 val=0x89 SUCCESS
[   25.582345] sensor_write: reg=0x04 val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.582657] sensor_write: reg=0x04 val=0x01 SUCCESS
[   25.582665] sensor_write: reg=0x07 val=0xa6, client=8552cc00, adapter=i2c0, addr=0x37
[   25.582978] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   25.582987] sensor_write: reg=0x08 val=0xa9, client=8552cc00, adapter=i2c0, addr=0x37
[   25.583299] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   25.583308] sensor_write: reg=0x09 val=0xa8, client=8552cc00, adapter=i2c0, addr=0x37
[   25.583621] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   25.583629] sensor_write: reg=0x0a val=0xa7, client=8552cc00, adapter=i2c0, addr=0x37
[   25.583942] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   25.583950] sensor_write: reg=0x0b val=0xff, client=8552cc00, adapter=i2c0, addr=0x37
[   25.584263] sensor_write: reg=0x0b val=0xff SUCCESS
[   25.584271] sensor_write: reg=0x0c val=0xff, client=8552cc00, adapter=i2c0, addr=0x37
[   25.584584] sensor_write: reg=0x0c val=0xff SUCCESS
[   25.584592] sensor_write: reg=0x0f val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.584905] sensor_write: reg=0x0f val=0x00 SUCCESS
[   25.584913] sensor_write: reg=0x50 val=0x1c, client=8552cc00, adapter=i2c0, addr=0x37
[   25.585227] sensor_write: reg=0x50 val=0x1c SUCCESS
[   25.585235] sensor_write: reg=0x89 val=0x03, client=8552cc00, adapter=i2c0, addr=0x37
[   25.585547] sensor_write: reg=0x89 val=0x03 SUCCESS
[   25.585556] sensor_write: reg=0xfe val=0x04, client=8552cc00, adapter=i2c0, addr=0x37
[   25.585869] sensor_write: reg=0xfe val=0x04 SUCCESS
[   25.585877] sensor_write: reg=0x28 val=0x86, client=8552cc00, adapter=i2c0, addr=0x37
[   25.586190] sensor_write: reg=0x28 val=0x86 SUCCESS
[   25.586197] sensor_write_array: reg[100] 0x28=0x86 OK
[   25.586206] sensor_write: reg=0x29 val=0x86, client=8552cc00, adapter=i2c0, addr=0x37
[   25.586519] sensor_write: reg=0x29 val=0x86 SUCCESS
[   25.586527] sensor_write: reg=0x2a val=0x86, client=8552cc00, adapter=i2c0, addr=0x37
[   25.586840] sensor_write: reg=0x2a val=0x86 SUCCESS
[   25.586849] sensor_write: reg=0x2b val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.587161] sensor_write: reg=0x2b val=0x68 SUCCESS
[   25.587170] sensor_write: reg=0x2c val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.587483] sensor_write: reg=0x2c val=0x68 SUCCESS
[   25.587491] sensor_write: reg=0x2d val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.587804] sensor_write: reg=0x2d val=0x68 SUCCESS
[   25.587813] sensor_write: reg=0x2e val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.588820] sensor_write: reg=0x2e val=0x68 SUCCESS
[   25.588831] sensor_write: reg=0x2f val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.589143] sensor_write: reg=0x2f val=0x68 SUCCESS
[   25.589152] sensor_write: reg=0x30 val=0x4f, client=8552cc00, adapter=i2c0, addr=0x37
[   25.598945] sensor_write: reg=0x30 val=0x4f SUCCESS
[   25.598960] sensor_write: reg=0x31 val=0x68, client=8552cc00, adapter=i2c0, addr=0x37
[   25.599278] sensor_write: reg=0x31 val=0x68 SUCCESS
[   25.599287] sensor_write: reg=0x32 val=0x67, client=8552cc00, adapter=i2c0, addr=0x37
[   25.599603] sensor_write: reg=0x32 val=0x67 SUCCESS
[   25.599612] sensor_write: reg=0x33 val=0x66, client=8552cc00, adapter=i2c0, addr=0x37
[   25.599926] sensor_write: reg=0x33 val=0x66 SUCCESS
[   25.599935] sensor_write: reg=0x34 val=0x66, client=8552cc00, adapter=i2c0, addr=0x37
[   25.600270] sensor_write: reg=0x34 val=0x66 SUCCESS
[   25.600279] sensor_write: reg=0x35 val=0x66, client=8552cc00, adapter=i2c0, addr=0x37
[   25.600596] sensor_write: reg=0x35 val=0x66 SUCCESS
[   25.600605] sensor_write: reg=0x36 val=0x66, client=8552cc00, adapter=i2c0, addr=0x37
[   25.600919] sensor_write: reg=0x36 val=0x66 SUCCESS
[   25.600927] sensor_write: reg=0x37 val=0x66, client=8552cc00, adapter=i2c0, addr=0x37
[   25.601241] sensor_write: reg=0x37 val=0x66 SUCCESS
[   25.601249] sensor_write: reg=0x38 val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.601562] sensor_write: reg=0x38 val=0x62 SUCCESS
[   25.601571] sensor_write: reg=0x39 val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.601883] sensor_write: reg=0x39 val=0x62 SUCCESS
[   25.601892] sensor_write: reg=0x3a val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.602205] sensor_write: reg=0x3a val=0x62 SUCCESS
[   25.602213] sensor_write: reg=0x3b val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.602525] sensor_write: reg=0x3b val=0x62 SUCCESS
[   25.602533] sensor_write: reg=0x3c val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.602846] sensor_write: reg=0x3c val=0x62 SUCCESS
[   25.602855] sensor_write: reg=0x3d val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.603167] sensor_write: reg=0x3d val=0x62 SUCCESS
[   25.603176] sensor_write: reg=0x3e val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.603493] sensor_write: reg=0x3e val=0x62 SUCCESS
[   25.603502] sensor_write: reg=0x3f val=0x62, client=8552cc00, adapter=i2c0, addr=0x37
[   25.603815] sensor_write: reg=0x3f val=0x62 SUCCESS
[   25.603823] sensor_write: reg=0xfe val=0x01, client=8552cc00, adapter=i2c0, addr=0x37
[   25.604137] sensor_write: reg=0xfe val=0x01 SUCCESS
[   25.604145] sensor_write: reg=0x9a val=0x06, client=8552cc00, adapter=i2c0, addr=0x37
[   25.604458] sensor_write: reg=0x9a val=0x06 SUCCESS
[   25.604466] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.604779] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.604787] sensor_write: reg=0x7b val=0x2a, client=8552cc00, adapter=i2c0, addr=0x37
[   25.605101] sensor_write: reg=0x7b val=0x2a SUCCESS
[   25.605109] sensor_write: reg=0x23 val=0x2d, client=8552cc00, adapter=i2c0, addr=0x37
[   25.605421] sensor_write: reg=0x23 val=0x2d SUCCESS
[   25.605430] sensor_write: reg=0xfe val=0x03, client=8552cc00, adapter=i2c0, addr=0x37
[   25.605743] sensor_write: reg=0xfe val=0x03 SUCCESS
[   25.605751] sensor_write: reg=0x01 val=0x27, client=8552cc00, adapter=i2c0, addr=0x37
[   25.606064] sensor_write: reg=0x01 val=0x27 SUCCESS
[   25.606072] sensor_write: reg=0x02 val=0x56, client=8552cc00, adapter=i2c0, addr=0x37
[   25.606385] sensor_write: reg=0x02 val=0x56 SUCCESS
[   25.606393] sensor_write: reg=0x03 val=0x8e, client=8552cc00, adapter=i2c0, addr=0x37
[   25.606706] sensor_write: reg=0x03 val=0x8e SUCCESS
[   25.606715] sensor_write: reg=0x12 val=0x80, client=8552cc00, adapter=i2c0, addr=0x37
[   25.607027] sensor_write: reg=0x12 val=0x80 SUCCESS
[   25.607036] sensor_write: reg=0x13 val=0x07, client=8552cc00, adapter=i2c0, addr=0x37
[   25.607349] sensor_write: reg=0x13 val=0x07 SUCCESS
[   25.607357] sensor_write: reg=0x15 val=0x12, client=8552cc00, adapter=i2c0, addr=0x37
[   25.607670] sensor_write: reg=0x15 val=0x12 SUCCESS
[   25.607679] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   25.607999] sensor_write: reg=0xfe val=0x00 SUCCESS
[   25.608009] sensor_write: reg=0x3e val=0x91, client=8552cc00, adapter=i2c0, addr=0x37
[   25.609007] sensor_write: reg=0x3e val=0x91 SUCCESS
[   25.609015] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   25.609022] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   25.609028] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   25.609035] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   25.609042] *** SENSOR_INIT: gc2053 enable=1 ***
[   25.609048] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   25.609054] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   25.609061] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   25.609067] *** ispcore_core_ops_init: ENTRY - sd=8049c400, on=1 ***
[   25.609074] *** ispcore_core_ops_init: sd->dev_priv=8049c400, sd->host_priv=8049c400 ***
[   25.609081] *** ispcore_core_ops_init: sd->pdev=c06b5e90, sd->ops=c06b65b8 ***
[   25.609087] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   25.609093] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   25.609101] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.609109] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   25.609116] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   25.609122] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   25.609127] *** ispcore_core_ops_init: s0 (core_dev) = 8049c400 from sd->host_priv ***
[   25.609135] ispcore_core_ops_init: core_dev=8049c400, vic_dev=8049c000, vic_state=2
[   25.609139] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   25.609148] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   25.609156] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   25.609163] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   25.609169] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   25.609175] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   25.609179] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   25.609185] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   25.609192] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   25.609198] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   25.609204] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   25.609209] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   25.609215] tisp_event_init: Initializing ISP event system
[   25.609222] tisp_event_init: SAFE event system initialized with 20 nodes
[   25.609227] tisp_event_set_cb: Setting callback for event 4
[   25.609234] tisp_event_set_cb: Event 4 callback set to c0684a10
[   25.609239] tisp_event_set_cb: Setting callback for event 5
[   25.609246] tisp_event_set_cb: Event 5 callback set to c0684ed8
[   25.609251] tisp_event_set_cb: Setting callback for event 7
[   25.609257] tisp_event_set_cb: Event 7 callback set to c0684aa4
[   25.609263] tisp_event_set_cb: Setting callback for event 9
[   25.609269] tisp_event_set_cb: Event 9 callback set to c0684b2c
[   25.609275] tisp_event_set_cb: Setting callback for event 8
[   25.609281] tisp_event_set_cb: Event 8 callback set to c0684bf0
[   25.609288] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[   25.629213] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   25.629228] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   25.629235] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   25.629242] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   25.629249] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   25.629256] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   25.629263] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   25.629269] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   25.629277] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   25.629283] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   25.629290] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   25.629297] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   25.629303] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   25.629311] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   25.629317] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   25.629324] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   25.629330] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   25.629336] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   25.629343] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   25.629349] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   25.629356] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   25.629363] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   25.629368] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   25.629374] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   25.629380] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   25.629387] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   25.629394] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   25.629401] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   25.629407] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   25.629414] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   25.629421] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   25.629427] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   25.629433] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   25.629440] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   25.629447] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   25.629453] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   25.629460] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   25.629467] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   25.629473] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   25.629479] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   25.629486] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   25.629493] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   25.629499] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   25.629505] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   25.629513] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   25.629519] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   25.629526] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   25.629533] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   25.629538] *** tisp_init: ISP control register set to enable processing pipeline ***
[   25.629545] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   25.629551] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   25.629557] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   25.629563] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   25.629569] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   25.629575] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   25.629581] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   25.629587] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   25.629594] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   25.629599] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   25.629605] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   25.629613] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   25.629619] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   25.629626] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   25.629633] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   25.629639] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   25.629645] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   25.629651] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   25.629658] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   25.629664] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   25.629671] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   25.629677] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   25.629684] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   25.629691] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   25.629699] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   25.629706] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   25.629713] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   25.629719] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   25.629726] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   25.629733] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   25.629738] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   25.629744] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   25.629749] *** This should eliminate green frames by enabling proper color processing ***
[   25.629756] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   25.629762] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   25.629769] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   25.629775] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   25.629781] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   25.629788] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   25.629795] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   25.629801] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   25.629807] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   25.629813] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   25.629818] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   25.629824] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   25.629829] *** tisp_init: Standard tuning parameters loaded successfully ***
[   25.629835] *** tisp_init: Custom tuning parameters loaded successfully ***
[   25.629841] tisp_set_csc_version: Setting CSC version 0
[   25.629847] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   25.629853] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   25.629859] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   25.629865] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   25.629872] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   25.629878] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   25.629883] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   25.629889] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   25.629896] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   25.629901] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   25.629907] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   25.629914] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   25.629919] *** tisp_init: ISP processing pipeline fully enabled ***
[   25.629925] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   25.629932] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   25.629937] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   25.629944] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   25.629951] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   25.629956] tisp_init: ISP memory buffers configured
[   25.629961] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   25.629968] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   25.629977] tiziano_ae_params_refresh: Refreshing AE parameters
[   25.629987] tiziano_ae_params_refresh: AE parameters refreshed
[   25.629993] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   25.629999] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   25.630005] tiziano_ae_para_addr: Setting up AE parameter addresses
[   25.630010] tiziano_ae_para_addr: AE parameter addresses configured
[   25.630016] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   25.630023] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   25.630030] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   25.630037] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   25.630043] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   25.630050] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   25.630057] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   25.630064] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75c814 (Binary Ninja EXACT) ***
[   25.630071] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   25.630077] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   25.630084] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   25.630091] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   25.630096] tiziano_ae_set_hardware_param: Parameters written to AE0
[   25.630102] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   25.630109] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   25.630144] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   25.630151] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   25.630158] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   25.630164] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   25.630171] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   25.630177] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   25.630184] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   25.630190] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   25.630197] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   25.630203] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   25.630209] tiziano_ae_set_hardware_param: Parameters written to AE1
[   25.630215] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   25.630222] *** system_irq_func_set: Registered handler c0685be8 at index 10 ***
[   25.637855] *** system_irq_func_set: Registered handler c0685d00 at index 27 ***
[   25.660152] *** system_irq_func_set: Registered handler c0685be8 at index 26 ***
[   25.673013] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   25.673027] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   25.673037] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   25.673046] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   25.673066] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4100.000 ms)
[   25.675163] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   25.677967] *** system_irq_func_set: Registered handler c0685de8 at index 29 ***
[   25.698183] *** system_irq_func_set: Registered handler c0685d74 at index 28 ***
[   25.705847] *** system_irq_func_set: Registered handler c0685e5c at index 30 ***
[   25.720305] *** system_irq_func_set: Registered handler c0685eb0 at index 20 ***
[   25.738125] *** system_irq_func_set: Registered handler c0685f04 at index 18 ***
[   25.758316] *** system_irq_func_set: Registered handler c0685f58 at index 31 ***
[   25.765977] *** system_irq_func_set: Registered handler c0685fac at index 11 ***
[   25.783778] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   25.783800] tiziano_deflicker_expt: Generated 119 LUT entries
[   25.783806] tisp_event_set_cb: Setting callback for event 1
[   25.783814] tisp_event_set_cb: Event 1 callback set to c06857e8
[   25.783819] tisp_event_set_cb: Setting callback for event 6
[   25.783826] tisp_event_set_cb: Event 6 callback set to c0684d48
[   25.783831] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   25.783837] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   25.783844] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   25.783851] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   25.783858] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   25.783863] tiziano_awb_init: AWB hardware blocks enabled
[   25.783869] tiziano_gamma_init: Initializing Gamma processing
[   25.783874] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   25.783934] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   25.783939] tiziano_gib_init: Initializing GIB processing
[   25.783945] tiziano_lsc_init: Initializing LSC processing
[   25.783949] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   25.783956] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   25.783963] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   25.783969] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   25.783975] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   25.784031] tiziano_ccm_init: Initializing Color Correction Matrix
[   25.784037] tiziano_ccm_init: Using linear CCM parameters
[   25.784042] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   25.784049] jz_isp_ccm: EV=64, CT=9984
[   25.784055] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   25.784061] cm_control: saturation=128
[   25.784066] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   25.784072] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   25.784077] tiziano_ccm_init: CCM initialized successfully
[   25.784083] tiziano_dmsc_init: Initializing DMSC processing
[   25.784087] tiziano_sharpen_init: Initializing Sharpening
[   25.784093] tiziano_sharpen_init: Using linear sharpening parameters
[   25.784098] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   25.784105] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   25.784111] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   25.784137] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   25.784143] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   25.784149] tiziano_sharpen_init: Sharpening initialized successfully
[   25.784154] tiziano_sdns_init: Initializing SDNS processing
[   25.784162] tiziano_sdns_init: Using linear SDNS parameters
[   25.784167] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   25.784174] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   25.784179] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   25.784212] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   25.784219] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   25.784224] tiziano_sdns_init: SDNS processing initialized successfully
[   25.784231] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   25.784235] tiziano_mdns_init: Using linear MDNS parameters
[   25.784246] tiziano_mdns_init: MDNS processing initialized successfully
[   25.784251] tiziano_clm_init: Initializing CLM processing
[   25.784256] tiziano_dpc_init: Initializing DPC processing
[   25.784261] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   25.784267] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   25.784273] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   25.784279] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   25.784294] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   25.784301] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   25.784306] tiziano_hldc_init: Initializing HLDC processing
[   25.784313] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   25.784319] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   25.784325] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   25.784332] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   25.784339] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   25.784346] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   25.784353] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   25.784359] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   25.784366] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   25.784373] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   25.784379] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   25.784386] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   25.784393] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   25.784399] tiziano_adr_params_refresh: Refreshing ADR parameters
[   25.784404] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   25.784409] tiziano_adr_params_init: Initializing ADR parameter arrays
[   25.784416] tisp_adr_set_params: Writing ADR parameters to registers
[   25.784448] tisp_adr_set_params: ADR parameters written to hardware
[   25.784454] tisp_event_set_cb: Setting callback for event 18
[   25.784460] tisp_event_set_cb: Event 18 callback set to c0685f04
[   25.784465] tisp_event_set_cb: Setting callback for event 2
[   25.784472] tisp_event_set_cb: Event 2 callback set to c06849e4
[   25.784477] tiziano_adr_init: ADR processing initialized successfully
[   25.784483] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   25.784489] tiziano_bcsh_init: Initializing BCSH processing
[   25.784493] tiziano_ydns_init: Initializing YDNS processing
[   25.784499] tiziano_rdns_init: Initializing RDNS processing
[   25.784504] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   25.784517] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5fa8000 (Binary Ninja EXACT) ***
[   25.784524] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5fa9000 (Binary Ninja EXACT) ***
[   25.784531] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5faa000 (Binary Ninja EXACT) ***
[   25.784537] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5fab000 (Binary Ninja EXACT) ***
[   25.784545] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5fac000 (Binary Ninja EXACT) ***
[   25.784551] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5fac800 (Binary Ninja EXACT) ***
[   25.784558] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5fad000 (Binary Ninja EXACT) ***
[   25.784565] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5fad800 (Binary Ninja EXACT) ***
[   25.784571] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   25.784577] *** tisp_init: AE0 buffer allocated at 0x05fa8000 ***
[   25.784583] *** CRITICAL FIX: data_b2f3c initialized to 0x85fa8000 (prevents stack corruption) ***
[   25.784592] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x520000 (Binary Ninja EXACT) ***
[   25.784599] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x521000 (Binary Ninja EXACT) ***
[   25.784606] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x522000 (Binary Ninja EXACT) ***
[   25.784613] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x523000 (Binary Ninja EXACT) ***
[   25.784619] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x524000 (Binary Ninja EXACT) ***
[   25.784626] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x524800 (Binary Ninja EXACT) ***
[   25.784633] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x525000 (Binary Ninja EXACT) ***
[   25.784640] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x525800 (Binary Ninja EXACT) ***
[   25.784647] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***d
[   25.784653] *** tisp_init: AE1 buffer allocated at 0x00520000 ***
[   25.784657] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   25.784664] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   25.784671] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   25.784676] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   25.784683] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   25.784688] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   25.784695] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   25.784703] tiziano_ae_params_refresh: Refreshing AE parameters
[   25.784713] tiziano_ae_params_refresh: AE parameters refreshed
[   25.784719] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   25.784725] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   25.784730] tiziano_ae_para_addr: Setting up AE parameter addresses
[   25.784735] tiziano_ae_para_addr: AE parameter addresses configured
[   25.784742] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   25.784749] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   25.784755] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   25.784762] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   25.784769] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   25.784776] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   25.784783] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   25.784789] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75c814 (Binary Ninja EXACT) ***
[   25.784796] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   25.784803] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   25.784809] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   25.784816] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   25.784822] tiziano_ae_set_hardware_param: Parameters written to AE0
[   25.784828] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   25.784835] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   25.784841] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   25.784847] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   25.784854] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   25.784861] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   25.784867] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   25.784873] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   25.784880] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   25.784886] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   25.784893] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   25.784899] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   25.784905] tiziano_ae_set_hardware_param: Parameters written to AE1
[   25.784911] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   25.784918] *** system_irq_func_set: Registered handler c0685be8 at index 10 ***
[   25.797084] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4220.000 ms)
[   25.797100] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4220.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   25.969629] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   25.969636] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   25.969642] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   25.969648] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   25.969653] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   25.969660] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   25.969666] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   25.969674] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   25.969680] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   25.969686] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   25.969693] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   25.969700] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   25.969707] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   25.969712] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   25.969719] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   25.969726] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   25.969732] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   25.969739] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   25.969746] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   25.969752] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   25.969759] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   25.969765] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   25.969772] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   25.969778] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   25.969784] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   25.969792] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   25.969799] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   25.969806] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   25.969812] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   25.969818] *** tisp_init: ISP control register set to enable processing pipeline ***
[   25.969824] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   25.969830] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   25.969836] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   25.969842] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   25.969848] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   25.969855] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   25.969866] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   25.977308] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   25.977314] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   25.985034] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[   25.992485] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   26.000202] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   26.007740] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   26.013934] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   26.022018] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685be8 ***
[   26.030266] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   26.039512] ae0_interrupt_static: Processing AE0 static interrupt
[   26.039520] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   26.039525] ae0_interrupt_static: AE0 static interrupt processed
[   26.039532] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   26.047703] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   26.092629] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4520.000 ms)
[   26.092643] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4520.000 ms)
[   26.092660] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   26.094792] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 300.000 ms)
[   26.094802] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 300.000 ms)
[   26.150198] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   26.150213] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   26.150220] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   26.150226] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   26.150232] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   26.150240] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   26.150246] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   26.150253] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   26.150260] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   26.150266] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   26.150272] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   26.150279] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   26.150285] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   26.150292] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   26.150298] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   26.150304] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   26.150311] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   26.150318] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   26.150326] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   26.150334] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   26.150341] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   26.150347] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   26.150354] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   26.150360] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   26.150366] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   26.150371] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   26.150376] *** This should eliminate green frames by enabling proper color processing ***
[   26.150383] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   26.150390] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   26.150396] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   26.150402] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   26.150409] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   26.150416] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   26.150422] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   26.150428] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   26.150435] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   26.150440] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   26.150446] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   26.150451] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   26.150456] *** tisp_init: Standard tuning parameters loaded successfully ***
[   26.150462] *** tisp_init: Custom tuning parameters loaded successfully ***
[   26.150468] tisp_set_csc_version: Setting CSC version 0
[   26.150474] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   26.150481] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   26.150487] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   26.150493] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   26.150500] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   26.150505] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   26.150510] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   26.150517] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   26.150523] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   26.150528] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   26.150535] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   26.150542] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   26.150547] *** tisp_init: ISP processing pipeline fully enabled ***
[   26.150553] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   26.150560] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   26.150565] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   26.150572] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   26.150578] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   26.150584] tisp_init: ISP memory buffers configured
[   26.150589] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   26.150596] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   26.150604] tiziano_ae_params_refresh: Refreshing AE parameters
[   26.150615] tiziano_ae_params_refresh: AE parameters refreshed
[   26.150621] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   26.150627] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   26.150632] tiziano_ae_para_addr: Setting up AE parameter addresses
[   26.150638] tiziano_ae_para_addr: AE parameter addresses configured
[   26.150644] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   26.150650] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   26.150658] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   26.150664] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   26.150671] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   26.150678] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   26.150685] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   26.150692] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75c814 (Binary Ninja EXACT) ***
[   26.150698] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   26.150705] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   26.150712] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   26.150718] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   26.150724] tiziano_ae_set_hardware_param: Parameters written to AE0
[   26.150730] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   26.150736] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   26.150743] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   26.150750] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   26.150756] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   26.150762] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   26.150769] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   26.150775] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   26.150782] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   26.150788] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   26.150794] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   26.150801] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   26.150807] tiziano_ae_set_hardware_param: Parameters written to AE1
[   26.150812] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   26.150820] *** system_irq_func_set: Registered handler c0685be8 at index 10 ***
[   26.161208] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   26.161222] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   26.168093] *** system_irq_func_set: Registered handler c0685d00 at index 27 ***
[   26.180650] *** system_irq_func_set: Registered handler c0685be8 at index 26 ***
[   26.198548] *** system_irq_func_set: Registered handler c0685de8 at index 29 ***
[   26.218735] *** system_irq_func_set: Registered handler c0685d74 at index 28 ***
[   26.228810] *** system_irq_func_set: Registered handler c0685e5c at index 30 ***
[   26.249014] *** system_irq_func_set: Registered handler c0685eb0 at index 20 ***
[   26.259087] *** system_irq_func_set: Registered handler c0685f04 at index 18 ***
[   26.277662] *** system_irq_func_set: Registered handler c0685f58 at index 31 ***
[   26.290224] *** system_irq_func_set: Registered handler c0685fac at index 11 ***
[   26.308029] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   26.308051] tiziano_deflicker_expt: Generated 119 LUT entries
[   26.308058] tisp_event_set_cb: Setting callback for event 1
[   26.308066] tisp_event_set_cb: Event 1 callback set to c06857e8
[   26.308071] tisp_event_set_cb: Setting callback for event 6
[   26.308078] tisp_event_set_cb: Event 6 callback set to c0684d48
[   26.308083] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   26.308089] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   26.308096] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   26.308104] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   26.308110] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   26.308116] tiziano_awb_init: AWB hardware blocks enabled
[   26.308120] tiziano_gamma_init: Initializing Gamma processing
[   26.308126] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   26.308186] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   26.308191] tiziano_gib_init: Initializing GIB processing
[   26.308196] tiziano_lsc_init: Initializing LSC processing
[   26.308201] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   26.308208] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   26.308214] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   26.308221] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   26.308226] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   26.308283] tiziano_ccm_init: Initializing Color Correction Matrix
[   26.308288] tiziano_ccm_init: Using linear CCM parameters
[   26.308294] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   26.308300] jz_isp_ccm: EV=64, CT=9984
[   26.308306] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   26.308312] cm_control: saturation=128
[   26.308317] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   26.308324] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   26.308328] tiziano_ccm_init: CCM initialized successfully
[   26.308334] tiziano_dmsc_init: Initializing DMSC processing
[   26.308339] tiziano_sharpen_init: Initializing Sharpening
[   26.308344] tiziano_sharpen_init: Using linear sharpening parameters
[   26.308350] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   26.308356] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   26.308362] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   26.308388] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   26.308395] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   26.308400] tiziano_sharpen_init: Sharpening initialized successfully
[   26.308406] tiziano_sdns_init: Initializing SDNS processing
[   26.308413] tiziano_sdns_init: Using linear SDNS parameters
[   26.308419] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   26.308426] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   26.308431] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   26.308464] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   26.308470] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   26.308476] tiziano_sdns_init: SDNS processing initialized successfully
[   26.308482] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   26.308487] tiziano_mdns_init: Using linear MDNS parameters
[   26.308498] tiziano_mdns_init: MDNS processing initialized successfully
[   26.308502] tiziano_clm_init: Initializing CLM processing
[   26.308508] tiziano_dpc_init: Initializing DPC processing
[   26.308513] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   26.308518] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   26.308525] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   26.308531] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   26.308546] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   26.308552] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   26.308558] tiziano_hldc_init: Initializing HLDC processing
[   26.308564] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   26.308570] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   26.308577] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   26.308584] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   26.308590] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   26.308597] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   26.308604] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   26.308611] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   26.308618] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   26.308624] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   26.308631] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   26.308638] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   26.308644] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   26.308650] tiziano_adr_params_refresh: Refreshing ADR parameters
[   26.308656] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   26.308661] tiziano_adr_params_init: Initializing ADR parameter arrays
[   26.308668] tisp_adr_set_params: Writing ADR parameters to registers
[   26.308700] tisp_adr_set_params: ADR parameters written to hardware
[   26.308705] tisp_event_set_cb: Setting callback for event 18
[   26.308712] tisp_event_set_cb: Event 18 callback set to c0685f04
[   26.308717] tisp_event_set_cb: Setting callback for event 2
[   26.308724] tisp_event_set_cb: Event 2 callback set to c06849e4
[   26.308729] tiziano_adr_init: ADR processing initialized successfully
[   26.308735] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   26.308740] tiziano_bcsh_init: Initializing BCSH processing
[   26.308745] tiziano_ydns_init: Initializing YDNS processing
[   26.308750] tiziano_rdns_init: Initializing RDNS processing
[   26.308755] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   26.308768] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x528000 (Binary Ninja EXACT) ***
[   26.308775] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x529000 (Binary Ninja EXACT) ***
[   26.308782] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x52a000 (Binary Ninja EXACT) ***
[   26.308789] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x52b000 (Binary Ninja EXACT) ***
[   26.308796] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x52c000 (Binary Ninja EXACT) ***
[   26.308802] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x52c800 (Binary Ninja EXACT) ***
[   26.308809] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x52d000 (Binary Ninja EXACT) ***
[   26.308816] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x52d800 (Binary Ninja EXACT) ***
[   26.308822] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   26.308828] *** tisp_init: AE0 buffer allocated at 0x00528000 ***
[   26.308834] *** CRITICAL FIX: data_b2f3c initialized to 0x80528000 (prevents stack corruption) ***
[   26.308843] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x530000 (Binary Ninja EXACT) ***
[   26.308850] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x531000 (Binary Ninja EXACT) ***
[   26.308856] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x532000 (Binary Ninja EXACT) ***
[   26.308863] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x533000 (Binary Ninja EXACT) ***
[   26.308870] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x534000 (Binary Ninja EXACT) ***
[   26.308876] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x534800 (Binary Ninja EXACT) ***
[   26.308884] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x535000 (Binary Ninja EXACT) ***
[   26.308890] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x535800 (Binary Ninja EXACT) ***
[   26.308897] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   26.308903] *** tisp_init: AE1 buffer allocated at 0x00530000 ***
[   26.308908] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   26.308914] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   26.308921] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   26.308926] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   26.308933] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   26.308938] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   26.308945] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   26.308954] tiziano_ae_params_refresh: Refreshing AE parameters
[   26.308964] tiziano_ae_params_refresh: AE parameters refreshed
[   26.308970] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   26.308976] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   26.308981] tiziano_ae_para_addr: Setting up AE parameter addresses
[   26.308986] tiziano_ae_para_addr: AE parameter addresses configured
[   26.308992] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   26.308999] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   26.309006] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   26.309013] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   26.309020] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   26.309026] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   26.309033] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   26.309040] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b75c814 (Binary Ninja EXACT) ***
[   26.309047] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   26.309054] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   26.309060] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   26.309067] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   26.309072] tiziano_ae_set_hardware_param: Parameters written to AE0
[   26.309078] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   26.309085] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   26.309092] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   26.309098] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   26.309104] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   26.309111] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   26.309118] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   26.309124] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   26.309130] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   26.309137] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   26.309143] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   26.309150] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   26.309156] tiziano_ae_set_hardware_param: Parameters written to AE1
[   26.309161] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   26.309168] *** system_irq_func_set: Registered handler c0685be8 at index 10 ***
[   26.328233] *** system_irq_func_set: Registered handler c0685d00 at index 27 ***
[   26.348422] *** system_irq_func_set: Registered handler c0685be8 at index 26 ***
[   26.356082] *** system_irq_func_set: Registered handler c0685de8 at index 29 ***
[   26.370212] *** system_irq_func_set: Registered handler c0685d74 at index 28 ***
[   26.385988] *** system_irq_func_set: Registered handler c0685e5c at index 30 ***
[   26.400454] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[   26.400468] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[   26.404009] *** system_irq_func_set: Registered handler c0685eb0 at index 20 ***
[   26.421587] *** system_irq_func_set: Registered handler c0685f04 at index 18 ***
[   26.439402] *** system_irq_func_set: Registered handler c0685f58 at index 31 ***
[   26.459598] *** system_irq_func_set: Registered handler c0685fac at index 11 ***
[   26.467262] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   26.467280] tiziano_deflicker_expt: Generated 119 LUT entries
[   26.467286] tisp_event_set_cb: Setting callback for event 1
[   26.467293] tisp_event_set_cb: Event 1 callback set to c06857e8
[   26.467298] tisp_event_set_cb: Setting callback for event 6
[   26.467305] tisp_event_set_cb: Event 6 callback set to c0684d48
[   26.467310] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   26.467316] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   26.467323] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   26.467330] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   26.467337] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   26.467342] tiziano_awb_init: AWB hardware blocks enabled
[   26.467348] tiziano_gamma_init: Initializing Gamma processing
[   26.467353] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   26.467412] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   26.467418] tiziano_gib_init: Initializing GIB processing
[   26.467423] tiziano_lsc_init: Initializing LSC processing
[   26.467428] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   26.467434] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   26.467441] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   26.467448] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   26.467453] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   26.467510] tiziano_ccm_init: Initializing Color Correction Matrix
[   26.467515] tiziano_ccm_init: Using linear CCM parameters
[   26.467520] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   26.467527] jz_isp_ccm: EV=64, CT=9984
[   26.467534] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   26.467539] cm_control: saturation=128
[   26.467544] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   26.467551] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   26.467556] tiziano_ccm_init: CCM initialized successfully
[   26.467561] tiziano_dmsc_init: Initializing DMSC processing
[   26.467566] tiziano_sharpen_init: Initializing Sharpening
[   26.467572] tiziano_sharpen_init: Using linear sharpening parameters
[   26.467577] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   26.467584] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   26.467590] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   26.467616] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   26.467622] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   26.467628] tiziano_sharpen_init: Sharpening initialized successfully
[   26.467633] tiziano_sdns_init: Initializing SDNS processing
[   26.467641] tiziano_sdns_init: Using linear SDNS parameters
[   26.467646] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   26.467654] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   26.467659] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   26.467692] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   26.467698] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   26.467704] tiziano_sdns_init: SDNS processing initialized successfully
[   26.467710] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   26.467715] tiziano_mdns_init: Using linear MDNS parameters
[   26.467725] tiziano_mdns_init: MDNS processing initialized successfully
[   26.467730] tiziano_clm_init: Initializing CLM processing
[   26.467736] tiziano_dpc_init: Initializing DPC processing
[   26.467740] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   26.467746] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   26.467753] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   26.467758] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   26.467773] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   26.467780] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   26.467785] tiziano_hldc_init: Initializing HLDC processing
[   26.467792] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   26.467798] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   26.467804] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   26.467812] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   26.467818] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   26.467825] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   26.467832] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   26.467838] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   26.467846] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   26.467852] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   26.467859] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   26.467866] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   26.467872] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   26.467878] tiziano_adr_params_refresh: Refreshing ADR parameters
[   26.467884] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   26.467889] tiziano_adr_params_init: Initializing ADR parameter arrays
[   26.467896] tisp_adr_set_params: Writing ADR parameters to registers
[   26.467928] tisp_adr_set_params: ADR parameters written to hardware
[   26.467933] tisp_event_set_cb: Setting callback for event 18
[   26.467940] tisp_event_set_cb: Event 18 callback set to c0685f04
[   26.467945] tisp_event_set_cb: Setting callback for event 2
[   26.467952] tisp_event_set_cb: Event 2 callback set to c06849e4
[   26.467956] tiziano_adr_init: ADR processing initialized successfully
[   26.467963] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   26.467968] tiziano_bcsh_init: Initializing BCSH processing
[   26.467973] tiziano_ydns_init: Initializing YDNS processing
[   26.467978] tiziano_rdns_init: Initializing RDNS processing
[   26.467983] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   26.467988] tisp_event_init: Initializing ISP event system
[   26.467995] tisp_event_init: SAFE event system initialized with 20 nodes
[   26.468001] tisp_event_set_cb: Setting callback for event 4
[   26.468007] tisp_event_set_cb: Event 4 callback set to c0684a10
[   26.468013] tisp_event_set_cb: Setting callback for event 5
[   26.468019] tisp_event_set_cb: Event 5 callback set to c0684ed8
[   26.468024] tisp_event_set_cb: Setting callback for event 7
[   26.468031] tisp_event_set_cb: Event 7 callback set to c0684aa4
[   26.468036] tisp_event_set_cb: Setting callback for event 9
[   26.468042] tisp_event_set_cb: Event 9 callback set to c0684b2c
[   26.468048] tisp_event_set_cb: Setting callback for event 8
[   26.468054] tisp_event_set_cb: Event 8 callback set to c0684bf0
[   26.468060] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   26.468066] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   26.468071] tisp_param_operate_init: Initializing parameter operations
[   26.468079] tisp_netlink_init: Initializing netlink communication
[   26.468084] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   26.468114] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   26.468128] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   26.468139] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   26.468146] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   26.468152] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   26.468158] tisp_code_create_tuning_node: Device already created, skipping
[   26.468164] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   26.468169] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   26.468176] *** ispcore_core_ops_init: Second tisp_init completed ***
[   26.468180] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   26.468190] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   26.468197] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   26.468202] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   26.468208] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   26.468214] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   26.468218] ispcore_core_ops_init: Complete, result=0<6>[   26.468224] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   26.468230] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   26.468238] *** SENSOR_INIT: gc2053 enable=1 ***
[   26.468245] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   26.468251] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   26.468256] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   26.468262] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   26.468269] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   26.468275] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   26.468282] csi_video_s_stream: sd=85215400, enable=1
[   26.468288] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.468295] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   26.468302] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   26.468308] csi_video_s_stream: Stream ON - CSI state set to 4
[   26.468313] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   26.468320] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   26.468327] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049c000, enable=1 ***
[   26.468333] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   26.468338] *** vic_core_s_stream: STREAM ON ***
[   26.468344] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   26.468350] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   26.468356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.468363] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   26.468369] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   26.468374] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   26.468380] *** STREAMING: Configuring CPM registers for VIC access ***
[   26.490234] STREAMING: CPM clocks configured for VIC access
[   26.490247] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   26.490254] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   26.490260] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   26.490266] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   26.490272] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   26.490278] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   26.490284] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   26.490290] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   26.490299] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   26.490306] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   26.490312] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   26.490318] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   26.490324] *** VIC unlock: Commands written, checking VIC status register ***
[   26.490330] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   26.490336] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   26.490342] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   26.490347] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   26.490353] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   26.490358] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   26.490434] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   26.490442] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   26.490449] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   26.490456] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   26.490464] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   26.490470] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   26.490477] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   26.490484] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   26.490489] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   26.490495] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   26.490501] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   26.490507] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   26.490513] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   26.490518] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   26.490525] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   26.490530] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   26.490536] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   26.490542] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   26.490548] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   26.490554] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   26.490561] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   26.490567] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   26.490575] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   26.490584] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   26.490590] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   26.490596] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   26.490604] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   26.490610] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   26.490615] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   26.490621] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   26.490626] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   26.490632] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   26.490638] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   26.490644] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   26.500583] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.500598] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   26.500607] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   26.500616] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   26.500625] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   26.500634] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.500644] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   26.500652] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   26.500662] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   26.500670] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   26.500680] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   26.500689] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   26.500698] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   26.500707] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   26.500716] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.500725] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.500734] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.500743] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.500752] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   26.500761] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   26.500770] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.500779] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   26.500788] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   26.500798] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   26.500806] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   26.500816] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   26.500825] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   26.500834] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   26.500847] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.500856] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.500865] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.500874] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.500883] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.500892] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.500902] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   26.500910] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   26.500920] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.500928] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   26.500938] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   26.500946] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.500956] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.500965] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.500974] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.500983] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.500992] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501002] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501010] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501020] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501029] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501038] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501047] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501056] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501066] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501075] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.501084] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.501093] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.501102] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.501111] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.501120] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501129] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   26.501138] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501147] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.501156] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501166] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501174] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.501184] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.501193] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.501202] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.501211] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501220] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501229] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501238] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501248] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501257] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501266] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501275] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501284] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501293] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501302] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.501312] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.501321] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.501330] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.501339] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.501348] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501357] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   26.501366] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501376] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.501384] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501394] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501403] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.501412] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.501421] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.501430] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.501439] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501448] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501458] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501467] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501476] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501485] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501494] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501504] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501513] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501522] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501531] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.501540] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.501550] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.501559] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.501568] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.501577] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501586] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   26.501595] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501604] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.501613] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501622] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501632] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.501641] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.501650] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.501659] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.501668] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501677] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501686] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501696] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501705] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501714] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501723] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501732] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501742] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501751] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501909] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4860.000 ms)
[   26.501918] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501928] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4860.000 ms)
[   26.510146] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   26.524016] *** VIC IRQ: Got vic_dev=8049c000 ***
[   26.540226] *** VIC IRQ: Checking vic_dev validity: vic_dev=8049c000 ***
[   26.547194] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   26.560369] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   26.565315] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   26.582579] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   26.600237] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   26.613988] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.614003] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4980.000 ms)
[   26.614013] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   26.614022] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4980.000 ms)
[   26.614036] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.614052] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4980.000 ms)
[   26.614062] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4980.000 ms)
[   26.614077] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.616972] *** VIC IRQ: About to read reg 0x1e8 ***
[   26.627088] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   26.640252] *** VIC IRQ: About to read reg 0x1e0 ***
[   26.645389] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   26.660249] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   26.670397] *** VIC IRQ: Read v1_10 = 0x0 ***
[   26.680271] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   26.690249] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   26.706861] *** VIC IRQ: Register writes completed ***
[   26.716970] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   26.729239] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   26.742025] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   26.758797] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   26.778977] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   26.778987] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   26.778995] *** VIC FRAME DONE: Frame completion signaled ***
[   26.779002] *** VIC TEST 2: Manual frame done function returned -1066702884 ***
[   26.779008] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   26.779015] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   26.779021] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   26.779029] ispvic_frame_channel_qbuf: arg1=8049c000, arg2=  (null)
[   26.779035] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   26.779041] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   26.779047] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   26.779053] ispvic_frame_channel_s_stream: arg1=8049c000, arg2=1
[   26.779059] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049c000
[   26.779066] ispvic_frame_channel_s_stream[2490]: streamon
[   26.779073] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   26.779078] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   26.779084] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   26.779089] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   26.779095] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   26.779103] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   26.779108] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   26.779115] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   26.779121] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   26.779127] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   26.779132] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   26.779138] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   26.779145] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   26.779152] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   26.779159] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   26.779167] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   26.779175] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   26.779182] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   26.779188] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   26.779194] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   26.779199] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   26.779207] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   26.779212] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   26.779218] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   26.779224] ispvic_frame_channel_qbuf: arg1=8049c000, arg2=  (null)
[   26.779229] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   26.779241] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[   26.779249] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (unchanged stride) ***
[   26.779310] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   26.779321] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   26.779328] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   26.779337] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   26.779343] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   26.779349] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   26.779355] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   26.779361] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   26.780396] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   26.780403] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   26.780409] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   26.780414] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   26.780420] tx_vic_enable_irq: VIC interrupts already enabled
[   26.780425] *** tx_vic_enable_irq: completed successfully ***
[   26.780431] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   26.851802] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5140.000 ms)
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   26.467940] tisp_event_set_cb: Event 18 callback set to c0685f04
[   26.467945] tisp_event_set_cb: Setting callback for event 2
[   26.467952] tisp_event_set_cb: Event 2 callback set to c06849e4
[   26.467956] tiziano_adr_init: ADR processing initialized successfully
[   26.467963] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   26.467968] tiziano_bcsh_init: Initializing BCSH processing
[   26.467973] tiziano_ydns_init: Initializing YDNS processing
[   26.467978] tiziano_rdns_init: Initializing RDNS processing
[   26.467983] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   26.467988] tisp_event_init: Initializing ISP event system
[   26.467995] tisp_event_init: SAFE event system initialized with 20 nodes
[   26.468001] tisp_event_set_cb: Setting callback for event 4
[   26.468007] tisp_event_set_cb: Event 4 callback set to c0684a10
[   26.468013] tisp_event_set_cb: Setting callback for event 5
[   26.468019] tisp_event_set_cb: Event 5 callback set to c0684ed8
[   26.468024] tisp_event_set_cb: Setting callback for event 7
[   26.468031] tisp_event_set_cb: Event 7 callback set to c0684aa4
[   26.468036] tisp_event_set_cb: Setting callback for event 9
[   26.468042] tisp_event_set_cb: Event 9 callback set to c0684b2c
[   26.468048] tisp_event_set_cb: Setting callback for event 8
[   26.468054] tisp_event_set_cb: Event 8 callback set to c0684bf0
[   26.468060] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   26.468066] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   26.468071] tisp_param_operate_init: Initializing parameter operations
[   26.468079] tisp_netlink_init: Initializing netlink communication
[   26.468084] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   26.468114] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   26.468128] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   26.468139] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   26.468146] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   26.468152] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   26.468158] tisp_code_create_tuning_node: Device already created, skipping
[   26.468164] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   26.468169] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   26.468176] *** ispcore_core_ops_init: Second tisp_init completed ***
[   26.468180] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   26.468190] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   26.468197] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   26.468202] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   26.468208] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   26.468214] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   26.468218] ispcore_core_ops_init: Complete, result=0<6>[   26.468224] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   26.468230] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   26.468238] *** SENSOR_INIT: gc2053 enable=1 ***
[   26.468245] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   26.468251] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   26.468256] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   26.468262] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   26.468269] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   26.468275] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   26.468282] csi_video_s_stream: sd=85215400, enable=1
[   26.468288] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.468295] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   26.468302] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   26.468308] csi_video_s_stream: Stream ON - CSI state set to 4
[   26.468313] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   26.468320] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   26.468327] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049c000, enable=1 ***
[   26.468333] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   26.468338] *** vic_core_s_stream: STREAM ON ***
[   26.468344] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   26.468350] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   26.468356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.468363] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   26.468369] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   26.468374] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   26.468380] *** STREAMING: Configuring CPM registers for VIC access ***
[   26.490234] STREAMING: CPM clocks configured for VIC access
[   26.490247] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   26.490254] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   26.490260] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   26.490266] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   26.490272] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   26.490278] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   26.490284] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   26.490290] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   26.490299] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   26.490306] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   26.490312] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   26.490318] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   26.490324] *** VIC unlock: Commands written, checking VIC status register ***
[   26.490330] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   26.490336] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   26.490342] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   26.490347] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   26.490353] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   26.490358] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   26.490434] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   26.490442] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   26.490449] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   26.490456] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   26.490464] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   26.490470] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   26.490477] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   26.490484] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   26.490489] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   26.490495] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   26.490501] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   26.490507] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   26.490513] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   26.490518] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   26.490525] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   26.490530] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   26.490536] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   26.490542] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   26.490548] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   26.490554] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   26.490561] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   26.490567] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   26.490575] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   26.490584] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   26.490590] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   26.490596] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   26.490604] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   26.490610] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   26.490615] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   26.490621] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   26.490626] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   26.490632] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   26.490638] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   26.490644] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   26.500583] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.500598] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   26.500607] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   26.500616] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   26.500625] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   26.500634] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.500644] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   26.500652] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   26.500662] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   26.500670] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   26.500680] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   26.500689] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   26.500698] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   26.500707] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   26.500716] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.500725] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.500734] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.500743] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.500752] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   26.500761] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   26.500770] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.500779] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   26.500788] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   26.500798] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   26.500806] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   26.500816] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   26.500825] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   26.500834] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   26.500847] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.500856] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.500865] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.500874] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.500883] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.500892] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.500902] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   26.500910] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   26.500920] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.500928] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   26.500938] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   26.500946] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.500956] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.500965] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.500974] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.500983] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.500992] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501002] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501010] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501020] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501029] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501038] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501047] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501056] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501066] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501075] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.501084] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.501093] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.501102] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.501111] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.501120] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501129] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   26.501138] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501147] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.501156] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501166] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501174] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.501184] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.501193] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.501202] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.501211] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501220] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501229] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501238] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501248] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501257] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501266] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501275] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501284] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501293] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501302] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.501312] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.501321] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.501330] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.501339] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.501348] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501357] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   26.501366] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501376] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.501384] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501394] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501403] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.501412] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.501421] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.501430] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.501439] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501448] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501458] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501467] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501476] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501485] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501494] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501504] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501513] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501522] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501531] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   26.501540] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   26.501550] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   26.501559] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   26.501568] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   26.501577] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501586] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   26.501595] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501604] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   26.501613] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501622] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   26.501632] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   26.501641] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   26.501650] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   26.501659] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   26.501668] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501677] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   26.501686] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   26.501696] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501705] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   26.501714] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   26.501723] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   26.501732] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   26.501742] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   26.501751] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   26.501909] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4860.000 ms)
[   26.501918] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.501928] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4860.000 ms)
[   26.510146] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   26.524016] *** VIC IRQ: Got vic_dev=8049c000 ***
[   26.540226] *** VIC IRQ: Checking vic_dev validity: vic_dev=8049c000 ***
[   26.547194] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   26.560369] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   26.565315] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   26.582579] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   26.600237] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   26.613988] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.614003] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4980.000 ms)
[   26.614013] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   26.614022] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 4980.000 ms)
[   26.614036] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.614052] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4980.000 ms)
[   26.614062] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4980.000 ms)
[   26.614077] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   26.616972] *** VIC IRQ: About to read reg 0x1e8 ***
[   26.627088] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   26.640252] *** VIC IRQ: About to read reg 0x1e0 ***
[   26.645389] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   26.660249] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   26.670397] *** VIC IRQ: Read v1_10 = 0x0 ***
[   26.680271] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   26.690249] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   26.706861] *** VIC IRQ: Register writes completed ***
[   26.716970] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   26.729239] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   26.742025] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   26.758797] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   26.778977] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   26.778987] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   26.778995] *** VIC FRAME DONE: Frame completion signaled ***
[   26.779002] *** VIC TEST 2: Manual frame done function returned -1066702884 ***
[   26.779008] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   26.779015] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   26.779021] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   26.779029] ispvic_frame_channel_qbuf: arg1=8049c000, arg2=  (null)
[   26.779035] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   26.779041] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   26.779047] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   26.779053] ispvic_frame_channel_s_stream: arg1=8049c000, arg2=1
[   26.779059] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049c000
[   26.779066] ispvic_frame_channel_s_stream[2490]: streamon
[   26.779073] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   26.779078] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   26.779084] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   26.779089] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   26.779095] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   26.779103] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   26.779108] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   26.779115] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   26.779121] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   26.779127] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   26.779132] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   26.779138] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   26.779145] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   26.779152] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   26.779159] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   26.779167] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   26.779175] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   26.779182] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   26.779188] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   26.779194] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   26.779199] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   26.779207] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   26.779212] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   26.779218] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   26.779224] ispvic_frame_channel_qbuf: arg1=8049c000, arg2=  (null)
[   26.779229] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   26.779241] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[   26.779249] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (unchanged stride) ***
[   26.779310] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   26.779321] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   26.779328] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   26.779337] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   26.779343] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   26.779349] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   26.779355] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   26.779361] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   26.780396] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   26.780403] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   26.780409] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   26.780414] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   26.780420] tx_vic_enable_irq: VIC interrupts already enabled
[   26.780425] *** tx_vic_enable_irq: completed successfully ***
[   26.780431] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   26.851802] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5140.000 ms)
[   27.194073] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   27.194087] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   27.194093] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   27.194100] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   27.194107] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   27.194115] *** vin_s_stream: SAFE implementation - sd=85407a00, enable=1 ***
[   27.194122] vin_s_stream: VIN state = 3, enable = 1
[   27.194127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.194137] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.194143] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.194149] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   27.194155] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   27.194161] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   27.194167] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   27.194175] gc2053: s_stream called with enable=1
[   27.194182] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   27.194189] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   27.194195] gc2053: About to write streaming registers for interface 1
[   27.194201] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   27.194210] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.194531] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.194539] sensor_write_array: reg[1] 0xfe=0x00 OK
[   27.194547] sensor_write: reg=0x3e val=0x91, client=8552cc00, adapter=i2c0, addr=0x37
[   27.194867] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.194874] sensor_write_array: reg[2] 0x3e=0x91 OK
[   27.194881] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   27.194887] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   27.194893] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   27.194899] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   27.194905] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   27.194911] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   27.194917] gc2053: s_stream called with enable=1
[   27.194924] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   27.194930] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   27.194936] gc2053: About to write streaming registers for interface 1
[   27.194942] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   27.194951] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.195263] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.195269] sensor_write_array: reg[1] 0xfe=0x00 OK
[   27.195278] sensor_write: reg=0x3e val=0x91, client=8552cc00, adapter=i2c0, addr=0x37
[   27.195591] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.195599] sensor_write_array: reg[2] 0x3e=0x91 OK
[   27.195605] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   27.195611] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   27.195617] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   27.195623] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   27.195629] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   27.195635] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   27.214057] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 600.000 ms)
[   27.214092] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   27.240637] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   27.240683] ISP IOCTL: cmd=0x800456d0 arg=0x7fa26c10
[   27.240691] TX_ISP_VIDEO_LINK_SETUP: config=0
[   27.240697] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   27.240704] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   27.240711] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   27.240717] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   27.240724] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   27.240731] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   27.240737] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   27.240744] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   27.240751] csi_video_s_stream: sd=85215400, enable=1
[   27.240757] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.240765] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.240772] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.240778] csi_video_s_stream: Stream ON - CSI state set to 4
[   27.240785] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049c000, enable=1 ***
[   27.240791] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   27.240797] *** vic_core_s_stream: STREAM ON ***
[   27.240802] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   27.240809] *** vin_s_stream: SAFE implementation - sd=85407a00, enable=1 ***
[   27.240815] vin_s_stream: VIN state = 4, enable = 1
[   27.240821] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.240828] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.240834] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.240839] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   27.240845] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   27.240853] gc2053: s_stream called with enable=1
[   27.240860] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   27.240866] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   27.240872] gc2053: About to write streaming registers for interface 1
[   27.240878] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   27.240888] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.241208] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.241215] sensor_write_array: reg[1] 0xfe=0x00 OK
[   27.241224] sensor_write: reg=0x3e val=0x91, client=8552cc00, adapter=i2c0, addr=0x37
[   27.241550] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.241557] sensor_write_array: reg[2] 0x3e=0x91 OK
[   27.241564] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   27.241571] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   27.241577] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   27.241583] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   27.241589] gc2053: s_stream called with enable=1
[   27.241596] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   27.241601] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   27.241607] gc2053: About to write streaming registers for interface 1
[   27.241613] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   27.241622] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.241937] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.241943] sensor_write_array: reg[1] 0xfe=0x00 OK
[   27.241952] sensor_write: reg=0x3e val=0x91, client=8552cc00, adapter=i2c0, addr=0x37
[   27.242265] sensor_write: reg=0x3e val=0x91 SUCCESS
[   27.242272] sensor_write_array: reg[2] 0x3e=0x91 OK
[   27.242279] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   27.242285] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   27.242291] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   27.242297] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   27.579486] ISP M0 device open called from pid 2270
[   27.579520] *** REFERENCE DRIVER IMPLEMENTATION ***
[   27.579528] ISP M0 tuning buffer allocated: 811a0000 (size=0x500c, aligned)
[   27.579534] tisp_par_ioctl global variable set: 811a0000
[   27.579588] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   27.579596] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   27.579602] isp_core_tuning_init: Initializing tuning data structure
[   27.579620] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   27.579627] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   27.579633] *** SAFE: mode_flag properly initialized using struct member access ***
[   27.579639] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   27.579645] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   27.579651] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   27.579658] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   27.579664] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   27.579670] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   27.579676] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   27.579682] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   27.579705] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   27.579712] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   27.579718] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   27.579726] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   27.579732] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   27.579739] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   27.580104] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.580116] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   27.580124] Set control: cmd=0x980901 value=128
[   27.580186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.580194] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   27.580200] Set control: cmd=0x98091b value=128
[   27.580255] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.580263] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   27.580270] Set control: cmd=0x980902 value=128
[   27.580276] tisp_bcsh_saturation: saturation=128
[   27.580972] tiziano_bcsh_update: Updating BCSH parameters
[   27.580988]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   27.580994] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   27.581182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.581192] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   27.581200] Set control: cmd=0x980900 value=128
[   27.581344] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.581392] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   27.581400] Set control: cmd=0x980901 value=128
[   27.581548] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.581558] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   27.581565] Set control: cmd=0x98091b value=128
[   27.581686] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.581694] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   27.581701] Set control: cmd=0x980902 value=128
[   27.581707] tisp_bcsh_saturation: saturation=128
[   27.581712] tiziano_bcsh_update: Updating BCSH parameters
[   27.581720]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   27.581725] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   27.581842] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.581851] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   27.581858] Set control: cmd=0x980900 value=128
[   27.581982] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   27.581992] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   27.581998] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   27.582127] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   27.582136] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   27.582142] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   27.582260] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.582269] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   27.582275] Set control: cmd=0x980914 value=0
[   27.582386] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.582395] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   27.582401] Set control: cmd=0x980915 value=0
[   27.582512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   27.582520] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   27.582526] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   27.582654] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   27.582664] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   27.582671] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   27.582678] csi_video_s_stream: sd=85215400, enable=0
[   27.582684] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.582693] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.582700] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.582706] csi_video_s_stream: Stream OFF - CSI state set to 3
[   27.582713] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049c000, enable=0 ***
[   27.582719] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   27.582724] *** vic_core_s_stream: STREAM OFF ***
[   27.582730] vic_core_s_stream: Stream OFF - state 4 -> 3
[   27.582736] *** vin_s_stream: SAFE implementation - sd=85407a00, enable=0 ***
[   27.582743] vin_s_stream: VIN state = 4, enable = 0
[   27.582748] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.582755] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.582762] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.582767] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   27.582773] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   27.582780] gc2053: s_stream called with enable=0
[   27.582788] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   27.582794] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   27.582800] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   27.582809] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.583132] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.583140] sensor_write_array: reg[1] 0xfe=0x00 OK
[   27.583148] sensor_write: reg=0x3e val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.586684] sensor_write: reg=0x3e val=0x00 SUCCESS
[   27.586696] sensor_write_array: reg[2] 0x3e=0x00 OK
[   27.586703] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   27.586710] gc2053: Sensor hardware streaming stopped
[   27.586718] gc2053: s_stream called with enable=0
[   27.586725] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   27.586731] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   27.586736] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   27.586746] sensor_write: reg=0xfe val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.587249] sensor_write: reg=0xfe val=0x00 SUCCESS
[   27.587260] sensor_write_array: reg[1] 0xfe=0x00 OK
[   27.587269] sensor_write: reg=0x3e val=0x00, client=8552cc00, adapter=i2c0, addr=0x37
[   27.587582] sensor_write: reg=0x3e val=0x00 SUCCESS
[   27.587590] sensor_write_array: reg[2] 0x3e=0x00 OK
[   27.587596] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   27.587602] gc2053: Sensor hardware streaming stopped
[   27.587616] ISP IOCTL: cmd=0x800456d1 arg=0x7fa26c10
[   27.587624] tx_isp_video_link_destroy: Destroying links for config 0
[   27.587632] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   27.587641] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   27.587648] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   27.587656] Set control: cmd=0x8000164 value=1
[   27.587664] ISP IOCTL: cmd=0x800456d0 arg=0x7fa26c10
[   27.587669] TX_ISP_VIDEO_LINK_SETUP: config=0
[   27.587675] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   27.587681] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   27.587688] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   27.587694] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   27.587700] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   27.587707] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   27.587713] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   27.587720] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   27.587726] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   27.587732] csi_video_s_stream: sd=85215400, enable=1
[   27.587738] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.587746] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.587752] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.587758] csi_video_s_stream: Stream ON - CSI state set to 4
[   27.587765] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8049c000, enable=1 ***
[   27.587771] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   27.587776] *** vic_core_s_stream: STREAM ON ***
[   27.587782] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   27.587788] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   27.587793] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.587800] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 80481c00 (name=gc2053) ***
[   27.587807] *** tx_isp_get_sensor: Found real sensor: 80481c00 ***
[   27.587812] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   27.587818] *** STREAMING: Configuring CPM registers for VIC access ***
[   27.587937] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   27.587948] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   27.587954] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   27.587960] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   27.587965] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   27.610337] STREAMING: CPM clocks configured for VIC access
[   27.610350] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   27.610356] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   27.610363] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   27.610369] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   27.610376] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   27.610382] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   27.610387] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   27.610393] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   27.610402] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   27.610408] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   27.610416] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   27.610421] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   27.610427] *** VIC unlock: Commands written, checking VIC status register ***
[   27.610434] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   27.610439] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   27.610445] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   27.610450] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   27.610456] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   27.610462] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   27.610536] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.610544] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   27.610550] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   27.610558] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   27.610564] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   27.610571] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   27.610577] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   27.610583] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   27.610589] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   27.610594] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   27.610601] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   27.610606] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   27.610612] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   27.610618] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   27.610624] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   27.610630] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   27.610636] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   27.610642] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   27.610648] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   27.610655] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   27.610660] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   27.610668] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   27.610678] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   27.610684] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   27.610690] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   27.610697] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   27.610703] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   27.610708] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   27.610714] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   27.610720] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   27.610726] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   27.610731] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   27.610737] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   27.629594] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   27.649808] *** VIC IRQ: Got vic_dev=8049c000 ***
[   27.654693] *** VIC IRQ: Checking vic_dev validity: vic_dev=8049c000 ***
[   27.670318] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   27.676392] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   27.684042] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 470.000 ms)
[   27.687680] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   27.706731] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   27.726949] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   27.737044] *** VIC IRQ: About to read reg 0x1e8 ***
[   27.747155] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   27.757252] *** VIC IRQ: About to read reg 0x1e0 ***
[   27.767358] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   27.777458] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   27.787562] *** VIC IRQ: Read v1_10 = 0x0 ***
[   27.797669] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   27.807774] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   27.827984] *** VIC IRQ: Register writes completed ***
[   27.833318] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   27.850346] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   27.860358] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   27.877425] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   27.897608] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   27.897618] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   27.897626] *** VIC FRAME DONE: Frame completion signaled ***
[   27.897632] *** VIC TEST 2: Manual frame done function returned -1066702884 ***
[   27.897638] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   27.897646] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   27.897652] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   27.897660] ispvic_frame_channel_qbuf: arg1=8049c000, arg2=  (null)
[   27.897666] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   27.897672] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   27.897678] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   27.897684] ispvic_frame_channel_s_stream: arg1=8049c000, arg2=1
[   27.897690] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8049c000
[   27.897697] ispvic_frame_channel_s_stream[2490]: streamon
[   27.897704] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   27.897710] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   27.897715] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   27.897721] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   27.897726] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   27.897734] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   27.897739] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   27.897746] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   27.897752] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   27.897758] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   27.897764] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   27.897769] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   27.897776] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   27.897783] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   27.897791] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   27.897798] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   27.897806] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   27.897814] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   27.897820] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   27.897825] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   27.897831] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   27.897838] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   27.897844] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   27.897849] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   27.897856] ispvic_frame_channel_qbuf: arg1=8049c000, arg2=  (null)
[   27.897861] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   27.897872] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[   27.897880] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (unchanged stride) ***
[   27.897942] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   27.897953] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   27.897960] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   27.897968] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   27.897974] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   27.897980] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   27.897986] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   27.897992] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   27.899001] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   27.899006] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   27.899012] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   27.899017] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   27.899023] tx_vic_enable_irq: VIC interrupts already enabled
[   27.899028] *** tx_vic_enable_irq: completed successfully ***
[   27.899034] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   27.912614] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 700.000 ms)
root@ing-wyze-cam3-a000 ~# [INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089
warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
(reverse-i-search)'': set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       6169   jz-intc  jz-timerost
 14:         16   jz-intc  ipu
 15:      70762   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       7843   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:          8   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# 

