library IEEE; use IEEE.STD_LOGIC_1164.all;

entity Sillyfunction is
 port(a, b, c: in STD_LOGIC;
	y: out STD_LOGIC);
end;

architecture synth of Sillyfunction is begin
	y <= (not a and not b and not c) or
		 (a and not b and not c) or
		 (a and not b and c);
end;
