
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a154  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001894  0800a310  0800a310  0001a310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800bba4  0800bba4  0001bba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800bba8  0800bba8  0001bba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000238  20040000  0800bbac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020238  2**0
                  CONTENTS
  9 .bss          00045c64  20040238  0800bde4  00020238  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 11 .debug_info   00021ae7  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004b98  00000000  00000000  00041d4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000014d0  00000000  00000000  000468e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001290  00000000  00000000  00047db8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b0cc  00000000  00000000  00049048  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000712b  00000000  00000000  00054114  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005b23f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005358  00000000  00000000  0005b2bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  00060614  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  00060638  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040238 	.word	0x20040238
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800a2f8 	.word	0x0800a2f8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2004023c 	.word	0x2004023c
 80001f8:	0800a2f8 	.word	0x0800a2f8

080001fc <strlen>:
 80001fc:	4603      	mov	r3, r0
 80001fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000202:	2a00      	cmp	r2, #0
 8000204:	d1fb      	bne.n	80001fe <strlen+0x2>
 8000206:	1a18      	subs	r0, r3, r0
 8000208:	3801      	subs	r0, #1
 800020a:	4770      	bx	lr

0800020c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  return uwTick;
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <HAL_GetTick+0x14>)
 8000212:	681b      	ldr	r3, [r3, #0]
}
 8000214:	4618      	mov	r0, r3
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	20085e94 	.word	0x20085e94

08000224 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000228:	4b04      	ldr	r3, [pc, #16]	; (800023c <NVIC_GetPriorityGrouping+0x18>)
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	0a1b      	lsrs	r3, r3, #8
 800022e:	f003 0307 	and.w	r3, r3, #7
}
 8000232:	4618      	mov	r0, r3
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	e000ed00 	.word	0xe000ed00

08000240 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800024a:	4909      	ldr	r1, [pc, #36]	; (8000270 <NVIC_EnableIRQ+0x30>)
 800024c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000250:	095b      	lsrs	r3, r3, #5
 8000252:	79fa      	ldrb	r2, [r7, #7]
 8000254:	f002 021f 	and.w	r2, r2, #31
 8000258:	2001      	movs	r0, #1
 800025a:	fa00 f202 	lsl.w	r2, r0, r2
 800025e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000262:	bf00      	nop
 8000264:	370c      	adds	r7, #12
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000e100 	.word	0xe000e100

08000274 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800027e:	4909      	ldr	r1, [pc, #36]	; (80002a4 <NVIC_DisableIRQ+0x30>)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	095b      	lsrs	r3, r3, #5
 8000286:	79fa      	ldrb	r2, [r7, #7]
 8000288:	f002 021f 	and.w	r2, r2, #31
 800028c:	2001      	movs	r0, #1
 800028e:	fa00 f202 	lsl.w	r2, r0, r2
 8000292:	3320      	adds	r3, #32
 8000294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000298:	bf00      	nop
 800029a:	370c      	adds	r7, #12
 800029c:	46bd      	mov	sp, r7
 800029e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a2:	4770      	bx	lr
 80002a4:	e000e100 	.word	0xe000e100

080002a8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	4603      	mov	r3, r0
 80002b0:	6039      	str	r1, [r7, #0]
 80002b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da0b      	bge.n	80002d4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002bc:	490d      	ldr	r1, [pc, #52]	; (80002f4 <NVIC_SetPriority+0x4c>)
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	f003 030f 	and.w	r3, r3, #15
 80002c4:	3b04      	subs	r3, #4
 80002c6:	683a      	ldr	r2, [r7, #0]
 80002c8:	b2d2      	uxtb	r2, r2
 80002ca:	0112      	lsls	r2, r2, #4
 80002cc:	b2d2      	uxtb	r2, r2
 80002ce:	440b      	add	r3, r1
 80002d0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002d2:	e009      	b.n	80002e8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d4:	4908      	ldr	r1, [pc, #32]	; (80002f8 <NVIC_SetPriority+0x50>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	683a      	ldr	r2, [r7, #0]
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	0112      	lsls	r2, r2, #4
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	440b      	add	r3, r1
 80002e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002e8:	bf00      	nop
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	e000ed00 	.word	0xe000ed00
 80002f8:	e000e100 	.word	0xe000e100

080002fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b089      	sub	sp, #36	; 0x24
 8000300:	af00      	add	r7, sp, #0
 8000302:	60f8      	str	r0, [r7, #12]
 8000304:	60b9      	str	r1, [r7, #8]
 8000306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	f003 0307 	and.w	r3, r3, #7
 800030e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000310:	69fb      	ldr	r3, [r7, #28]
 8000312:	f1c3 0307 	rsb	r3, r3, #7
 8000316:	2b04      	cmp	r3, #4
 8000318:	bf28      	it	cs
 800031a:	2304      	movcs	r3, #4
 800031c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800031e:	69fb      	ldr	r3, [r7, #28]
 8000320:	3304      	adds	r3, #4
 8000322:	2b06      	cmp	r3, #6
 8000324:	d902      	bls.n	800032c <NVIC_EncodePriority+0x30>
 8000326:	69fb      	ldr	r3, [r7, #28]
 8000328:	3b03      	subs	r3, #3
 800032a:	e000      	b.n	800032e <NVIC_EncodePriority+0x32>
 800032c:	2300      	movs	r3, #0
 800032e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	2201      	movs	r2, #1
 8000332:	69bb      	ldr	r3, [r7, #24]
 8000334:	fa02 f303 	lsl.w	r3, r2, r3
 8000338:	1e5a      	subs	r2, r3, #1
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	401a      	ands	r2, r3
 800033e:	697b      	ldr	r3, [r7, #20]
 8000340:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000342:	2101      	movs	r1, #1
 8000344:	697b      	ldr	r3, [r7, #20]
 8000346:	fa01 f303 	lsl.w	r3, r1, r3
 800034a:	1e59      	subs	r1, r3, #1
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000350:	4313      	orrs	r3, r2
         );
}
 8000352:	4618      	mov	r0, r3
 8000354:	3724      	adds	r7, #36	; 0x24
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr

0800035e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800035e:	b580      	push	{r7, lr}
 8000360:	b086      	sub	sp, #24
 8000362:	af00      	add	r7, sp, #0
 8000364:	4603      	mov	r3, r0
 8000366:	60b9      	str	r1, [r7, #8]
 8000368:	607a      	str	r2, [r7, #4]
 800036a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800036c:	2300      	movs	r3, #0
 800036e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000370:	f7ff ff58 	bl	8000224 <NVIC_GetPriorityGrouping>
 8000374:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000376:	687a      	ldr	r2, [r7, #4]
 8000378:	68b9      	ldr	r1, [r7, #8]
 800037a:	6978      	ldr	r0, [r7, #20]
 800037c:	f7ff ffbe 	bl	80002fc <NVIC_EncodePriority>
 8000380:	4602      	mov	r2, r0
 8000382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000386:	4611      	mov	r1, r2
 8000388:	4618      	mov	r0, r3
 800038a:	f7ff ff8d 	bl	80002a8 <NVIC_SetPriority>
}
 800038e:	bf00      	nop
 8000390:	3718      	adds	r7, #24
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}

08000396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000396:	b580      	push	{r7, lr}
 8000398:	b082      	sub	sp, #8
 800039a:	af00      	add	r7, sp, #0
 800039c:	4603      	mov	r3, r0
 800039e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ff4b 	bl	8000240 <NVIC_EnableIRQ>
}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}

080003b2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80003b2:	b580      	push	{r7, lr}
 80003b4:	b082      	sub	sp, #8
 80003b6:	af00      	add	r7, sp, #0
 80003b8:	4603      	mov	r3, r0
 80003ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80003bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c0:	4618      	mov	r0, r3
 80003c2:	f7ff ff57 	bl	8000274 <NVIC_DisableIRQ>
}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b084      	sub	sp, #16
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80003d6:	2300      	movs	r3, #0
 80003d8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003e0:	b2db      	uxtb	r3, r3
 80003e2:	2b02      	cmp	r3, #2
 80003e4:	d005      	beq.n	80003f2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	2204      	movs	r2, #4
 80003ea:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80003ec:	2301      	movs	r3, #1
 80003ee:	73fb      	strb	r3, [r7, #15]
 80003f0:	e047      	b.n	8000482 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	687a      	ldr	r2, [r7, #4]
 80003f8:	6812      	ldr	r2, [r2, #0]
 80003fa:	6812      	ldr	r2, [r2, #0]
 80003fc:	f022 020e 	bic.w	r2, r2, #14
 8000400:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	687a      	ldr	r2, [r7, #4]
 8000408:	6812      	ldr	r2, [r2, #0]
 800040a:	6812      	ldr	r2, [r2, #0]
 800040c:	f022 0201 	bic.w	r2, r2, #1
 8000410:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000416:	687a      	ldr	r2, [r7, #4]
 8000418:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800041a:	6812      	ldr	r2, [r2, #0]
 800041c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000420:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800042a:	f002 021c 	and.w	r2, r2, #28
 800042e:	2101      	movs	r1, #1
 8000430:	fa01 f202 	lsl.w	r2, r1, r2
 8000434:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800043e:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000444:	2b00      	cmp	r3, #0
 8000446:	d00c      	beq.n	8000462 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800044c:	687a      	ldr	r2, [r7, #4]
 800044e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000450:	6812      	ldr	r2, [r2, #0]
 8000452:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000456:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800045c:	687a      	ldr	r2, [r7, #4]
 800045e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000460:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	2201      	movs	r2, #1
 8000466:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	2200      	movs	r2, #0
 800046e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000476:	2b00      	cmp	r3, #0
 8000478:	d003      	beq.n	8000482 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800047e:	6878      	ldr	r0, [r7, #4]
 8000480:	4798      	blx	r3
    }
  }
  return status;
 8000482:	7bfb      	ldrb	r3, [r7, #15]
}
 8000484:	4618      	mov	r0, r3
 8000486:	3710      	adds	r7, #16
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}

0800048c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800048c:	b480      	push	{r7}
 800048e:	b083      	sub	sp, #12
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800049a:	b2db      	uxtb	r3, r3
}
 800049c:	4618      	mov	r0, r3
 800049e:	370c      	adds	r7, #12
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
 80004b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80004b2:	2300      	movs	r3, #0
 80004b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004b6:	e166      	b.n	8000786 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	2101      	movs	r1, #1
 80004be:	697b      	ldr	r3, [r7, #20]
 80004c0:	fa01 f303 	lsl.w	r3, r1, r3
 80004c4:	4013      	ands	r3, r2
 80004c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	f000 8158 	beq.w	8000780 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	f003 0303 	and.w	r3, r3, #3
 80004d8:	2b01      	cmp	r3, #1
 80004da:	d005      	beq.n	80004e8 <HAL_GPIO_Init+0x40>
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	f003 0303 	and.w	r3, r3, #3
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d130      	bne.n	800054a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	2203      	movs	r2, #3
 80004f4:	fa02 f303 	lsl.w	r3, r2, r3
 80004f8:	43db      	mvns	r3, r3
 80004fa:	693a      	ldr	r2, [r7, #16]
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	68da      	ldr	r2, [r3, #12]
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	693a      	ldr	r2, [r7, #16]
 800050e:	4313      	orrs	r3, r2
 8000510:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	693a      	ldr	r2, [r7, #16]
 8000516:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800051e:	2201      	movs	r2, #1
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	fa02 f303 	lsl.w	r3, r2, r3
 8000526:	43db      	mvns	r3, r3
 8000528:	693a      	ldr	r2, [r7, #16]
 800052a:	4013      	ands	r3, r2
 800052c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	091b      	lsrs	r3, r3, #4
 8000534:	f003 0201 	and.w	r2, r3, #1
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4313      	orrs	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b03      	cmp	r3, #3
 8000554:	d017      	beq.n	8000586 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	68db      	ldr	r3, [r3, #12]
 800055a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	005b      	lsls	r3, r3, #1
 8000560:	2203      	movs	r2, #3
 8000562:	fa02 f303 	lsl.w	r3, r2, r3
 8000566:	43db      	mvns	r3, r3
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	4013      	ands	r3, r2
 800056c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	689a      	ldr	r2, [r3, #8]
 8000572:	697b      	ldr	r3, [r7, #20]
 8000574:	005b      	lsls	r3, r3, #1
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	693a      	ldr	r2, [r7, #16]
 800057c:	4313      	orrs	r3, r2
 800057e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	693a      	ldr	r2, [r7, #16]
 8000584:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000586:	683b      	ldr	r3, [r7, #0]
 8000588:	685b      	ldr	r3, [r3, #4]
 800058a:	f003 0303 	and.w	r3, r3, #3
 800058e:	2b02      	cmp	r3, #2
 8000590:	d123      	bne.n	80005da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	08da      	lsrs	r2, r3, #3
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	3208      	adds	r2, #8
 800059a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800059e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	f003 0307 	and.w	r3, r3, #7
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	220f      	movs	r2, #15
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	691a      	ldr	r2, [r3, #16]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	f003 0307 	and.w	r3, r3, #7
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	08da      	lsrs	r2, r3, #3
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3208      	adds	r2, #8
 80005d4:	6939      	ldr	r1, [r7, #16]
 80005d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	2203      	movs	r2, #3
 80005e6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ea:	43db      	mvns	r3, r3
 80005ec:	693a      	ldr	r2, [r7, #16]
 80005ee:	4013      	ands	r3, r2
 80005f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	f003 0203 	and.w	r2, r3, #3
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000602:	693a      	ldr	r2, [r7, #16]
 8000604:	4313      	orrs	r3, r2
 8000606:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	685b      	ldr	r3, [r3, #4]
 8000612:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000616:	2b00      	cmp	r3, #0
 8000618:	f000 80b2 	beq.w	8000780 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800061c:	4a61      	ldr	r2, [pc, #388]	; (80007a4 <HAL_GPIO_Init+0x2fc>)
 800061e:	4b61      	ldr	r3, [pc, #388]	; (80007a4 <HAL_GPIO_Init+0x2fc>)
 8000620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000622:	f043 0301 	orr.w	r3, r3, #1
 8000626:	6613      	str	r3, [r2, #96]	; 0x60
 8000628:	4b5e      	ldr	r3, [pc, #376]	; (80007a4 <HAL_GPIO_Init+0x2fc>)
 800062a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000634:	4a5c      	ldr	r2, [pc, #368]	; (80007a8 <HAL_GPIO_Init+0x300>)
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	089b      	lsrs	r3, r3, #2
 800063a:	3302      	adds	r3, #2
 800063c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000640:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	f003 0303 	and.w	r3, r3, #3
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	220f      	movs	r2, #15
 800064c:	fa02 f303 	lsl.w	r3, r2, r3
 8000650:	43db      	mvns	r3, r3
 8000652:	693a      	ldr	r2, [r7, #16]
 8000654:	4013      	ands	r3, r2
 8000656:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800065e:	d02b      	beq.n	80006b8 <HAL_GPIO_Init+0x210>
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a52      	ldr	r2, [pc, #328]	; (80007ac <HAL_GPIO_Init+0x304>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d025      	beq.n	80006b4 <HAL_GPIO_Init+0x20c>
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a51      	ldr	r2, [pc, #324]	; (80007b0 <HAL_GPIO_Init+0x308>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d01f      	beq.n	80006b0 <HAL_GPIO_Init+0x208>
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4a50      	ldr	r2, [pc, #320]	; (80007b4 <HAL_GPIO_Init+0x30c>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d019      	beq.n	80006ac <HAL_GPIO_Init+0x204>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a4f      	ldr	r2, [pc, #316]	; (80007b8 <HAL_GPIO_Init+0x310>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d013      	beq.n	80006a8 <HAL_GPIO_Init+0x200>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a4e      	ldr	r2, [pc, #312]	; (80007bc <HAL_GPIO_Init+0x314>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d00d      	beq.n	80006a4 <HAL_GPIO_Init+0x1fc>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a4d      	ldr	r2, [pc, #308]	; (80007c0 <HAL_GPIO_Init+0x318>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d007      	beq.n	80006a0 <HAL_GPIO_Init+0x1f8>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4a4c      	ldr	r2, [pc, #304]	; (80007c4 <HAL_GPIO_Init+0x31c>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d101      	bne.n	800069c <HAL_GPIO_Init+0x1f4>
 8000698:	2307      	movs	r3, #7
 800069a:	e00e      	b.n	80006ba <HAL_GPIO_Init+0x212>
 800069c:	2308      	movs	r3, #8
 800069e:	e00c      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006a0:	2306      	movs	r3, #6
 80006a2:	e00a      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006a4:	2305      	movs	r3, #5
 80006a6:	e008      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006a8:	2304      	movs	r3, #4
 80006aa:	e006      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006ac:	2303      	movs	r3, #3
 80006ae:	e004      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006b0:	2302      	movs	r3, #2
 80006b2:	e002      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006b4:	2301      	movs	r3, #1
 80006b6:	e000      	b.n	80006ba <HAL_GPIO_Init+0x212>
 80006b8:	2300      	movs	r3, #0
 80006ba:	697a      	ldr	r2, [r7, #20]
 80006bc:	f002 0203 	and.w	r2, r2, #3
 80006c0:	0092      	lsls	r2, r2, #2
 80006c2:	4093      	lsls	r3, r2
 80006c4:	693a      	ldr	r2, [r7, #16]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80006ca:	4937      	ldr	r1, [pc, #220]	; (80007a8 <HAL_GPIO_Init+0x300>)
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	089b      	lsrs	r3, r3, #2
 80006d0:	3302      	adds	r3, #2
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80006d8:	4b3b      	ldr	r3, [pc, #236]	; (80007c8 <HAL_GPIO_Init+0x320>)
 80006da:	689b      	ldr	r3, [r3, #8]
 80006dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	43db      	mvns	r3, r3
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	4013      	ands	r3, r2
 80006e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d003      	beq.n	80006fc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006f4:	693a      	ldr	r2, [r7, #16]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	4313      	orrs	r3, r2
 80006fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006fc:	4a32      	ldr	r2, [pc, #200]	; (80007c8 <HAL_GPIO_Init+0x320>)
 80006fe:	693b      	ldr	r3, [r7, #16]
 8000700:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000702:	4b31      	ldr	r3, [pc, #196]	; (80007c8 <HAL_GPIO_Init+0x320>)
 8000704:	68db      	ldr	r3, [r3, #12]
 8000706:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	43db      	mvns	r3, r3
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	4013      	ands	r3, r2
 8000710:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800071a:	2b00      	cmp	r3, #0
 800071c:	d003      	beq.n	8000726 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800071e:	693a      	ldr	r2, [r7, #16]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	4313      	orrs	r3, r2
 8000724:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000726:	4a28      	ldr	r2, [pc, #160]	; (80007c8 <HAL_GPIO_Init+0x320>)
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800072c:	4b26      	ldr	r3, [pc, #152]	; (80007c8 <HAL_GPIO_Init+0x320>)
 800072e:	685b      	ldr	r3, [r3, #4]
 8000730:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	43db      	mvns	r3, r3
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	4013      	ands	r3, r2
 800073a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000744:	2b00      	cmp	r3, #0
 8000746:	d003      	beq.n	8000750 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000748:	693a      	ldr	r2, [r7, #16]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	4313      	orrs	r3, r2
 800074e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000750:	4a1d      	ldr	r2, [pc, #116]	; (80007c8 <HAL_GPIO_Init+0x320>)
 8000752:	693b      	ldr	r3, [r7, #16]
 8000754:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000756:	4b1c      	ldr	r3, [pc, #112]	; (80007c8 <HAL_GPIO_Init+0x320>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	43db      	mvns	r3, r3
 8000760:	693a      	ldr	r2, [r7, #16]
 8000762:	4013      	ands	r3, r2
 8000764:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800076e:	2b00      	cmp	r3, #0
 8000770:	d003      	beq.n	800077a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000772:	693a      	ldr	r2, [r7, #16]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	4313      	orrs	r3, r2
 8000778:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800077a:	4a13      	ldr	r2, [pc, #76]	; (80007c8 <HAL_GPIO_Init+0x320>)
 800077c:	693b      	ldr	r3, [r7, #16]
 800077e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	3301      	adds	r3, #1
 8000784:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	fa22 f303 	lsr.w	r3, r2, r3
 8000790:	2b00      	cmp	r3, #0
 8000792:	f47f ae91 	bne.w	80004b8 <HAL_GPIO_Init+0x10>
  }
}
 8000796:	bf00      	nop
 8000798:	371c      	adds	r7, #28
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40021000 	.word	0x40021000
 80007a8:	40010000 	.word	0x40010000
 80007ac:	48000400 	.word	0x48000400
 80007b0:	48000800 	.word	0x48000800
 80007b4:	48000c00 	.word	0x48000c00
 80007b8:	48001000 	.word	0x48001000
 80007bc:	48001400 	.word	0x48001400
 80007c0:	48001800 	.word	0x48001800
 80007c4:	48001c00 	.word	0x48001c00
 80007c8:	40010400 	.word	0x40010400

080007cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	691a      	ldr	r2, [r3, #16]
 80007dc:	887b      	ldrh	r3, [r7, #2]
 80007de:	4013      	ands	r3, r2
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d002      	beq.n	80007ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007e4:	2301      	movs	r3, #1
 80007e6:	73fb      	strb	r3, [r7, #15]
 80007e8:	e001      	b.n	80007ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007ea:	2300      	movs	r3, #0
 80007ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	460b      	mov	r3, r1
 8000806:	807b      	strh	r3, [r7, #2]
 8000808:	4613      	mov	r3, r2
 800080a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800080c:	787b      	ldrb	r3, [r7, #1]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d003      	beq.n	800081a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000812:	887a      	ldrh	r2, [r7, #2]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000818:	e002      	b.n	8000820 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800081a:	887a      	ldrh	r2, [r7, #2]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr

0800082c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000848:	2b00      	cmp	r3, #0
 800084a:	d005      	beq.n	8000858 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000850:	68ba      	ldr	r2, [r7, #8]
 8000852:	68f9      	ldr	r1, [r7, #12]
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	4798      	blx	r3
  }
}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800087e:	2b00      	cmp	r3, #0
 8000880:	d00f      	beq.n	80008a2 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8000888:	2b00      	cmp	r3, #0
 800088a:	d00a      	beq.n	80008a2 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000890:	f043 0201 	orr.w	r2, r3, #1
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008a0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d00f      	beq.n	80008cc <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80008ac:	693b      	ldr	r3, [r7, #16]
 80008ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00a      	beq.n	80008cc <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	f043 0208 	orr.w	r2, r3, #8
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d00f      	beq.n	80008f6 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80008d6:	693b      	ldr	r3, [r7, #16]
 80008d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d00a      	beq.n	80008f6 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008e4:	f043 0202 	orr.w	r2, r3, #2
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008f4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fa:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	f003 030b 	and.w	r3, r3, #11
 8000902:	2b00      	cmp	r3, #0
 8000904:	d003      	beq.n	800090e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8000906:	68f9      	ldr	r1, [r7, #12]
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f000 fb3f 	bl	8000f8c <I2C_ITError>
  }
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b086      	sub	sp, #24
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000926:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000932:	2b01      	cmp	r3, #1
 8000934:	d101      	bne.n	800093a <I2C_Slave_ISR_IT+0x24>
 8000936:	2302      	movs	r3, #2
 8000938:	e0e1      	b.n	8000afe <I2C_Slave_ISR_IT+0x1e8>
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	2201      	movs	r2, #1
 800093e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	f003 0320 	and.w	r3, r3, #32
 8000948:	2b00      	cmp	r3, #0
 800094a:	d008      	beq.n	800095e <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000952:	2b00      	cmp	r3, #0
 8000954:	d003      	beq.n	800095e <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000956:	6939      	ldr	r1, [r7, #16]
 8000958:	68f8      	ldr	r0, [r7, #12]
 800095a:	f000 f9b7 	bl	8000ccc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	f003 0310 	and.w	r3, r3, #16
 8000964:	2b00      	cmp	r3, #0
 8000966:	d04b      	beq.n	8000a00 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800096e:	2b00      	cmp	r3, #0
 8000970:	d046      	beq.n	8000a00 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000976:	b29b      	uxth	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d128      	bne.n	80009ce <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000982:	b2db      	uxtb	r3, r3
 8000984:	2b28      	cmp	r3, #40	; 0x28
 8000986:	d108      	bne.n	800099a <I2C_Slave_ISR_IT+0x84>
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800098e:	d104      	bne.n	800099a <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000990:	6939      	ldr	r1, [r7, #16]
 8000992:	68f8      	ldr	r0, [r7, #12]
 8000994:	f000 faa4 	bl	8000ee0 <I2C_ITListenCplt>
 8000998:	e031      	b.n	80009fe <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b29      	cmp	r3, #41	; 0x29
 80009a4:	d10e      	bne.n	80009c4 <I2C_Slave_ISR_IT+0xae>
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80009ac:	d00a      	beq.n	80009c4 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2210      	movs	r2, #16
 80009b4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f000 fbe1 	bl	800117e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80009bc:	68f8      	ldr	r0, [r7, #12]
 80009be:	f000 f926 	bl	8000c0e <I2C_ITSlaveSeqCplt>
 80009c2:	e01c      	b.n	80009fe <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2210      	movs	r2, #16
 80009ca:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80009cc:	e08f      	b.n	8000aee <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2210      	movs	r2, #16
 80009d4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009da:	f043 0204 	orr.w	r2, r3, #4
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d003      	beq.n	80009f0 <I2C_Slave_ISR_IT+0xda>
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009ee:	d17e      	bne.n	8000aee <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f4:	4619      	mov	r1, r3
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f000 fac8 	bl	8000f8c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80009fc:	e077      	b.n	8000aee <I2C_Slave_ISR_IT+0x1d8>
 80009fe:	e076      	b.n	8000aee <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	f003 0304 	and.w	r3, r3, #4
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d02f      	beq.n	8000a6a <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d02a      	beq.n	8000a6a <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d018      	beq.n	8000a50 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	6812      	ldr	r2, [r2, #0]
 8000a26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a30:	1c5a      	adds	r2, r3, #1
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d14b      	bne.n	8000af2 <I2C_Slave_ISR_IT+0x1dc>
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000a60:	d047      	beq.n	8000af2 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000a62:	68f8      	ldr	r0, [r7, #12]
 8000a64:	f000 f8d3 	bl	8000c0e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000a68:	e043      	b.n	8000af2 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	f003 0308 	and.w	r3, r3, #8
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d009      	beq.n	8000a88 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d004      	beq.n	8000a88 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000a7e:	6939      	ldr	r1, [r7, #16]
 8000a80:	68f8      	ldr	r0, [r7, #12]
 8000a82:	f000 f840 	bl	8000b06 <I2C_ITAddrCplt>
 8000a86:	e035      	b.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d030      	beq.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d02b      	beq.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d018      	beq.n	8000ad8 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000aae:	7812      	ldrb	r2, [r2, #0]
 8000ab0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	851a      	strh	r2, [r3, #40]	; 0x28
 8000ad6:	e00d      	b.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ade:	d002      	beq.n	8000ae6 <I2C_Slave_ISR_IT+0x1d0>
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d106      	bne.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000ae6:	68f8      	ldr	r0, [r7, #12]
 8000ae8:	f000 f891 	bl	8000c0e <I2C_ITSlaveSeqCplt>
 8000aec:	e002      	b.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000aee:	bf00      	nop
 8000af0:	e000      	b.n	8000af4 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000af2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	2200      	movs	r2, #0
 8000af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000afc:	2300      	movs	r3, #0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b084      	sub	sp, #16
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
 8000b0e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000b1c:	2b28      	cmp	r3, #40	; 0x28
 8000b1e:	d16a      	bne.n	8000bf6 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	0c1b      	lsrs	r3, r3, #16
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	0c1b      	lsrs	r3, r3, #16
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b3e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b4c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b5a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d138      	bne.n	8000bd6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8000b64:	897b      	ldrh	r3, [r7, #10]
 8000b66:	09db      	lsrs	r3, r3, #7
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	89bb      	ldrh	r3, [r7, #12]
 8000b6c:	4053      	eors	r3, r2
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	f003 0306 	and.w	r3, r3, #6
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d11c      	bne.n	8000bb2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8000b78:	897b      	ldrh	r3, [r7, #10]
 8000b7a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b80:	1c5a      	adds	r2, r3, #1
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b8a:	2b02      	cmp	r3, #2
 8000b8c:	d13b      	bne.n	8000c06 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2200      	movs	r2, #0
 8000b92:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2208      	movs	r2, #8
 8000b9a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000ba8:	89ba      	ldrh	r2, [r7, #12]
 8000baa:	7bf9      	ldrb	r1, [r7, #15]
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8000bb0:	e029      	b.n	8000c06 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8000bb2:	893b      	ldrh	r3, [r7, #8]
 8000bb4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000bb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f000 fb21 	bl	8001202 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bcc:	89ba      	ldrh	r2, [r7, #12]
 8000bce:	7bf9      	ldrb	r1, [r7, #15]
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	4798      	blx	r3
}
 8000bd4:	e017      	b.n	8000c06 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000bd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f000 fb11 	bl	8001202 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bec:	89ba      	ldrh	r2, [r7, #12]
 8000bee:	7bf9      	ldrb	r1, [r7, #15]
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	4798      	blx	r3
}
 8000bf4:	e007      	b.n	8000c06 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2208      	movs	r2, #8
 8000bfc:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2200      	movs	r2, #0
 8000c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8000c06:	bf00      	nop
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b084      	sub	sp, #16
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2200      	movs	r2, #0
 8000c22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d008      	beq.n	8000c42 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	6812      	ldr	r2, [r2, #0]
 8000c38:	6812      	ldr	r2, [r2, #0]
 8000c3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	e00c      	b.n	8000c5c <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d007      	beq.n	8000c5c <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	6812      	ldr	r2, [r2, #0]
 8000c54:	6812      	ldr	r2, [r2, #0]
 8000c56:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c5a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	2b29      	cmp	r3, #41	; 0x29
 8000c66:	d113      	bne.n	8000c90 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2228      	movs	r2, #40	; 0x28
 8000c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2221      	movs	r2, #33	; 0x21
 8000c74:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000c76:	2101      	movs	r1, #1
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f000 fac2 	bl	8001202 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8000c8e:	e018      	b.n	8000cc2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	2b2a      	cmp	r3, #42	; 0x2a
 8000c9a:	d112      	bne.n	8000cc2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2228      	movs	r2, #40	; 0x28
 8000ca0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2222      	movs	r2, #34	; 0x22
 8000ca8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000caa:	2102      	movs	r1, #2
 8000cac:	6878      	ldr	r0, [r7, #4]
 8000cae:	f000 faa8 	bl	8001202 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	4798      	blx	r3
}
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ce8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2220      	movs	r2, #32
 8000cf0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
 8000cf4:	2b21      	cmp	r3, #33	; 0x21
 8000cf6:	d002      	beq.n	8000cfe <I2C_ITSlaveCplt+0x32>
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	2b29      	cmp	r3, #41	; 0x29
 8000cfc:	d108      	bne.n	8000d10 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8000cfe:	f248 0101 	movw	r1, #32769	; 0x8001
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f000 fa7d 	bl	8001202 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2221      	movs	r2, #33	; 0x21
 8000d0c:	631a      	str	r2, [r3, #48]	; 0x30
 8000d0e:	e00d      	b.n	8000d2c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000d10:	7bfb      	ldrb	r3, [r7, #15]
 8000d12:	2b22      	cmp	r3, #34	; 0x22
 8000d14:	d002      	beq.n	8000d1c <I2C_ITSlaveCplt+0x50>
 8000d16:	7bfb      	ldrb	r3, [r7, #15]
 8000d18:	2b2a      	cmp	r3, #42	; 0x2a
 8000d1a:	d107      	bne.n	8000d2c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8000d1c:	f248 0102 	movw	r1, #32770	; 0x8002
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f000 fa6e 	bl	8001202 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2222      	movs	r2, #34	; 0x22
 8000d2a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	6812      	ldr	r2, [r2, #0]
 8000d34:	6852      	ldr	r2, [r2, #4]
 8000d36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d3a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	6859      	ldr	r1, [r3, #4]
 8000d46:	4b64      	ldr	r3, [pc, #400]	; (8000ed8 <I2C_ITSlaveCplt+0x20c>)
 8000d48:	400b      	ands	r3, r1
 8000d4a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f000 fa16 	bl	800117e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d013      	beq.n	8000d84 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	687a      	ldr	r2, [r7, #4]
 8000d62:	6812      	ldr	r2, [r2, #0]
 8000d64:	6812      	ldr	r2, [r2, #0]
 8000d66:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000d6a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d01f      	beq.n	8000db4 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000d82:	e017      	b.n	8000db4 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d012      	beq.n	8000db4 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	6812      	ldr	r2, [r2, #0]
 8000d98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d9c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d006      	beq.n	8000db4 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d020      	beq.n	8000e00 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	f023 0304 	bic.w	r3, r3, #4
 8000dc4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	6812      	ldr	r2, [r2, #0]
 8000dce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd8:	1c5a      	adds	r2, r3, #1
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d00c      	beq.n	8000e00 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dea:	3b01      	subs	r3, #1
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d005      	beq.n	8000e16 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0e:	f043 0204 	orr.w	r2, r3, #4
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d010      	beq.n	8000e4e <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e30:	4619      	mov	r1, r3
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 f8aa 	bl	8000f8c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b28      	cmp	r3, #40	; 0x28
 8000e42:	d144      	bne.n	8000ece <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e44:	6979      	ldr	r1, [r7, #20]
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f000 f84a 	bl	8000ee0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8000e4c:	e03f      	b.n	8000ece <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e52:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e56:	d015      	beq.n	8000e84 <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff fed8 	bl	8000c0e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a1e      	ldr	r2, [pc, #120]	; (8000edc <I2C_ITSlaveCplt+0x210>)
 8000e62:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2220      	movs	r2, #32
 8000e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	4798      	blx	r3
}
 8000e82:	e024      	b.n	8000ece <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b22      	cmp	r3, #34	; 0x22
 8000e8e:	d10f      	bne.n	8000eb0 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2220      	movs	r2, #32
 8000e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	4798      	blx	r3
}
 8000eae:	e00e      	b.n	8000ece <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2220      	movs	r2, #32
 8000eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	4798      	blx	r3
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	fe00e800 	.word	0xfe00e800
 8000edc:	ffff0000 	.word	0xffff0000

08000ee0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a26      	ldr	r2, [pc, #152]	; (8000f88 <I2C_ITListenCplt+0xa8>)
 8000eee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2220      	movs	r2, #32
 8000efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d022      	beq.n	8000f5c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	6812      	ldr	r2, [r2, #0]
 8000f1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f28:	1c5a      	adds	r2, r3, #1
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d012      	beq.n	8000f5c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	b29a      	uxth	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f54:	f043 0204 	orr.w	r2, r3, #4
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f5c:	f248 0103 	movw	r1, #32771	; 0x8003
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f000 f94e 	bl	8001202 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2210      	movs	r2, #16
 8000f6c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	ffff0000 	.word	0xffff0000

08000f8c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a5d      	ldr	r2, [pc, #372]	; (8001120 <I2C_ITError+0x194>)
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	431a      	orrs	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	2b28      	cmp	r3, #40	; 0x28
 8000fc2:	d005      	beq.n	8000fd0 <I2C_ITError+0x44>
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	2b29      	cmp	r3, #41	; 0x29
 8000fc8:	d002      	beq.n	8000fd0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	2b2a      	cmp	r3, #42	; 0x2a
 8000fce:	d10b      	bne.n	8000fe8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000fd0:	2103      	movs	r1, #3
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 f915 	bl	8001202 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2228      	movs	r2, #40	; 0x28
 8000fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a50      	ldr	r2, [pc, #320]	; (8001124 <I2C_ITError+0x198>)
 8000fe4:	635a      	str	r2, [r3, #52]	; 0x34
 8000fe6:	e011      	b.n	800100c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000fe8:	f248 0103 	movw	r1, #32771	; 0x8003
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 f908 	bl	8001202 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b60      	cmp	r3, #96	; 0x60
 8000ffc:	d003      	beq.n	8001006 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2220      	movs	r2, #32
 8001002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001010:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001016:	2b00      	cmp	r3, #0
 8001018:	d039      	beq.n	800108e <I2C_ITError+0x102>
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	2b11      	cmp	r3, #17
 800101e:	d002      	beq.n	8001026 <I2C_ITError+0x9a>
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	2b21      	cmp	r3, #33	; 0x21
 8001024:	d133      	bne.n	800108e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001030:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001034:	d107      	bne.n	8001046 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	6812      	ldr	r2, [r2, #0]
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001044:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa1e 	bl	800048c <HAL_DMA_GetState>
 8001050:	4603      	mov	r3, r0
 8001052:	2b01      	cmp	r3, #1
 8001054:	d017      	beq.n	8001086 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800105a:	4a33      	ldr	r2, [pc, #204]	; (8001128 <I2C_ITError+0x19c>)
 800105c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff f9af 	bl	80003ce <HAL_DMA_Abort_IT>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d04d      	beq.n	8001112 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001080:	4610      	mov	r0, r2
 8001082:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001084:	e045      	b.n	8001112 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f000 f850 	bl	800112c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800108c:	e041      	b.n	8001112 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001092:	2b00      	cmp	r3, #0
 8001094:	d039      	beq.n	800110a <I2C_ITError+0x17e>
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	2b12      	cmp	r3, #18
 800109a:	d002      	beq.n	80010a2 <I2C_ITError+0x116>
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	2b22      	cmp	r3, #34	; 0x22
 80010a0:	d133      	bne.n	800110a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010b0:	d107      	bne.n	80010c2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	6812      	ldr	r2, [r2, #0]
 80010ba:	6812      	ldr	r2, [r2, #0]
 80010bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010c0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff f9e0 	bl	800048c <HAL_DMA_GetState>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d017      	beq.n	8001102 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <I2C_ITError+0x19c>)
 80010d8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff f971 	bl	80003ce <HAL_DMA_Abort_IT>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d011      	beq.n	8001116 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80010fc:	4610      	mov	r0, r2
 80010fe:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001100:	e009      	b.n	8001116 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f000 f812 	bl	800112c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001108:	e005      	b.n	8001116 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f000 f80e 	bl	800112c <I2C_TreatErrorCallback>
  }
}
 8001110:	e002      	b.n	8001118 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001112:	bf00      	nop
 8001114:	e000      	b.n	8001118 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001116:	bf00      	nop
}
 8001118:	bf00      	nop
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	ffff0000 	.word	0xffff0000
 8001124:	08000917 	.word	0x08000917
 8001128:	080011c7 	.word	0x080011c7

0800112c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b60      	cmp	r3, #96	; 0x60
 800113e:	d10f      	bne.n	8001160 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2220      	movs	r2, #32
 8001144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800115e:	e00a      	b.n	8001176 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2200      	movs	r2, #0
 800116a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	4798      	blx	r3
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	2b02      	cmp	r3, #2
 8001192:	d103      	bne.n	800119c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2200      	movs	r2, #0
 800119a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d007      	beq.n	80011ba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	6812      	ldr	r2, [r2, #0]
 80011b2:	6992      	ldr	r2, [r2, #24]
 80011b4:	f042 0201 	orr.w	r2, r2, #1
 80011b8:	619a      	str	r2, [r3, #24]
  }
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr

080011c6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b084      	sub	sp, #16
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011e0:	2200      	movs	r2, #0
 80011e2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011f0:	2200      	movs	r2, #0
 80011f2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ff99 	bl	800112c <I2C_TreatErrorCallback>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001202:	b480      	push	{r7}
 8001204:	b085      	sub	sp, #20
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001212:	887b      	ldrh	r3, [r7, #2]
 8001214:	f003 0301 	and.w	r3, r3, #1
 8001218:	2b00      	cmp	r3, #0
 800121a:	d00f      	beq.n	800123c <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001222:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800122a:	b2db      	uxtb	r3, r3
 800122c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001230:	2b28      	cmp	r3, #40	; 0x28
 8001232:	d003      	beq.n	800123c <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800123a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800123c:	887b      	ldrh	r3, [r7, #2]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00f      	beq.n	8001266 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800124c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800125a:	2b28      	cmp	r3, #40	; 0x28
 800125c:	d003      	beq.n	8001266 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001264:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001266:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800126a:	2b00      	cmp	r3, #0
 800126c:	da03      	bge.n	8001276 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001274:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8001276:	887b      	ldrh	r3, [r7, #2]
 8001278:	2b10      	cmp	r3, #16
 800127a:	d103      	bne.n	8001284 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001282:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	2b20      	cmp	r3, #32
 8001288:	d103      	bne.n	8001292 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f043 0320 	orr.w	r3, r3, #32
 8001290:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001292:	887b      	ldrh	r3, [r7, #2]
 8001294:	2b40      	cmp	r3, #64	; 0x40
 8001296:	d103      	bne.n	80012a0 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800129e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	6812      	ldr	r2, [r2, #0]
 80012a8:	6811      	ldr	r1, [r2, #0]
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	43d2      	mvns	r2, r2
 80012ae:	400a      	ands	r2, r1
 80012b0:	601a      	str	r2, [r3, #0]
}
 80012b2:	bf00      	nop
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012c4:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <HAL_PWREx_GetVoltageRange+0x3c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012d0:	d102      	bne.n	80012d8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80012d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012d6:	e00b      	b.n	80012f0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <HAL_PWREx_GetVoltageRange+0x3c>)
 80012da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012e6:	d102      	bne.n	80012ee <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80012e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012ec:	e000      	b.n	80012f0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80012ee:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40007000 	.word	0x40007000

08001300 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d141      	bne.n	8001392 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800130e:	4b4b      	ldr	r3, [pc, #300]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001316:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800131a:	d131      	bne.n	8001380 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800131c:	4a47      	ldr	r2, [pc, #284]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800131e:	4b47      	ldr	r3, [pc, #284]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001320:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001328:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800132c:	4a43      	ldr	r2, [pc, #268]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800132e:	4b43      	ldr	r3, [pc, #268]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001336:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800133a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800133c:	4b40      	ldr	r3, [pc, #256]	; (8001440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2232      	movs	r2, #50	; 0x32
 8001342:	fb02 f303 	mul.w	r3, r2, r3
 8001346:	4a3f      	ldr	r2, [pc, #252]	; (8001444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001348:	fba2 2303 	umull	r2, r3, r2, r3
 800134c:	0c9b      	lsrs	r3, r3, #18
 800134e:	3301      	adds	r3, #1
 8001350:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001352:	e002      	b.n	800135a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	3b01      	subs	r3, #1
 8001358:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800135a:	4b38      	ldr	r3, [pc, #224]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001366:	d102      	bne.n	800136e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f2      	bne.n	8001354 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800136e:	4b33      	ldr	r3, [pc, #204]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001370:	695b      	ldr	r3, [r3, #20]
 8001372:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800137a:	d158      	bne.n	800142e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e057      	b.n	8001430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001380:	4a2e      	ldr	r2, [pc, #184]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001382:	4b2e      	ldr	r3, [pc, #184]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001384:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800138c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001390:	e04d      	b.n	800142e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001398:	d141      	bne.n	800141e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800139a:	4b28      	ldr	r3, [pc, #160]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80013a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013a6:	d131      	bne.n	800140c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013a8:	4a24      	ldr	r2, [pc, #144]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013aa:	4b24      	ldr	r3, [pc, #144]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013b8:	4a20      	ldr	r2, [pc, #128]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ba:	4b20      	ldr	r3, [pc, #128]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2232      	movs	r2, #50	; 0x32
 80013ce:	fb02 f303 	mul.w	r3, r2, r3
 80013d2:	4a1c      	ldr	r2, [pc, #112]	; (8001444 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013d4:	fba2 2303 	umull	r2, r3, r2, r3
 80013d8:	0c9b      	lsrs	r3, r3, #18
 80013da:	3301      	adds	r3, #1
 80013dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013de:	e002      	b.n	80013e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013e6:	4b15      	ldr	r3, [pc, #84]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013f2:	d102      	bne.n	80013fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f2      	bne.n	80013e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013fa:	4b10      	ldr	r3, [pc, #64]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001406:	d112      	bne.n	800142e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	e011      	b.n	8001430 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800140c:	4a0b      	ldr	r2, [pc, #44]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001410:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001418:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800141c:	e007      	b.n	800142e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800141e:	4a07      	ldr	r2, [pc, #28]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001428:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800142c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40007000 	.word	0x40007000
 8001440:	20040064 	.word	0x20040064
 8001444:	431bde83 	.word	0x431bde83

08001448 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800144c:	4a05      	ldr	r2, [pc, #20]	; (8001464 <HAL_PWREx_EnableVddIO2+0x1c>)
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001456:	6053      	str	r3, [r2, #4]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40007000 	.word	0x40007000

08001468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d101      	bne.n	800147a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e33d      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800147a:	4ba1      	ldr	r3, [pc, #644]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001484:	4b9e      	ldr	r3, [pc, #632]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	f003 0303 	and.w	r3, r3, #3
 800148c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0310 	and.w	r3, r3, #16
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 80d8 	beq.w	800164c <HAL_RCC_OscConfig+0x1e4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d006      	beq.n	80014b0 <HAL_RCC_OscConfig+0x48>
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	2b0c      	cmp	r3, #12
 80014a6:	f040 8081 	bne.w	80015ac <HAL_RCC_OscConfig+0x144>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d17d      	bne.n	80015ac <HAL_RCC_OscConfig+0x144>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014b0:	4b93      	ldr	r3, [pc, #588]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_OscConfig+0x60>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e316      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a1a      	ldr	r2, [r3, #32]
 80014cc:	4b8c      	ldr	r3, [pc, #560]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0308 	and.w	r3, r3, #8
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d004      	beq.n	80014e2 <HAL_RCC_OscConfig+0x7a>
 80014d8:	4b89      	ldr	r3, [pc, #548]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014e0:	e005      	b.n	80014ee <HAL_RCC_OscConfig+0x86>
 80014e2:	4b87      	ldr	r3, [pc, #540]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80014e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014e8:	091b      	lsrs	r3, r3, #4
 80014ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d923      	bls.n	800153a <HAL_RCC_OscConfig+0xd2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a1b      	ldr	r3, [r3, #32]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fd24 	bl	8001f44 <RCC_SetFlashLatencyFromMSIRange>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e2f7      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001506:	4a7e      	ldr	r2, [pc, #504]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001508:	4b7d      	ldr	r3, [pc, #500]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	497b      	ldr	r1, [pc, #492]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001514:	4b7a      	ldr	r3, [pc, #488]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	4313      	orrs	r3, r2
 8001522:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001524:	4976      	ldr	r1, [pc, #472]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001526:	4b76      	ldr	r3, [pc, #472]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	021b      	lsls	r3, r3, #8
 8001534:	4313      	orrs	r3, r2
 8001536:	604b      	str	r3, [r1, #4]
 8001538:	e025      	b.n	8001586 <HAL_RCC_OscConfig+0x11e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800153a:	4a71      	ldr	r2, [pc, #452]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800153c:	4b70      	ldr	r3, [pc, #448]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f043 0308 	orr.w	r3, r3, #8
 8001544:	6013      	str	r3, [r2, #0]
 8001546:	496e      	ldr	r1, [pc, #440]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001548:	4b6d      	ldr	r3, [pc, #436]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	4313      	orrs	r3, r2
 8001556:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001558:	4969      	ldr	r1, [pc, #420]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800155a:	4b69      	ldr	r3, [pc, #420]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	4313      	orrs	r3, r2
 800156a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d109      	bne.n	8001586 <HAL_RCC_OscConfig+0x11e>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a1b      	ldr	r3, [r3, #32]
 8001576:	4618      	mov	r0, r3
 8001578:	f000 fce4 	bl	8001f44 <RCC_SetFlashLatencyFromMSIRange>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <HAL_RCC_OscConfig+0x11e>
            {
              return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e2b7      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001586:	f000 fc1b 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 800158a:	4601      	mov	r1, r0
 800158c:	4b5c      	ldr	r3, [pc, #368]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	f003 030f 	and.w	r3, r3, #15
 8001596:	4a5b      	ldr	r2, [pc, #364]	; (8001704 <HAL_RCC_OscConfig+0x29c>)
 8001598:	5cd3      	ldrb	r3, [r2, r3]
 800159a:	f003 031f 	and.w	r3, r3, #31
 800159e:	fa21 f303 	lsr.w	r3, r1, r3
 80015a2:	4a59      	ldr	r2, [pc, #356]	; (8001708 <HAL_RCC_OscConfig+0x2a0>)
 80015a4:	6013      	str	r3, [r2, #0]
      	status = HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	73fb      	strb	r3, [r7, #15]
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015aa:	e04f      	b.n	800164c <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d032      	beq.n	800161a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015b4:	4a52      	ldr	r2, [pc, #328]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015b6:	4b52      	ldr	r3, [pc, #328]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015c0:	f7fe fe24 	bl	800020c <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015c8:	f7fe fe20 	bl	800020c <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e28d      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80015da:	4b49      	ldr	r3, [pc, #292]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0f0      	beq.n	80015c8 <HAL_RCC_OscConfig+0x160>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015e6:	4a46      	ldr	r2, [pc, #280]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015e8:	4b45      	ldr	r3, [pc, #276]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f043 0308 	orr.w	r3, r3, #8
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	4943      	ldr	r1, [pc, #268]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015f4:	4b42      	ldr	r3, [pc, #264]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a1b      	ldr	r3, [r3, #32]
 8001600:	4313      	orrs	r3, r2
 8001602:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001604:	493e      	ldr	r1, [pc, #248]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001606:	4b3e      	ldr	r3, [pc, #248]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	021b      	lsls	r3, r3, #8
 8001614:	4313      	orrs	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
 8001618:	e018      	b.n	800164c <HAL_RCC_OscConfig+0x1e4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800161a:	4a39      	ldr	r2, [pc, #228]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800161c:	4b38      	ldr	r3, [pc, #224]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f023 0301 	bic.w	r3, r3, #1
 8001624:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001626:	f7fe fdf1 	bl	800020c <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800162e:	f7fe fded 	bl	800020c <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e25a      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001640:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f0      	bne.n	800162e <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	2b00      	cmp	r3, #0
 8001656:	d05a      	beq.n	800170e <HAL_RCC_OscConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	2b08      	cmp	r3, #8
 800165c:	d005      	beq.n	800166a <HAL_RCC_OscConfig+0x202>
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	2b0c      	cmp	r3, #12
 8001662:	d10e      	bne.n	8001682 <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	2b03      	cmp	r3, #3
 8001668:	d10b      	bne.n	8001682 <HAL_RCC_OscConfig+0x21a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800166a:	4b25      	ldr	r3, [pc, #148]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d04a      	beq.n	800170c <HAL_RCC_OscConfig+0x2a4>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d146      	bne.n	800170c <HAL_RCC_OscConfig+0x2a4>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e239      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800168a:	d106      	bne.n	800169a <HAL_RCC_OscConfig+0x232>
 800168c:	4a1c      	ldr	r2, [pc, #112]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 800168e:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	e01d      	b.n	80016d6 <HAL_RCC_OscConfig+0x26e>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016a2:	d10c      	bne.n	80016be <HAL_RCC_OscConfig+0x256>
 80016a4:	4a16      	ldr	r2, [pc, #88]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016a6:	4b16      	ldr	r3, [pc, #88]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016ae:	6013      	str	r3, [r2, #0]
 80016b0:	4a13      	ldr	r2, [pc, #76]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016b2:	4b13      	ldr	r3, [pc, #76]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	e00b      	b.n	80016d6 <HAL_RCC_OscConfig+0x26e>
 80016be:	4a10      	ldr	r2, [pc, #64]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016c0:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	4a0d      	ldr	r2, [pc, #52]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016d4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 80016de:	bf00      	nop
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d0f9      	beq.n	80016e0 <HAL_RCC_OscConfig+0x278>
 80016ec:	e00f      	b.n	800170e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 80016ee:	bf00      	nop
 80016f0:	4b03      	ldr	r3, [pc, #12]	; (8001700 <HAL_RCC_OscConfig+0x298>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1f9      	bne.n	80016f0 <HAL_RCC_OscConfig+0x288>
 80016fc:	e007      	b.n	800170e <HAL_RCC_OscConfig+0x2a6>
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000
 8001704:	0800ba50 	.word	0x0800ba50
 8001708:	20040064 	.word	0x20040064
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800170c:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d048      	beq.n	80017ac <HAL_RCC_OscConfig+0x344>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	2b04      	cmp	r3, #4
 800171e:	d005      	beq.n	800172c <HAL_RCC_OscConfig+0x2c4>
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	2b0c      	cmp	r3, #12
 8001724:	d119      	bne.n	800175a <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	2b02      	cmp	r3, #2
 800172a:	d116      	bne.n	800175a <HAL_RCC_OscConfig+0x2f2>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800172c:	4b82      	ldr	r3, [pc, #520]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001734:	2b00      	cmp	r3, #0
 8001736:	d005      	beq.n	8001744 <HAL_RCC_OscConfig+0x2dc>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e1d8      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001744:	497c      	ldr	r1, [pc, #496]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001746:	4b7c      	ldr	r3, [pc, #496]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	061b      	lsls	r3, r3, #24
 8001754:	4313      	orrs	r3, r2
 8001756:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001758:	e028      	b.n	80017ac <HAL_RCC_OscConfig+0x344>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d017      	beq.n	8001792 <HAL_RCC_OscConfig+0x32a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001762:	4a75      	ldr	r2, [pc, #468]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001764:	4b74      	ldr	r3, [pc, #464]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800176c:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 800176e:	bf00      	nop
 8001770:	4b71      	ldr	r3, [pc, #452]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001778:	2b00      	cmp	r3, #0
 800177a:	d0f9      	beq.n	8001770 <HAL_RCC_OscConfig+0x308>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177c:	496e      	ldr	r1, [pc, #440]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800177e:	4b6e      	ldr	r3, [pc, #440]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	061b      	lsls	r3, r3, #24
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
 8001790:	e00c      	b.n	80017ac <HAL_RCC_OscConfig+0x344>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001792:	4a69      	ldr	r2, [pc, #420]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001794:	4b68      	ldr	r3, [pc, #416]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800179c:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 800179e:	bf00      	nop
 80017a0:	4b65      	ldr	r3, [pc, #404]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1f9      	bne.n	80017a0 <HAL_RCC_OscConfig+0x338>
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d024      	beq.n	8001802 <HAL_RCC_OscConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d010      	beq.n	80017e2 <HAL_RCC_OscConfig+0x37a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017c0:	4a5d      	ldr	r2, [pc, #372]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017c2:	4b5d      	ldr	r3, [pc, #372]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 80017d0:	bf00      	nop
 80017d2:	4b59      	ldr	r3, [pc, #356]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0f8      	beq.n	80017d2 <HAL_RCC_OscConfig+0x36a>
 80017e0:	e00f      	b.n	8001802 <HAL_RCC_OscConfig+0x39a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017e2:	4a55      	ldr	r2, [pc, #340]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017e4:	4b54      	ldr	r3, [pc, #336]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ea:	f023 0301 	bic.w	r3, r3, #1
 80017ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 80017f2:	bf00      	nop
 80017f4:	4b50      	ldr	r3, [pc, #320]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80017f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f8      	bne.n	80017f4 <HAL_RCC_OscConfig+0x38c>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d078      	beq.n	8001900 <HAL_RCC_OscConfig+0x498>
  {
    FlagStatus       pwrclkchanged = RESET;
 800180e:	2300      	movs	r3, #0
 8001810:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001812:	4b49      	ldr	r3, [pc, #292]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10d      	bne.n	800183a <HAL_RCC_OscConfig+0x3d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4a46      	ldr	r2, [pc, #280]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001820:	4b45      	ldr	r3, [pc, #276]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	6593      	str	r3, [r2, #88]	; 0x58
 800182a:	4b43      	ldr	r3, [pc, #268]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800182c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001836:	2301      	movs	r3, #1
 8001838:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800183a:	4b40      	ldr	r3, [pc, #256]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001846:	4a3d      	ldr	r2, [pc, #244]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001848:	4b3c      	ldr	r3, [pc, #240]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001850:	6013      	str	r3, [r2, #0]
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 8001852:	bf00      	nop
 8001854:	4b39      	ldr	r3, [pc, #228]	; (800193c <HAL_RCC_OscConfig+0x4d4>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0f9      	beq.n	8001854 <HAL_RCC_OscConfig+0x3ec>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d108      	bne.n	800187a <HAL_RCC_OscConfig+0x412>
 8001868:	4a33      	ldr	r2, [pc, #204]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800186a:	4b33      	ldr	r3, [pc, #204]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 800186c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001878:	e024      	b.n	80018c4 <HAL_RCC_OscConfig+0x45c>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	2b05      	cmp	r3, #5
 8001880:	d110      	bne.n	80018a4 <HAL_RCC_OscConfig+0x43c>
 8001882:	4a2d      	ldr	r2, [pc, #180]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001884:	4b2c      	ldr	r3, [pc, #176]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800188a:	f043 0304 	orr.w	r3, r3, #4
 800188e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001892:	4a29      	ldr	r2, [pc, #164]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001894:	4b28      	ldr	r3, [pc, #160]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018a2:	e00f      	b.n	80018c4 <HAL_RCC_OscConfig+0x45c>
 80018a4:	4a24      	ldr	r2, [pc, #144]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018a6:	4b24      	ldr	r3, [pc, #144]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ac:	f023 0301 	bic.w	r3, r3, #1
 80018b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80018b4:	4a20      	ldr	r2, [pc, #128]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018bc:	f023 0304 	bic.w	r3, r3, #4
 80018c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 80018cc:	bf00      	nop
 80018ce:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f8      	beq.n	80018ce <HAL_RCC_OscConfig+0x466>
 80018dc:	e007      	b.n	80018ee <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 80018de:	bf00      	nop
 80018e0:	4b15      	ldr	r3, [pc, #84]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f8      	bne.n	80018e0 <HAL_RCC_OscConfig+0x478>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018ee:	7ffb      	ldrb	r3, [r7, #31]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d105      	bne.n	8001900 <HAL_RCC_OscConfig+0x498>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018f4:	4a10      	ldr	r2, [pc, #64]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 80018f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0320 	and.w	r3, r3, #32
 8001908:	2b00      	cmp	r3, #0
 800190a:	d029      	beq.n	8001960 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001910:	2b00      	cmp	r3, #0
 8001912:	d015      	beq.n	8001940 <HAL_RCC_OscConfig+0x4d8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001914:	4a08      	ldr	r2, [pc, #32]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001916:	4b08      	ldr	r3, [pc, #32]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 8001924:	bf00      	nop
 8001926:	4b04      	ldr	r3, [pc, #16]	; (8001938 <HAL_RCC_OscConfig+0x4d0>)
 8001928:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0f8      	beq.n	8001926 <HAL_RCC_OscConfig+0x4be>
 8001934:	e014      	b.n	8001960 <HAL_RCC_OscConfig+0x4f8>
 8001936:	bf00      	nop
 8001938:	40021000 	.word	0x40021000
 800193c:	40007000 	.word	0x40007000
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001940:	4a6f      	ldr	r2, [pc, #444]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001942:	4b6f      	ldr	r3, [pc, #444]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001944:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 8001950:	bf00      	nop
 8001952:	4b6b      	ldr	r3, [pc, #428]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001954:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1f8      	bne.n	8001952 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80c5 	beq.w	8001af4 <HAL_RCC_OscConfig+0x68c>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196e:	2b02      	cmp	r3, #2
 8001970:	f040 80a7 	bne.w	8001ac2 <HAL_RCC_OscConfig+0x65a>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001974:	4b62      	ldr	r3, [pc, #392]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f003 0203 	and.w	r2, r3, #3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001984:	429a      	cmp	r2, r3
 8001986:	d12c      	bne.n	80019e2 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	3b01      	subs	r3, #1
 8001994:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001996:	429a      	cmp	r2, r3
 8001998:	d123      	bne.n	80019e2 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d11b      	bne.n	80019e2 <HAL_RCC_OscConfig+0x57a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b4:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d113      	bne.n	80019e2 <HAL_RCC_OscConfig+0x57a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c4:	085b      	lsrs	r3, r3, #1
 80019c6:	3b01      	subs	r3, #1
 80019c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d109      	bne.n	80019e2 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	085b      	lsrs	r3, r3, #1
 80019da:	3b01      	subs	r3, #1
 80019dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019de:	429a      	cmp	r2, r3
 80019e0:	d055      	beq.n	8001a8e <HAL_RCC_OscConfig+0x626>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	2b0c      	cmp	r3, #12
 80019e6:	d050      	beq.n	8001a8a <HAL_RCC_OscConfig+0x622>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019e8:	4b45      	ldr	r3, [pc, #276]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d105      	bne.n	8001a00 <HAL_RCC_OscConfig+0x598>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019f4:	4b42      	ldr	r3, [pc, #264]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_RCC_OscConfig+0x59c>
#endif
            )
          {
            return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e078      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001a04:	4a3e      	ldr	r2, [pc, #248]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a06:	4b3e      	ldr	r3, [pc, #248]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a0e:	6013      	str	r3, [r2, #0]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001a10:	bf00      	nop
 8001a12:	4b3b      	ldr	r3, [pc, #236]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f9      	bne.n	8001a12 <HAL_RCC_OscConfig+0x5aa>
            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a1e:	4838      	ldr	r0, [pc, #224]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a20:	4b37      	ldr	r3, [pc, #220]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a22:	68da      	ldr	r2, [r3, #12]
 8001a24:	4b37      	ldr	r3, [pc, #220]	; (8001b04 <HAL_RCC_OscConfig+0x69c>)
 8001a26:	4013      	ands	r3, r2
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001a30:	3a01      	subs	r2, #1
 8001a32:	0112      	lsls	r2, r2, #4
 8001a34:	4311      	orrs	r1, r2
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a3a:	0212      	lsls	r2, r2, #8
 8001a3c:	4311      	orrs	r1, r2
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a42:	0852      	lsrs	r2, r2, #1
 8001a44:	3a01      	subs	r2, #1
 8001a46:	0552      	lsls	r2, r2, #21
 8001a48:	4311      	orrs	r1, r2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a4e:	0852      	lsrs	r2, r2, #1
 8001a50:	3a01      	subs	r2, #1
 8001a52:	0652      	lsls	r2, r2, #25
 8001a54:	4311      	orrs	r1, r2
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a5a:	06d2      	lsls	r2, r2, #27
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	60c3      	str	r3, [r0, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a62:	4a27      	ldr	r2, [pc, #156]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a64:	4b26      	ldr	r3, [pc, #152]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a6c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a6e:	4a24      	ldr	r2, [pc, #144]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a70:	4b23      	ldr	r3, [pc, #140]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a78:	60d3      	str	r3, [r2, #12]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001a7a:	bf00      	nop
 8001a7c:	4b20      	ldr	r3, [pc, #128]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f9      	beq.n	8001a7c <HAL_RCC_OscConfig+0x614>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a88:	e034      	b.n	8001af4 <HAL_RCC_OscConfig+0x68c>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e033      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d12c      	bne.n	8001af4 <HAL_RCC_OscConfig+0x68c>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a9a:	4a19      	ldr	r2, [pc, #100]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aa4:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001aa6:	4a16      	ldr	r2, [pc, #88]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ab0:	60d3      	str	r3, [r2, #12]
            {
              return HAL_TIMEOUT;
            }
          }
#endif
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001ab2:	bf00      	nop
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f9      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x64c>
 8001ac0:	e018      	b.n	8001af4 <HAL_RCC_OscConfig+0x68c>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	2b0c      	cmp	r3, #12
 8001ac6:	d013      	beq.n	8001af0 <HAL_RCC_OscConfig+0x688>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac8:	4a0d      	ldr	r2, [pc, #52]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001aca:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ad2:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001ad4:	bf00      	nop
 8001ad6:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1f9      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x66e>
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ae2:	4907      	ldr	r1, [pc, #28]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_RCC_OscConfig+0x698>)
 8001ae6:	68da      	ldr	r2, [r3, #12]
 8001ae8:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <HAL_RCC_OscConfig+0x6a0>)
 8001aea:	4013      	ands	r3, r2
 8001aec:	60cb      	str	r3, [r1, #12]
 8001aee:	e001      	b.n	8001af4 <HAL_RCC_OscConfig+0x68c>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <HAL_RCC_OscConfig+0x68e>
      }
    }
  }
  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40021000 	.word	0x40021000
 8001b04:	019d800c 	.word	0x019d800c
 8001b08:	feeefffc 	.word	0xfeeefffc

08001b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e10a      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b24:	4b87      	ldr	r3, [pc, #540]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 020f 	and.w	r2, r3, #15
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d210      	bcs.n	8001b54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b32:	4984      	ldr	r1, [pc, #528]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001b34:	4b83      	ldr	r3, [pc, #524]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f023 020f 	bic.w	r2, r3, #15
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b42:	4b80      	ldr	r3, [pc, #512]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 020f 	and.w	r2, r3, #15
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d001      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e0f2      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d010      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	4b78      	ldr	r3, [pc, #480]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d908      	bls.n	8001b82 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b70:	4975      	ldr	r1, [pc, #468]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001b72:	4b75      	ldr	r3, [pc, #468]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d06b      	beq.n	8001c66 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b03      	cmp	r3, #3
 8001b94:	d11e      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b96:	4b6c      	ldr	r3, [pc, #432]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d101      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e0c9      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001ba6:	f000 fa27 	bl	8001ff8 <RCC_GetSysClockFreqFromPLLSource>
 8001baa:	4602      	mov	r2, r0
 8001bac:	4b67      	ldr	r3, [pc, #412]	; (8001d4c <HAL_RCC_ClockConfig+0x240>)
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d946      	bls.n	8001c40 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001bb2:	4b65      	ldr	r3, [pc, #404]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d140      	bne.n	8001c40 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bbe:	4a62      	ldr	r2, [pc, #392]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001bc0:	4b61      	ldr	r3, [pc, #388]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bcc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001bce:	2380      	movs	r3, #128	; 0x80
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	e035      	b.n	8001c40 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d107      	bne.n	8001bec <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bdc:	4b5a      	ldr	r3, [pc, #360]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d115      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0a6      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d107      	bne.n	8001c04 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bf4:	4b54      	ldr	r3, [pc, #336]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d109      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e09a      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c04:	4b50      	ldr	r3, [pc, #320]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e092      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001c14:	f000 f8d4 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	4b4c      	ldr	r3, [pc, #304]	; (8001d4c <HAL_RCC_ClockConfig+0x240>)
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d90f      	bls.n	8001c40 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c20:	4b49      	ldr	r3, [pc, #292]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d109      	bne.n	8001c40 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c2c:	4a46      	ldr	r2, [pc, #280]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c2e:	4b46      	ldr	r3, [pc, #280]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c3a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c3c:	2380      	movs	r3, #128	; 0x80
 8001c3e:	60fb      	str	r3, [r7, #12]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c40:	4941      	ldr	r1, [pc, #260]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c42:	4b41      	ldr	r3, [pc, #260]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f023 0203 	bic.w	r2, r3, #3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	608b      	str	r3, [r1, #8]
      {
        return HAL_TIMEOUT;
      }
    }
#endif
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 8001c52:	bf00      	nop
 8001c54:	4b3c      	ldr	r3, [pc, #240]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 020c 	and.w	r2, r3, #12
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d1f6      	bne.n	8001c54 <HAL_RCC_ClockConfig+0x148>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2b80      	cmp	r3, #128	; 0x80
 8001c6a:	d105      	bne.n	8001c78 <HAL_RCC_ClockConfig+0x16c>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c6c:	4a36      	ldr	r2, [pc, #216]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c6e:	4b36      	ldr	r3, [pc, #216]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c76:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d010      	beq.n	8001ca6 <HAL_RCC_ClockConfig+0x19a>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	4b2f      	ldr	r3, [pc, #188]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d208      	bcs.n	8001ca6 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c94:	492c      	ldr	r1, [pc, #176]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c96:	4b2c      	ldr	r3, [pc, #176]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ca6:	4b27      	ldr	r3, [pc, #156]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 020f 	and.w	r2, r3, #15
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d910      	bls.n	8001cd6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cb4:	4923      	ldr	r1, [pc, #140]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001cb6:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f023 020f 	bic.w	r2, r3, #15
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cc4:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <HAL_RCC_ClockConfig+0x238>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 020f 	and.w	r2, r3, #15
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d001      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e031      	b.n	8001d3a <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d008      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce2:	4919      	ldr	r1, [pc, #100]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001ce4:	4b18      	ldr	r3, [pc, #96]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0308 	and.w	r3, r3, #8
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d009      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d00:	4911      	ldr	r1, [pc, #68]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001d02:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	4313      	orrs	r3, r2
 8001d12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d14:	f000 f854 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8001d18:	4601      	mov	r1, r0
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <HAL_RCC_ClockConfig+0x23c>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	091b      	lsrs	r3, r3, #4
 8001d20:	f003 030f 	and.w	r3, r3, #15
 8001d24:	4a0a      	ldr	r2, [pc, #40]	; (8001d50 <HAL_RCC_ClockConfig+0x244>)
 8001d26:	5cd3      	ldrb	r3, [r2, r3]
 8001d28:	f003 031f 	and.w	r3, r3, #31
 8001d2c:	fa21 f303 	lsr.w	r3, r1, r3
 8001d30:	4a08      	ldr	r2, [pc, #32]	; (8001d54 <HAL_RCC_ClockConfig+0x248>)
 8001d32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  // status = HAL_InitTick(uwTickPrio);
  status = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d38:	7afb      	ldrb	r3, [r7, #11]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40022000 	.word	0x40022000
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	04c4b400 	.word	0x04c4b400
 8001d50:	0800ba50 	.word	0x0800ba50
 8001d54:	20040064 	.word	0x20040064

08001d58 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8001d64:	4a15      	ldr	r2, [pc, #84]	; (8001dbc <HAL_RCC_MCOConfig+0x64>)
 8001d66:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <HAL_RCC_MCOConfig+0x64>)
 8001d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <HAL_RCC_MCOConfig+0x64>)
 8001d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8001d7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	2302      	movs	r3, #2
 8001d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d86:	2302      	movs	r3, #2
 8001d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	4619      	mov	r1, r3
 8001d98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d9c:	f7fe fb84 	bl	80004a8 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8001da0:	4806      	ldr	r0, [pc, #24]	; (8001dbc <HAL_RCC_MCOConfig+0x64>)
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_RCC_MCOConfig+0x64>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	430b      	orrs	r3, r1
 8001db0:	4313      	orrs	r3, r2
 8001db2:	6083      	str	r3, [r0, #8]
}
 8001db4:	bf00      	nop
 8001db6:	3728      	adds	r7, #40	; 0x28
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40021000 	.word	0x40021000

08001dc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b089      	sub	sp, #36	; 0x24
 8001dc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dce:	4b3d      	ldr	r3, [pc, #244]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
 8001dd6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dd8:	4b3a      	ldr	r3, [pc, #232]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	f003 0303 	and.w	r3, r3, #3
 8001de0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d005      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x34>
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	2b0c      	cmp	r3, #12
 8001dec:	d121      	bne.n	8001e32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d11e      	bne.n	8001e32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001df4:	4b33      	ldr	r3, [pc, #204]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0308 	and.w	r3, r3, #8
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d107      	bne.n	8001e10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e00:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e06:	0a1b      	lsrs	r3, r3, #8
 8001e08:	f003 030f 	and.w	r3, r3, #15
 8001e0c:	61fb      	str	r3, [r7, #28]
 8001e0e:	e005      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e10:	4b2c      	ldr	r3, [pc, #176]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	091b      	lsrs	r3, r3, #4
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001e1c:	4a2a      	ldr	r2, [pc, #168]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10d      	bne.n	8001e48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e30:	e00a      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	2b04      	cmp	r3, #4
 8001e36:	d102      	bne.n	8001e3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e38:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	e004      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e44:	4b22      	ldr	r3, [pc, #136]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	2b0c      	cmp	r3, #12
 8001e4c:	d133      	bne.n	8001eb6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d002      	beq.n	8001e64 <HAL_RCC_GetSysClockFreq+0xa4>
 8001e5e:	2b03      	cmp	r3, #3
 8001e60:	d003      	beq.n	8001e6a <HAL_RCC_GetSysClockFreq+0xaa>
 8001e62:	e005      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e66:	617b      	str	r3, [r7, #20]
      break;
 8001e68:	e005      	b.n	8001e76 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e6a:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e6c:	617b      	str	r3, [r7, #20]
      break;
 8001e6e:	e002      	b.n	8001e76 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	617b      	str	r3, [r7, #20]
      break;
 8001e74:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e76:	4b13      	ldr	r3, [pc, #76]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	091b      	lsrs	r3, r3, #4
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	3301      	adds	r3, #1
 8001e82:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	0a1b      	lsrs	r3, r3, #8
 8001e8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	fb02 f203 	mul.w	r2, r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	0e5b      	lsrs	r3, r3, #25
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001eb6:	69bb      	ldr	r3, [r7, #24]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3724      	adds	r7, #36	; 0x24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	0800ba68 	.word	0x0800ba68
 8001ecc:	00f42400 	.word	0x00f42400
 8001ed0:	007a1200 	.word	0x007a1200

08001ed4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20040064 	.word	0x20040064

08001eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ef0:	f7ff fff0 	bl	8001ed4 <HAL_RCC_GetHCLKFreq>
 8001ef4:	4601      	mov	r1, r0
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	0a1b      	lsrs	r3, r3, #8
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	4a04      	ldr	r2, [pc, #16]	; (8001f14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	f003 031f 	and.w	r3, r3, #31
 8001f08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40021000 	.word	0x40021000
 8001f14:	0800ba60 	.word	0x0800ba60

08001f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f1c:	f7ff ffda 	bl	8001ed4 <HAL_RCC_GetHCLKFreq>
 8001f20:	4601      	mov	r1, r0
 8001f22:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	0adb      	lsrs	r3, r3, #11
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	4a04      	ldr	r2, [pc, #16]	; (8001f40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f2e:	5cd3      	ldrb	r3, [r2, r3]
 8001f30:	f003 031f 	and.w	r3, r3, #31
 8001f34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	0800ba60 	.word	0x0800ba60

08001f44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f50:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f5c:	f7ff f9b0 	bl	80012c0 <HAL_PWREx_GetVoltageRange>
 8001f60:	6178      	str	r0, [r7, #20]
 8001f62:	e014      	b.n	8001f8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f64:	4a22      	ldr	r2, [pc, #136]	; (8001ff0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f66:	4b22      	ldr	r3, [pc, #136]	; (8001ff0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f6e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f70:	4b1f      	ldr	r3, [pc, #124]	; (8001ff0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f7c:	f7ff f9a0 	bl	80012c0 <HAL_PWREx_GetVoltageRange>
 8001f80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f82:	4a1b      	ldr	r2, [pc, #108]	; (8001ff0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f84:	4b1a      	ldr	r3, [pc, #104]	; (8001ff0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f8c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f94:	d10b      	bne.n	8001fae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b80      	cmp	r3, #128	; 0x80
 8001f9a:	d913      	bls.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2ba0      	cmp	r3, #160	; 0xa0
 8001fa0:	d902      	bls.n	8001fa8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	613b      	str	r3, [r7, #16]
 8001fa6:	e00d      	b.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fa8:	2301      	movs	r3, #1
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	e00a      	b.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2b7f      	cmp	r3, #127	; 0x7f
 8001fb2:	d902      	bls.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	e004      	b.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b70      	cmp	r3, #112	; 0x70
 8001fbe:	d101      	bne.n	8001fc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001fc4:	490b      	ldr	r1, [pc, #44]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f023 020f 	bic.w	r2, r3, #15
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001fd4:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 020f 	and.w	r2, r3, #15
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d001      	beq.n	8001fe6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e000      	b.n	8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40022000 	.word	0x40022000

08001ff8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b087      	sub	sp, #28
 8001ffc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ffe:	4b2b      	ldr	r3, [pc, #172]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2b02      	cmp	r3, #2
 800200c:	d004      	beq.n	8002018 <RCC_GetSysClockFreqFromPLLSource+0x20>
 800200e:	2b03      	cmp	r3, #3
 8002010:	d005      	beq.n	800201e <RCC_GetSysClockFreqFromPLLSource+0x26>
 8002012:	2b01      	cmp	r3, #1
 8002014:	d006      	beq.n	8002024 <RCC_GetSysClockFreqFromPLLSource+0x2c>
 8002016:	e01f      	b.n	8002058 <RCC_GetSysClockFreqFromPLLSource+0x60>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002018:	4b25      	ldr	r3, [pc, #148]	; (80020b0 <RCC_GetSysClockFreqFromPLLSource+0xb8>)
 800201a:	613b      	str	r3, [r7, #16]
    break;
 800201c:	e01f      	b.n	800205e <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800201e:	4b25      	ldr	r3, [pc, #148]	; (80020b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002020:	613b      	str	r3, [r7, #16]
    break;
 8002022:	e01c      	b.n	800205e <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002024:	4b21      	ldr	r3, [pc, #132]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d107      	bne.n	8002040 <RCC_GetSysClockFreqFromPLLSource+0x48>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002030:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002032:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	f003 030f 	and.w	r3, r3, #15
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e005      	b.n	800204c <RCC_GetSysClockFreqFromPLLSource+0x54>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002040:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	091b      	lsrs	r3, r3, #4
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800204c:	4a1a      	ldr	r2, [pc, #104]	; (80020b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002054:	613b      	str	r3, [r7, #16]
    break;
 8002056:	e002      	b.n	800205e <RCC_GetSysClockFreqFromPLLSource+0x66>
  default:
    /* unexpected */
    pllvco = 0;
 8002058:	2300      	movs	r3, #0
 800205a:	613b      	str	r3, [r7, #16]
    break;
 800205c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800205e:	4b13      	ldr	r3, [pc, #76]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	091b      	lsrs	r3, r3, #4
 8002064:	f003 030f 	and.w	r3, r3, #15
 8002068:	3301      	adds	r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800206c:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	0a1b      	lsrs	r3, r3, #8
 8002072:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	fb02 f203 	mul.w	r2, r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002082:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002084:	4b09      	ldr	r3, [pc, #36]	; (80020ac <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	0e5b      	lsrs	r3, r3, #25
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	3301      	adds	r3, #1
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	fbb2 f3f3 	udiv	r3, r2, r3
 800209c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800209e:	683b      	ldr	r3, [r7, #0]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	371c      	adds	r7, #28
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	40021000 	.word	0x40021000
 80020b0:	00f42400 	.word	0x00f42400
 80020b4:	007a1200 	.word	0x007a1200
 80020b8:	0800ba68 	.word	0x0800ba68

080020bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80020c4:	2300      	movs	r3, #0
 80020c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020c8:	2300      	movs	r3, #0
 80020ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d03d      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020dc:	2b40      	cmp	r3, #64	; 0x40
 80020de:	d00b      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80020e0:	2b40      	cmp	r3, #64	; 0x40
 80020e2:	d804      	bhi.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00e      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80020e8:	2b20      	cmp	r3, #32
 80020ea:	d015      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80020ec:	e01d      	b.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80020ee:	2b60      	cmp	r3, #96	; 0x60
 80020f0:	d01e      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80020f2:	2b80      	cmp	r3, #128	; 0x80
 80020f4:	d01c      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80020f6:	e018      	b.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020f8:	4a86      	ldr	r2, [pc, #536]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020fa:	4b86      	ldr	r3, [pc, #536]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002102:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002104:	e015      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3304      	adds	r3, #4
 800210a:	2100      	movs	r1, #0
 800210c:	4618      	mov	r0, r3
 800210e:	f001 f915 	bl	800333c <RCCEx_PLLSAI1_Config>
 8002112:	4603      	mov	r3, r0
 8002114:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002116:	e00c      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	3320      	adds	r3, #32
 800211c:	2100      	movs	r1, #0
 800211e:	4618      	mov	r0, r3
 8002120:	f001 f9fc 	bl	800351c <RCCEx_PLLSAI2_Config>
 8002124:	4603      	mov	r3, r0
 8002126:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002128:	e003      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	74fb      	strb	r3, [r7, #19]
      break;
 800212e:	e000      	b.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8002130:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002132:	7cfb      	ldrb	r3, [r7, #19]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10b      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002138:	4976      	ldr	r1, [pc, #472]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800213a:	4b76      	ldr	r3, [pc, #472]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800213c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002140:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002148:	4313      	orrs	r3, r2
 800214a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800214e:	e001      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002150:	7cfb      	ldrb	r3, [r7, #19]
 8002152:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d042      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002168:	d00f      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0xce>
 800216a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800216e:	d805      	bhi.n	800217c <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8002170:	2b00      	cmp	r3, #0
 8002172:	d011      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8002174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002178:	d017      	beq.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0xee>
 800217a:	e01f      	b.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x100>
 800217c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002180:	d01f      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002182:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002186:	d01c      	beq.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002188:	e018      	b.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800218a:	4a62      	ldr	r2, [pc, #392]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800218c:	4b61      	ldr	r3, [pc, #388]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002194:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002196:	e015      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3304      	adds	r3, #4
 800219c:	2100      	movs	r1, #0
 800219e:	4618      	mov	r0, r3
 80021a0:	f001 f8cc 	bl	800333c <RCCEx_PLLSAI1_Config>
 80021a4:	4603      	mov	r3, r0
 80021a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021a8:	e00c      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3320      	adds	r3, #32
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f001 f9b3 	bl	800351c <RCCEx_PLLSAI2_Config>
 80021b6:	4603      	mov	r3, r0
 80021b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021ba:	e003      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	74fb      	strb	r3, [r7, #19]
      break;
 80021c0:	e000      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 80021c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021c4:	7cfb      	ldrb	r3, [r7, #19]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d10b      	bne.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80021ca:	4952      	ldr	r1, [pc, #328]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021cc:	4b51      	ldr	r3, [pc, #324]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80021d2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021da:	4313      	orrs	r3, r2
 80021dc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80021e0:	e001      	b.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021e2:	7cfb      	ldrb	r3, [r7, #19]
 80021e4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 809f 	beq.w	8002332 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021f4:	2300      	movs	r3, #0
 80021f6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021f8:	4b46      	ldr	r3, [pc, #280]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002204:	2301      	movs	r3, #1
 8002206:	e000      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002208:	2300      	movs	r3, #0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00d      	beq.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800220e:	4a41      	ldr	r2, [pc, #260]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002210:	4b40      	ldr	r3, [pc, #256]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002218:	6593      	str	r3, [r2, #88]	; 0x58
 800221a:	4b3e      	ldr	r3, [pc, #248]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800221c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002222:	60bb      	str	r3, [r7, #8]
 8002224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002226:	2301      	movs	r3, #1
 8002228:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800222a:	4a3b      	ldr	r2, [pc, #236]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800222c:	4b3a      	ldr	r3, [pc, #232]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002234:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002236:	f7fd ffe9 	bl	800020c <HAL_GetTick>
 800223a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800223c:	e009      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223e:	f7fd ffe5 	bl	800020c <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d902      	bls.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	74fb      	strb	r3, [r7, #19]
        break;
 8002250:	e005      	b.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002252:	4b31      	ldr	r3, [pc, #196]	; (8002318 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0ef      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 800225e:	7cfb      	ldrb	r3, [r7, #19]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d15b      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002264:	4b2b      	ldr	r3, [pc, #172]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800226a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800226e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d01f      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	429a      	cmp	r2, r3
 8002280:	d019      	beq.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002282:	4b24      	ldr	r3, [pc, #144]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800228c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800228e:	4a21      	ldr	r2, [pc, #132]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002290:	4b20      	ldr	r3, [pc, #128]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800229e:	4a1d      	ldr	r2, [pc, #116]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022a0:	4b1c      	ldr	r3, [pc, #112]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022ae:	4a19      	ldr	r2, [pc, #100]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d016      	beq.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c0:	f7fd ffa4 	bl	800020c <HAL_GetTick>
 80022c4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c6:	e00b      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c8:	f7fd ffa0 	bl	800020c <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d902      	bls.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	74fb      	strb	r3, [r7, #19]
            break;
 80022de:	e006      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022e0:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0ec      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 80022ee:	7cfb      	ldrb	r3, [r7, #19]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10c      	bne.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022f4:	4907      	ldr	r1, [pc, #28]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022f6:	4b07      	ldr	r3, [pc, #28]	; (8002314 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002306:	4313      	orrs	r3, r2
 8002308:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800230c:	e008      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800230e:	7cfb      	ldrb	r3, [r7, #19]
 8002310:	74bb      	strb	r3, [r7, #18]
 8002312:	e005      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002314:	40021000 	.word	0x40021000
 8002318:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800231c:	7cfb      	ldrb	r3, [r7, #19]
 800231e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002320:	7c7b      	ldrb	r3, [r7, #17]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d105      	bne.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002326:	4aa0      	ldr	r2, [pc, #640]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002328:	4b9f      	ldr	r3, [pc, #636]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002330:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00a      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800233e:	499a      	ldr	r1, [pc, #616]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002340:	4b99      	ldr	r3, [pc, #612]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002346:	f023 0203 	bic.w	r2, r3, #3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234e:	4313      	orrs	r3, r2
 8002350:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d00a      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002360:	4991      	ldr	r1, [pc, #580]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002362:	4b91      	ldr	r3, [pc, #580]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002368:	f023 020c 	bic.w	r2, r3, #12
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002370:	4313      	orrs	r3, r2
 8002372:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002382:	4989      	ldr	r1, [pc, #548]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002384:	4b88      	ldr	r3, [pc, #544]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800238a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	4313      	orrs	r3, r2
 8002394:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0308 	and.w	r3, r3, #8
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00a      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023a4:	4980      	ldr	r1, [pc, #512]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a6:	4b80      	ldr	r3, [pc, #512]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0310 	and.w	r3, r3, #16
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00a      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80023c6:	4978      	ldr	r1, [pc, #480]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c8:	4b77      	ldr	r3, [pc, #476]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0320 	and.w	r3, r3, #32
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00a      	beq.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023e8:	496f      	ldr	r1, [pc, #444]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ea:	4b6f      	ldr	r3, [pc, #444]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023f8:	4313      	orrs	r3, r2
 80023fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00a      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800240a:	4967      	ldr	r1, [pc, #412]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800240c:	4b66      	ldr	r3, [pc, #408]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002412:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800241a:	4313      	orrs	r3, r2
 800241c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00a      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800242c:	495e      	ldr	r1, [pc, #376]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242e:	4b5e      	ldr	r3, [pc, #376]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002434:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800243c:	4313      	orrs	r3, r2
 800243e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00a      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800244e:	4956      	ldr	r1, [pc, #344]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002450:	4b55      	ldr	r3, [pc, #340]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002456:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00a      	beq.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002470:	494d      	ldr	r1, [pc, #308]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002472:	4b4d      	ldr	r3, [pc, #308]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002478:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002480:	4313      	orrs	r3, r2
 8002482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00a      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002492:	4945      	ldr	r1, [pc, #276]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002494:	4b44      	ldr	r3, [pc, #272]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a2:	4313      	orrs	r3, r2
 80024a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00a      	beq.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80024b4:	493c      	ldr	r1, [pc, #240]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b6:	4b3c      	ldr	r3, [pc, #240]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024bc:	f023 0203 	bic.w	r2, r3, #3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c4:	4313      	orrs	r3, r2
 80024c6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d028      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024d6:	4934      	ldr	r1, [pc, #208]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d8:	4b33      	ldr	r3, [pc, #204]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024e6:	4313      	orrs	r3, r2
 80024e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024f4:	d106      	bne.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024f6:	4a2c      	ldr	r2, [pc, #176]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f8:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002500:	60d3      	str	r3, [r2, #12]
 8002502:	e011      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002508:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800250c:	d10c      	bne.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	2101      	movs	r1, #1
 8002514:	4618      	mov	r0, r3
 8002516:	f000 ff11 	bl	800333c <RCCEx_PLLSAI1_Config>
 800251a:	4603      	mov	r3, r0
 800251c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800251e:	7cfb      	ldrb	r3, [r7, #19]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8002524:	7cfb      	ldrb	r3, [r7, #19]
 8002526:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d04d      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002538:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800253c:	d108      	bne.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800253e:	4a1a      	ldr	r2, [pc, #104]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002540:	4b19      	ldr	r3, [pc, #100]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002542:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002546:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800254a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800254e:	e012      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8002550:	4a15      	ldr	r2, [pc, #84]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002552:	4b15      	ldr	r3, [pc, #84]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002554:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002558:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800255c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002560:	4911      	ldr	r1, [pc, #68]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002562:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002568:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800257a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800257e:	d106      	bne.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002580:	4a09      	ldr	r2, [pc, #36]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002582:	4b09      	ldr	r3, [pc, #36]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800258a:	60d3      	str	r3, [r2, #12]
 800258c:	e020      	b.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002592:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002596:	d109      	bne.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002598:	4a03      	ldr	r2, [pc, #12]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259a:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a2:	60d3      	str	r3, [r2, #12]
 80025a4:	e014      	b.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80025a6:	bf00      	nop
 80025a8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3304      	adds	r3, #4
 80025ba:	2101      	movs	r1, #1
 80025bc:	4618      	mov	r0, r3
 80025be:	f000 febd 	bl	800333c <RCCEx_PLLSAI1_Config>
 80025c2:	4603      	mov	r3, r0
 80025c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025c6:	7cfb      	ldrb	r3, [r7, #19]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80025cc:	7cfb      	ldrb	r3, [r7, #19]
 80025ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d028      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025dc:	494a      	ldr	r1, [pc, #296]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025de:	4b4a      	ldr	r3, [pc, #296]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025ec:	4313      	orrs	r3, r2
 80025ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025fa:	d106      	bne.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025fc:	4a42      	ldr	r2, [pc, #264]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025fe:	4b42      	ldr	r3, [pc, #264]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002606:	60d3      	str	r3, [r2, #12]
 8002608:	e011      	b.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800260e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002612:	d10c      	bne.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3304      	adds	r3, #4
 8002618:	2101      	movs	r1, #1
 800261a:	4618      	mov	r0, r3
 800261c:	f000 fe8e 	bl	800333c <RCCEx_PLLSAI1_Config>
 8002620:	4603      	mov	r3, r0
 8002622:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002624:	7cfb      	ldrb	r3, [r7, #19]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 800262a:	7cfb      	ldrb	r3, [r7, #19]
 800262c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d01e      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800263a:	4933      	ldr	r1, [pc, #204]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800263c:	4b32      	ldr	r3, [pc, #200]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800263e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002642:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800264c:	4313      	orrs	r3, r2
 800264e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002658:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800265c:	d10c      	bne.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3304      	adds	r3, #4
 8002662:	2102      	movs	r1, #2
 8002664:	4618      	mov	r0, r3
 8002666:	f000 fe69 	bl	800333c <RCCEx_PLLSAI1_Config>
 800266a:	4603      	mov	r3, r0
 800266c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800266e:	7cfb      	ldrb	r3, [r7, #19]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8002674:	7cfb      	ldrb	r3, [r7, #19]
 8002676:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00b      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002684:	4920      	ldr	r1, [pc, #128]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002686:	4b20      	ldr	r3, [pc, #128]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002688:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800268c:	f023 0204 	bic.w	r2, r3, #4
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002696:	4313      	orrs	r3, r2
 8002698:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00b      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80026a8:	4917      	ldr	r1, [pc, #92]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026aa:	4b17      	ldr	r3, [pc, #92]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026b0:	f023 0218 	bic.w	r2, r3, #24
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ba:	4313      	orrs	r3, r2
 80026bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d017      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80026cc:	490e      	ldr	r1, [pc, #56]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026ce:	4b0e      	ldr	r3, [pc, #56]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026de:	4313      	orrs	r3, r2
 80026e0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80026ee:	d105      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026f0:	4a05      	ldr	r2, [pc, #20]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026f2:	4b05      	ldr	r3, [pc, #20]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3718      	adds	r7, #24
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40021000 	.word	0x40021000

0800270c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b088      	sub	sp, #32
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800271e:	d137      	bne.n	8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002720:	4baf      	ldr	r3, [pc, #700]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800272a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002732:	d014      	beq.n	800275e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8002734:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002738:	d01e      	beq.n	8002778 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800273a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800273e:	d001      	beq.n	8002744 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002740:	f000 bdf3 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002744:	4ba6      	ldr	r3, [pc, #664]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b02      	cmp	r3, #2
 8002750:	f040 85e4 	bne.w	800331c <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 8002754:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002758:	61fb      	str	r3, [r7, #28]
      break;
 800275a:	f000 bddf 	b.w	800331c <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800275e:	4ba0      	ldr	r3, [pc, #640]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002760:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b02      	cmp	r3, #2
 800276a:	f040 85d9 	bne.w	8003320 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 800276e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002772:	61fb      	str	r3, [r7, #28]
      break;
 8002774:	f000 bdd4 	b.w	8003320 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002778:	4b99      	ldr	r3, [pc, #612]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002780:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002784:	f040 85ce 	bne.w	8003324 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 8002788:	4b96      	ldr	r3, [pc, #600]	; (80029e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800278a:	61fb      	str	r3, [r7, #28]
      break;
 800278c:	f000 bdca 	b.w	8003324 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002790:	4b93      	ldr	r3, [pc, #588]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f003 0303 	and.w	r3, r3, #3
 8002798:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2b02      	cmp	r3, #2
 800279e:	d023      	beq.n	80027e8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d02e      	beq.n	8002802 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d139      	bne.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80027a8:	4b8d      	ldr	r3, [pc, #564]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d116      	bne.n	80027e2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80027b4:	4b8a      	ldr	r3, [pc, #552]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0308 	and.w	r3, r3, #8
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80027c0:	4b87      	ldr	r3, [pc, #540]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	091b      	lsrs	r3, r3, #4
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	e005      	b.n	80027d8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80027cc:	4b84      	ldr	r3, [pc, #528]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d2:	0a1b      	lsrs	r3, r3, #8
 80027d4:	f003 030f 	and.w	r3, r3, #15
 80027d8:	4a83      	ldr	r2, [pc, #524]	; (80029e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80027da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027de:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80027e0:	e01f      	b.n	8002822 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80027e2:	2300      	movs	r3, #0
 80027e4:	61bb      	str	r3, [r7, #24]
      break;
 80027e6:	e01c      	b.n	8002822 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80027e8:	4b7d      	ldr	r3, [pc, #500]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027f4:	d102      	bne.n	80027fc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80027f6:	4b7d      	ldr	r3, [pc, #500]	; (80029ec <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80027f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80027fa:	e012      	b.n	8002822 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	61bb      	str	r3, [r7, #24]
      break;
 8002800:	e00f      	b.n	8002822 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002802:	4b77      	ldr	r3, [pc, #476]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800280e:	d102      	bne.n	8002816 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8002810:	4b77      	ldr	r3, [pc, #476]	; (80029f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8002812:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002814:	e005      	b.n	8002822 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]
      break;
 800281a:	e002      	b.n	8002822 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	61bb      	str	r3, [r7, #24]
      break;
 8002820:	bf00      	nop
    }

    switch(PeriphClk)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002828:	f000 84ce 	beq.w	80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800282c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002830:	d82d      	bhi.n	800288e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8002832:	2b10      	cmp	r3, #16
 8002834:	f000 82f9 	beq.w	8002e2a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 8002838:	2b10      	cmp	r3, #16
 800283a:	d811      	bhi.n	8002860 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800283c:	2b02      	cmp	r3, #2
 800283e:	f000 8243 	beq.w	8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8002842:	2b02      	cmp	r3, #2
 8002844:	d804      	bhi.n	8002850 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8002846:	2b01      	cmp	r3, #1
 8002848:	f000 81fd 	beq.w	8002c46 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800284c:	f000 bd6d 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002850:	2b04      	cmp	r3, #4
 8002852:	f000 8282 	beq.w	8002d5a <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 8002856:	2b08      	cmp	r3, #8
 8002858:	f000 82b3 	beq.w	8002dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 800285c:	f000 bd65 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002860:	2b80      	cmp	r3, #128	; 0x80
 8002862:	f000 8409 	beq.w	8003078 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 8002866:	2b80      	cmp	r3, #128	; 0x80
 8002868:	d807      	bhi.n	800287a <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 800286a:	2b20      	cmp	r3, #32
 800286c:	f000 8315 	beq.w	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8002870:	2b40      	cmp	r3, #64	; 0x40
 8002872:	f000 83de 	beq.w	8003032 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 8002876:	f000 bd58 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800287a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800287e:	f000 841e 	beq.w	80030be <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8002882:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002886:	f000 845e 	beq.w	8003146 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 800288a:	f000 bd4e 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800288e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002892:	f000 837d 	beq.w	8002f90 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 8002896:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800289a:	d813      	bhi.n	80028c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 800289c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028a0:	d032      	beq.n	8002908 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80028a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028a6:	d804      	bhi.n	80028b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 80028a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028ac:	d024      	beq.n	80028f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 80028ae:	f000 bd3c 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028b6:	d02f      	beq.n	8002918 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 80028b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028bc:	f000 8325 	beq.w	8002f0a <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 80028c0:	f000 bd33 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028c8:	f000 841c 	beq.w	8003104 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 80028cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028d0:	d808      	bhi.n	80028e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 80028d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80028d6:	d01f      	beq.n	8002918 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 80028d8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80028dc:	f000 80cd 	beq.w	8002a7a <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 80028e0:	f000 bd23 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80028e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028e8:	f000 8363 	beq.w	8002fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 80028ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028f0:	f000 84b2 	beq.w	8003258 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 80028f4:	f000 bd19 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80028f8:	69b9      	ldr	r1, [r7, #24]
 80028fa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80028fe:	f000 fefd 	bl	80036fc <RCCEx_GetSAIxPeriphCLKFreq>
 8002902:	61f8      	str	r0, [r7, #28]
      break;
 8002904:	f000 bd11 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002908:	69b9      	ldr	r1, [r7, #24]
 800290a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800290e:	f000 fef5 	bl	80036fc <RCCEx_GetSAIxPeriphCLKFreq>
 8002912:	61f8      	str	r0, [r7, #28]
      break;
 8002914:	f000 bd09 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002918:	4b31      	ldr	r3, [pc, #196]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800291a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800291e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002922:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800292a:	d063      	beq.n	80029f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800292c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002930:	d803      	bhi.n	800293a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 808b 	beq.w	8002a4e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 8002938:	e09d      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 800293a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800293e:	d021      	beq.n	8002984 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 8002940:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002944:	d000      	beq.n	8002948 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 8002946:	e096      	b.n	8002a76 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002948:	4b25      	ldr	r3, [pc, #148]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b02      	cmp	r3, #2
 8002952:	f040 8086 	bne.w	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002956:	4b22      	ldr	r3, [pc, #136]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b00      	cmp	r3, #0
 8002960:	d005      	beq.n	800296e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8002962:	4b1f      	ldr	r3, [pc, #124]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	091b      	lsrs	r3, r3, #4
 8002968:	f003 030f 	and.w	r3, r3, #15
 800296c:	e005      	b.n	800297a <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 800296e:	4b1c      	ldr	r3, [pc, #112]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002970:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002974:	0a1b      	lsrs	r3, r3, #8
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	4a1b      	ldr	r2, [pc, #108]	; (80029e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800297c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002980:	61fb      	str	r3, [r7, #28]
          break;
 8002982:	e06e      	b.n	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002984:	4b16      	ldr	r3, [pc, #88]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800298c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002990:	d16a      	bne.n	8002a68 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002992:	4b13      	ldr	r3, [pc, #76]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800299a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800299e:	d163      	bne.n	8002a68 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80029a0:	4b0f      	ldr	r3, [pc, #60]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	0a1b      	lsrs	r3, r3, #8
 80029a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029aa:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	fb02 f203 	mul.w	r2, r2, r3
 80029b4:	4b0a      	ldr	r3, [pc, #40]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	091b      	lsrs	r3, r3, #4
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	3301      	adds	r3, #1
 80029c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	0d5b      	lsrs	r3, r3, #21
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	3301      	adds	r3, #1
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029da:	61fb      	str	r3, [r7, #28]
          break;
 80029dc:	e044      	b.n	8002a68 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000
 80029e4:	0003d090 	.word	0x0003d090
 80029e8:	0800ba68 	.word	0x0800ba68
 80029ec:	00f42400 	.word	0x00f42400
 80029f0:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80029f4:	4bb0      	ldr	r3, [pc, #704]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a00:	d135      	bne.n	8002a6e <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002a02:	4bad      	ldr	r3, [pc, #692]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a0e:	d12e      	bne.n	8002a6e <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002a10:	4ba9      	ldr	r3, [pc, #676]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a1a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	fb02 f203 	mul.w	r2, r2, r3
 8002a24:	4ba4      	ldr	r3, [pc, #656]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	3301      	adds	r3, #1
 8002a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a34:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002a36:	4ba0      	ldr	r3, [pc, #640]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	0d5b      	lsrs	r3, r3, #21
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	3301      	adds	r3, #1
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4a:	61fb      	str	r3, [r7, #28]
          break;
 8002a4c:	e00f      	b.n	8002a6e <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002a4e:	4b9a      	ldr	r3, [pc, #616]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a50:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d10b      	bne.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 8002a5c:	4b97      	ldr	r3, [pc, #604]	; (8002cbc <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002a5e:	61fb      	str	r3, [r7, #28]
          break;
 8002a60:	e008      	b.n	8002a74 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 8002a62:	bf00      	nop
 8002a64:	f000 bc61 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002a68:	bf00      	nop
 8002a6a:	f000 bc5e 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002a6e:	bf00      	nop
 8002a70:	f000 bc5b 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002a74:	bf00      	nop
        break;
 8002a76:	f000 bc58 	b.w	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8002a7a:	4b8f      	ldr	r3, [pc, #572]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a88:	d13d      	bne.n	8002b06 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002a8a:	4b8b      	ldr	r3, [pc, #556]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a96:	f040 8447 	bne.w	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8002a9a:	4b87      	ldr	r3, [pc, #540]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aa6:	f040 843f 	bne.w	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002aaa:	4b83      	ldr	r3, [pc, #524]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	0a1b      	lsrs	r3, r3, #8
 8002ab0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ab4:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	fb02 f203 	mul.w	r2, r2, r3
 8002abe:	4b7e      	ldr	r3, [pc, #504]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	091b      	lsrs	r3, r3, #4
 8002ac4:	f003 030f 	and.w	r3, r3, #15
 8002ac8:	3301      	adds	r3, #1
 8002aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ace:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002ad0:	4b79      	ldr	r3, [pc, #484]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	0edb      	lsrs	r3, r3, #27
 8002ad6:	f003 031f 	and.w	r3, r3, #31
 8002ada:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10a      	bne.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002ae2:	4b75      	ldr	r3, [pc, #468]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d002      	beq.n	8002af4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002aee:	2311      	movs	r3, #17
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	e001      	b.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002af4:	2307      	movs	r3, #7
 8002af6:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b00:	61fb      	str	r3, [r7, #28]
      break;
 8002b02:	f000 bc11 	b.w	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002b06:	4b6c      	ldr	r3, [pc, #432]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002b10:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b18:	d056      	beq.n	8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002b1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b1e:	d802      	bhi.n	8002b26 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d07e      	beq.n	8002c22 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002b24:	e08e      	b.n	8002c44 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002b26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b2a:	d020      	beq.n	8002b6e <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002b2c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002b30:	d000      	beq.n	8002b34 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002b32:	e087      	b.n	8002c44 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002b34:	4b60      	ldr	r3, [pc, #384]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d17a      	bne.n	8002c36 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002b40:	4b5d      	ldr	r3, [pc, #372]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0308 	and.w	r3, r3, #8
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d005      	beq.n	8002b58 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002b4c:	4b5a      	ldr	r3, [pc, #360]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	e005      	b.n	8002b64 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002b58:	4b57      	ldr	r3, [pc, #348]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b5e:	0a1b      	lsrs	r3, r3, #8
 8002b60:	f003 030f 	and.w	r3, r3, #15
 8002b64:	4a56      	ldr	r2, [pc, #344]	; (8002cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b6a:	61fb      	str	r3, [r7, #28]
          break;
 8002b6c:	e063      	b.n	8002c36 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002b6e:	4b52      	ldr	r3, [pc, #328]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b7a:	d15e      	bne.n	8002c3a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002b7c:	4b4e      	ldr	r3, [pc, #312]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b88:	d157      	bne.n	8002c3a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002b8a:	4b4b      	ldr	r3, [pc, #300]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	0a1b      	lsrs	r3, r3, #8
 8002b90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b94:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	fb02 f203 	mul.w	r2, r2, r3
 8002b9e:	4b46      	ldr	r3, [pc, #280]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	091b      	lsrs	r3, r3, #4
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	3301      	adds	r3, #1
 8002baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bae:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002bb0:	4b41      	ldr	r3, [pc, #260]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	3301      	adds	r3, #1
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc4:	61fb      	str	r3, [r7, #28]
          break;
 8002bc6:	e038      	b.n	8002c3a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002bc8:	4b3b      	ldr	r3, [pc, #236]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bd4:	d133      	bne.n	8002c3e <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002bd6:	4b38      	ldr	r3, [pc, #224]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002be2:	d12c      	bne.n	8002c3e <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002be4:	4b34      	ldr	r3, [pc, #208]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	0a1b      	lsrs	r3, r3, #8
 8002bea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bee:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	fb02 f203 	mul.w	r2, r2, r3
 8002bf8:	4b2f      	ldr	r3, [pc, #188]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	3301      	adds	r3, #1
 8002c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c08:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002c0a:	4b2b      	ldr	r3, [pc, #172]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	0d5b      	lsrs	r3, r3, #21
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	3301      	adds	r3, #1
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1e:	61fb      	str	r3, [r7, #28]
          break;
 8002c20:	e00d      	b.n	8002c3e <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002c22:	4b25      	ldr	r3, [pc, #148]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d108      	bne.n	8002c42 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002c30:	4b22      	ldr	r3, [pc, #136]	; (8002cbc <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002c32:	61fb      	str	r3, [r7, #28]
          break;
 8002c34:	e005      	b.n	8002c42 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002c36:	bf00      	nop
 8002c38:	e376      	b.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002c3a:	bf00      	nop
 8002c3c:	e374      	b.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002c3e:	bf00      	nop
 8002c40:	e372      	b.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002c42:	bf00      	nop
      break;
 8002c44:	e370      	b.n	8003328 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002c46:	4b1c      	ldr	r3, [pc, #112]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c4c:	f003 0303 	and.w	r3, r3, #3
 8002c50:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d828      	bhi.n	8002caa <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002c58:	a201      	add	r2, pc, #4	; (adr r2, 8002c60 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5e:	bf00      	nop
 8002c60:	08002c71 	.word	0x08002c71
 8002c64:	08002c79 	.word	0x08002c79
 8002c68:	08002c81 	.word	0x08002c81
 8002c6c:	08002c95 	.word	0x08002c95
          frequency = HAL_RCC_GetPCLK2Freq();
 8002c70:	f7ff f952 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002c74:	61f8      	str	r0, [r7, #28]
          break;
 8002c76:	e01d      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002c78:	f7ff f8a2 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002c7c:	61f8      	str	r0, [r7, #28]
          break;
 8002c7e:	e019      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002c80:	4b0d      	ldr	r3, [pc, #52]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8c:	d10f      	bne.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002c90:	61fb      	str	r3, [r7, #28]
          break;
 8002c92:	e00c      	b.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d107      	bne.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ca6:	61fb      	str	r3, [r7, #28]
          break;
 8002ca8:	e003      	b.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002caa:	bf00      	nop
 8002cac:	e33d      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cae:	bf00      	nop
 8002cb0:	e33b      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cb2:	bf00      	nop
        break;
 8002cb4:	e339      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002cb6:	bf00      	nop
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	02dc6c00 	.word	0x02dc6c00
 8002cc0:	0800ba68 	.word	0x0800ba68
 8002cc4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002cc8:	4baf      	ldr	r3, [pc, #700]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d839      	bhi.n	8002d4e <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002cda:	a201      	add	r2, pc, #4	; (adr r2, 8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce0:	08002d15 	.word	0x08002d15
 8002ce4:	08002d4f 	.word	0x08002d4f
 8002ce8:	08002d4f 	.word	0x08002d4f
 8002cec:	08002d4f 	.word	0x08002d4f
 8002cf0:	08002d1d 	.word	0x08002d1d
 8002cf4:	08002d4f 	.word	0x08002d4f
 8002cf8:	08002d4f 	.word	0x08002d4f
 8002cfc:	08002d4f 	.word	0x08002d4f
 8002d00:	08002d25 	.word	0x08002d25
 8002d04:	08002d4f 	.word	0x08002d4f
 8002d08:	08002d4f 	.word	0x08002d4f
 8002d0c:	08002d4f 	.word	0x08002d4f
 8002d10:	08002d39 	.word	0x08002d39
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d14:	f7ff f8ea 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8002d18:	61f8      	str	r0, [r7, #28]
          break;
 8002d1a:	e01d      	b.n	8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d1c:	f7ff f850 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002d20:	61f8      	str	r0, [r7, #28]
          break;
 8002d22:	e019      	b.n	8002d58 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d24:	4b98      	ldr	r3, [pc, #608]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d30:	d10f      	bne.n	8002d52 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002d32:	4b96      	ldr	r3, [pc, #600]	; (8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002d34:	61fb      	str	r3, [r7, #28]
          break;
 8002d36:	e00c      	b.n	8002d52 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d38:	4b93      	ldr	r3, [pc, #588]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d107      	bne.n	8002d56 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d4a:	61fb      	str	r3, [r7, #28]
          break;
 8002d4c:	e003      	b.n	8002d56 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002d4e:	bf00      	nop
 8002d50:	e2eb      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d52:	bf00      	nop
 8002d54:	e2e9      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d56:	bf00      	nop
        break;
 8002d58:	e2e7      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002d5a:	4b8b      	ldr	r3, [pc, #556]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d60:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002d64:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	2b10      	cmp	r3, #16
 8002d6a:	d00d      	beq.n	8002d88 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002d6c:	2b10      	cmp	r3, #16
 8002d6e:	d802      	bhi.n	8002d76 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d005      	beq.n	8002d80 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002d74:	e024      	b.n	8002dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	d00a      	beq.n	8002d90 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002d7a:	2b30      	cmp	r3, #48	; 0x30
 8002d7c:	d012      	beq.n	8002da4 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002d7e:	e01f      	b.n	8002dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d80:	f7ff f8b4 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8002d84:	61f8      	str	r0, [r7, #28]
          break;
 8002d86:	e01b      	b.n	8002dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d88:	f7ff f81a 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002d8c:	61f8      	str	r0, [r7, #28]
          break;
 8002d8e:	e017      	b.n	8002dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d90:	4b7d      	ldr	r3, [pc, #500]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d9c:	d10d      	bne.n	8002dba <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002d9e:	4b7b      	ldr	r3, [pc, #492]	; (8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002da0:	61fb      	str	r3, [r7, #28]
          break;
 8002da2:	e00a      	b.n	8002dba <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002da4:	4b78      	ldr	r3, [pc, #480]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d105      	bne.n	8002dbe <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002db6:	61fb      	str	r3, [r7, #28]
          break;
 8002db8:	e001      	b.n	8002dbe <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002dba:	bf00      	nop
 8002dbc:	e2b5      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002dbe:	bf00      	nop
        break;
 8002dc0:	e2b3      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002dc2:	4b71      	ldr	r3, [pc, #452]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002dcc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	2b40      	cmp	r3, #64	; 0x40
 8002dd2:	d00d      	beq.n	8002df0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002dd4:	2b40      	cmp	r3, #64	; 0x40
 8002dd6:	d802      	bhi.n	8002dde <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d005      	beq.n	8002de8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002ddc:	e024      	b.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002dde:	2b80      	cmp	r3, #128	; 0x80
 8002de0:	d00a      	beq.n	8002df8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002de2:	2bc0      	cmp	r3, #192	; 0xc0
 8002de4:	d012      	beq.n	8002e0c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002de6:	e01f      	b.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002de8:	f7ff f880 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8002dec:	61f8      	str	r0, [r7, #28]
          break;
 8002dee:	e01b      	b.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002df0:	f7fe ffe6 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002df4:	61f8      	str	r0, [r7, #28]
          break;
 8002df6:	e017      	b.n	8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002df8:	4b63      	ldr	r3, [pc, #396]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e04:	d10d      	bne.n	8002e22 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002e06:	4b61      	ldr	r3, [pc, #388]	; (8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e08:	61fb      	str	r3, [r7, #28]
          break;
 8002e0a:	e00a      	b.n	8002e22 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e0c:	4b5e      	ldr	r3, [pc, #376]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d105      	bne.n	8002e26 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002e1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e1e:	61fb      	str	r3, [r7, #28]
          break;
 8002e20:	e001      	b.n	8002e26 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002e22:	bf00      	nop
 8002e24:	e281      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e26:	bf00      	nop
        break;
 8002e28:	e27f      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002e2a:	4b57      	ldr	r3, [pc, #348]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e34:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e3c:	d010      	beq.n	8002e60 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002e3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e42:	d802      	bhi.n	8002e4a <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d007      	beq.n	8002e58 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002e48:	e026      	b.n	8002e98 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002e4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e4e:	d00b      	beq.n	8002e68 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002e50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e54:	d012      	beq.n	8002e7c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002e56:	e01f      	b.n	8002e98 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e58:	f7ff f848 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8002e5c:	61f8      	str	r0, [r7, #28]
          break;
 8002e5e:	e01b      	b.n	8002e98 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e60:	f7fe ffae 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002e64:	61f8      	str	r0, [r7, #28]
          break;
 8002e66:	e017      	b.n	8002e98 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e68:	4b47      	ldr	r3, [pc, #284]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e74:	d10d      	bne.n	8002e92 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002e76:	4b45      	ldr	r3, [pc, #276]	; (8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e78:	61fb      	str	r3, [r7, #28]
          break;
 8002e7a:	e00a      	b.n	8002e92 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e7c:	4b42      	ldr	r3, [pc, #264]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d105      	bne.n	8002e96 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e8e:	61fb      	str	r3, [r7, #28]
          break;
 8002e90:	e001      	b.n	8002e96 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002e92:	bf00      	nop
 8002e94:	e249      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e96:	bf00      	nop
        break;
 8002e98:	e247      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002e9a:	4b3b      	ldr	r3, [pc, #236]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ea4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eac:	d010      	beq.n	8002ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002eae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eb2:	d802      	bhi.n	8002eba <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d007      	beq.n	8002ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002eb8:	e026      	b.n	8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ebe:	d00b      	beq.n	8002ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002ec0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002ec4:	d012      	beq.n	8002eec <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002ec6:	e01f      	b.n	8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ec8:	f7ff f810 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8002ecc:	61f8      	str	r0, [r7, #28]
          break;
 8002ece:	e01b      	b.n	8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ed0:	f7fe ff76 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002ed4:	61f8      	str	r0, [r7, #28]
          break;
 8002ed6:	e017      	b.n	8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002ed8:	4b2b      	ldr	r3, [pc, #172]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee4:	d10d      	bne.n	8002f02 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002ee6:	4b29      	ldr	r3, [pc, #164]	; (8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002ee8:	61fb      	str	r3, [r7, #28]
          break;
 8002eea:	e00a      	b.n	8002f02 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002eec:	4b26      	ldr	r3, [pc, #152]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d105      	bne.n	8002f06 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002efe:	61fb      	str	r3, [r7, #28]
          break;
 8002f00:	e001      	b.n	8002f06 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002f02:	bf00      	nop
 8002f04:	e211      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f06:	bf00      	nop
        break;
 8002f08:	e20f      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002f0a:	4b1f      	ldr	r3, [pc, #124]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f14:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f1c:	d007      	beq.n	8002f2e <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002f1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002f22:	d000      	beq.n	8002f26 <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002f24:	e02f      	b.n	8002f86 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f26:	f7fe ff4b 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002f2a:	61f8      	str	r0, [r7, #28]
          break;
 8002f2c:	e02b      	b.n	8002f86 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f3a:	d123      	bne.n	8002f84 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002f3c:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d01d      	beq.n	8002f84 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002f48:	4b0f      	ldr	r3, [pc, #60]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	0a1b      	lsrs	r3, r3, #8
 8002f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f52:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	fb02 f203 	mul.w	r2, r2, r3
 8002f5c:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	3301      	adds	r3, #1
 8002f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002f6e:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	0e5b      	lsrs	r3, r3, #25
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	3301      	adds	r3, #1
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f82:	61fb      	str	r3, [r7, #28]
          break;
 8002f84:	bf00      	nop
        break;
 8002f86:	e1d0      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002f90:	4bac      	ldr	r3, [pc, #688]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d103      	bne.n	8002faa <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002fa2:	f7fe ffb9 	bl	8001f18 <HAL_RCC_GetPCLK2Freq>
 8002fa6:	61f8      	str	r0, [r7, #28]
        break;
 8002fa8:	e1bf      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002faa:	f7fe ff09 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8002fae:	61f8      	str	r0, [r7, #28]
        break;
 8002fb0:	e1bb      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8002fb2:	4ba4      	ldr	r3, [pc, #656]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fb8:	f003 0318 	and.w	r3, r3, #24
 8002fbc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d028      	beq.n	8003016 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d009      	beq.n	8002fdc <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d000      	beq.n	8002fce <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8002fcc:	e030      	b.n	8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002fce:	69b9      	ldr	r1, [r7, #24]
 8002fd0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002fd4:	f000 fb92 	bl	80036fc <RCCEx_GetSAIxPeriphCLKFreq>
 8002fd8:	61f8      	str	r0, [r7, #28]
          break;
 8002fda:	e029      	b.n	8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002fdc:	4b99      	ldr	r3, [pc, #612]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d120      	bne.n	800302a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002fe8:	4b96      	ldr	r3, [pc, #600]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0308 	and.w	r3, r3, #8
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8002ff4:	4b93      	ldr	r3, [pc, #588]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	e005      	b.n	800300c <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8003000:	4b90      	ldr	r3, [pc, #576]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003002:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003006:	0a1b      	lsrs	r3, r3, #8
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	4a8e      	ldr	r2, [pc, #568]	; (8003248 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800300e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003012:	61fb      	str	r3, [r7, #28]
          break;
 8003014:	e009      	b.n	800302a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003016:	4b8b      	ldr	r3, [pc, #556]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800301e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003022:	d104      	bne.n	800302e <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 8003024:	4b89      	ldr	r3, [pc, #548]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003026:	61fb      	str	r3, [r7, #28]
          break;
 8003028:	e001      	b.n	800302e <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 800302a:	bf00      	nop
 800302c:	e17d      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800302e:	bf00      	nop
        break;
 8003030:	e17b      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003032:	4b84      	ldr	r3, [pc, #528]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003038:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800303c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003044:	d009      	beq.n	800305a <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 8003046:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800304a:	d00a      	beq.n	8003062 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 800304c:	2b00      	cmp	r3, #0
 800304e:	d000      	beq.n	8003052 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003050:	e011      	b.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003052:	f7fe ff4b 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8003056:	61f8      	str	r0, [r7, #28]
          break;
 8003058:	e00d      	b.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 800305a:	f7fe feb1 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 800305e:	61f8      	str	r0, [r7, #28]
          break;
 8003060:	e009      	b.n	8003076 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003062:	4b78      	ldr	r3, [pc, #480]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800306a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800306e:	d101      	bne.n	8003074 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 8003070:	4b76      	ldr	r3, [pc, #472]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003072:	61fb      	str	r3, [r7, #28]
          break;
 8003074:	bf00      	nop
        break;
 8003076:	e158      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003078:	4b72      	ldr	r3, [pc, #456]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800307a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003082:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800308a:	d009      	beq.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800308c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003090:	d00a      	beq.n	80030a8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8003092:	2b00      	cmp	r3, #0
 8003094:	d000      	beq.n	8003098 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 8003096:	e011      	b.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003098:	f7fe ff28 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 800309c:	61f8      	str	r0, [r7, #28]
          break;
 800309e:	e00d      	b.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 80030a0:	f7fe fe8e 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 80030a4:	61f8      	str	r0, [r7, #28]
          break;
 80030a6:	e009      	b.n	80030bc <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030a8:	4b66      	ldr	r3, [pc, #408]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030b4:	d101      	bne.n	80030ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 80030b6:	4b65      	ldr	r3, [pc, #404]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030b8:	61fb      	str	r3, [r7, #28]
          break;
 80030ba:	bf00      	nop
        break;
 80030bc:	e135      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80030be:	4b61      	ldr	r3, [pc, #388]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030c8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d0:	d009      	beq.n	80030e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 80030d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80030d6:	d00a      	beq.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d000      	beq.n	80030de <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 80030dc:	e011      	b.n	8003102 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030de:	f7fe ff05 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 80030e2:	61f8      	str	r0, [r7, #28]
          break;
 80030e4:	e00d      	b.n	8003102 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 80030e6:	f7fe fe6b 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 80030ea:	61f8      	str	r0, [r7, #28]
          break;
 80030ec:	e009      	b.n	8003102 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030ee:	4b55      	ldr	r3, [pc, #340]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fa:	d101      	bne.n	8003100 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 80030fc:	4b53      	ldr	r3, [pc, #332]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030fe:	61fb      	str	r3, [r7, #28]
          break;
 8003100:	bf00      	nop
        break;
 8003102:	e112      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003104:	4b4f      	ldr	r3, [pc, #316]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003106:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d008      	beq.n	8003128 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003116:	2b01      	cmp	r3, #1
 8003118:	d302      	bcc.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 800311a:	2b02      	cmp	r3, #2
 800311c:	d008      	beq.n	8003130 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800311e:	e011      	b.n	8003144 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003120:	f7fe fee4 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8003124:	61f8      	str	r0, [r7, #28]
          break;
 8003126:	e00d      	b.n	8003144 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 8003128:	f7fe fe4a 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 800312c:	61f8      	str	r0, [r7, #28]
          break;
 800312e:	e009      	b.n	8003144 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003130:	4b44      	ldr	r3, [pc, #272]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800313c:	d101      	bne.n	8003142 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 800313e:	4b43      	ldr	r3, [pc, #268]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003140:	61fb      	str	r3, [r7, #28]
          break;
 8003142:	bf00      	nop
        break;
 8003144:	e0f1      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003146:	4b3f      	ldr	r3, [pc, #252]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003150:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003158:	d010      	beq.n	800317c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 800315a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800315e:	d802      	bhi.n	8003166 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 8003160:	2b00      	cmp	r3, #0
 8003162:	d007      	beq.n	8003174 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 8003164:	e02f      	b.n	80031c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 8003166:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800316a:	d012      	beq.n	8003192 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 800316c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003170:	d019      	beq.n	80031a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 8003172:	e028      	b.n	80031c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003174:	f7fe feba 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 8003178:	61f8      	str	r0, [r7, #28]
          break;
 800317a:	e024      	b.n	80031c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800317c:	4b31      	ldr	r3, [pc, #196]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800317e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b02      	cmp	r3, #2
 8003188:	d118      	bne.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 800318a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800318e:	61fb      	str	r3, [r7, #28]
          break;
 8003190:	e014      	b.n	80031bc <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003192:	4b2c      	ldr	r3, [pc, #176]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800319e:	d10f      	bne.n	80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 80031a0:	4b2a      	ldr	r3, [pc, #168]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80031a2:	61fb      	str	r3, [r7, #28]
          break;
 80031a4:	e00c      	b.n	80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80031a6:	4b27      	ldr	r3, [pc, #156]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d107      	bne.n	80031c4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 80031b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031b8:	61fb      	str	r3, [r7, #28]
          break;
 80031ba:	e003      	b.n	80031c4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 80031bc:	bf00      	nop
 80031be:	e0b4      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80031c0:	bf00      	nop
 80031c2:	e0b2      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80031c4:	bf00      	nop
        break;
 80031c6:	e0b0      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80031c8:	4b1e      	ldr	r3, [pc, #120]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031da:	d010      	beq.n	80031fe <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 80031dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031e0:	d802      	bhi.n	80031e8 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d007      	beq.n	80031f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 80031e6:	e036      	b.n	8003256 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 80031e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031ec:	d012      	beq.n	8003214 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 80031ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80031f2:	d019      	beq.n	8003228 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 80031f4:	e02f      	b.n	8003256 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80031f6:	f7fe fe79 	bl	8001eec <HAL_RCC_GetPCLK1Freq>
 80031fa:	61f8      	str	r0, [r7, #28]
          break;
 80031fc:	e02b      	b.n	8003256 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80031fe:	4b11      	ldr	r3, [pc, #68]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003200:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b02      	cmp	r3, #2
 800320a:	d118      	bne.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 800320c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003210:	61fb      	str	r3, [r7, #28]
          break;
 8003212:	e014      	b.n	800323e <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003214:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800321c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003220:	d116      	bne.n	8003250 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 8003222:	4b0a      	ldr	r3, [pc, #40]	; (800324c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003224:	61fb      	str	r3, [r7, #28]
          break;
 8003226:	e013      	b.n	8003250 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003228:	4b06      	ldr	r3, [pc, #24]	; (8003244 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800322a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b02      	cmp	r3, #2
 8003234:	d10e      	bne.n	8003254 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 8003236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800323a:	61fb      	str	r3, [r7, #28]
          break;
 800323c:	e00a      	b.n	8003254 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800323e:	bf00      	nop
 8003240:	e073      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8003242:	bf00      	nop
 8003244:	40021000 	.word	0x40021000
 8003248:	0800ba68 	.word	0x0800ba68
 800324c:	00f42400 	.word	0x00f42400
          break;
 8003250:	bf00      	nop
 8003252:	e06a      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003254:	bf00      	nop
        break;
 8003256:	e068      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8003258:	4b36      	ldr	r3, [pc, #216]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800325a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800325e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003262:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800326a:	d009      	beq.n	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 800326c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003270:	d023      	beq.n	80032ba <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 8003272:	2b00      	cmp	r3, #0
 8003274:	d000      	beq.n	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 8003276:	e050      	b.n	800331a <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003278:	f7fe fda2 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 800327c:	61f8      	str	r0, [r7, #28]
          break;
 800327e:	e04c      	b.n	800331a <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003280:	4b2c      	ldr	r3, [pc, #176]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b02      	cmp	r3, #2
 800328a:	d143      	bne.n	8003314 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800328c:	4b29      	ldr	r3, [pc, #164]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8003298:	4b26      	ldr	r3, [pc, #152]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	091b      	lsrs	r3, r3, #4
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	e005      	b.n	80032b0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80032a4:	4b23      	ldr	r3, [pc, #140]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032aa:	0a1b      	lsrs	r3, r3, #8
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	4a21      	ldr	r2, [pc, #132]	; (8003338 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 80032b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032b6:	61fb      	str	r3, [r7, #28]
          break;
 80032b8:	e02c      	b.n	8003314 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80032ba:	4b1e      	ldr	r3, [pc, #120]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032c6:	d127      	bne.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80032c8:	4b1a      	ldr	r3, [pc, #104]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032d4:	d120      	bne.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80032d6:	4b17      	ldr	r3, [pc, #92]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	0a1b      	lsrs	r3, r3, #8
 80032dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032e0:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	fb02 f203 	mul.w	r2, r2, r3
 80032ea:	4b12      	ldr	r3, [pc, #72]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	091b      	lsrs	r3, r3, #4
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	3301      	adds	r3, #1
 80032f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fa:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80032fc:	4b0d      	ldr	r3, [pc, #52]	; (8003334 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	0d5b      	lsrs	r3, r3, #21
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	3301      	adds	r3, #1
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003310:	61fb      	str	r3, [r7, #28]
          break;
 8003312:	e001      	b.n	8003318 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 8003314:	bf00      	nop
 8003316:	e008      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003318:	bf00      	nop
        break;
 800331a:	e006      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 800331c:	bf00      	nop
 800331e:	e004      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003320:	bf00      	nop
 8003322:	e002      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003324:	bf00      	nop
 8003326:	e000      	b.n	800332a <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003328:	bf00      	nop
    }
  }

  return(frequency);
 800332a:	69fb      	ldr	r3, [r7, #28]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3720      	adds	r7, #32
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	40021000 	.word	0x40021000
 8003338:	0800ba68 	.word	0x0800ba68

0800333c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800334a:	4b70      	ldr	r3, [pc, #448]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f003 0303 	and.w	r3, r3, #3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00e      	beq.n	8003374 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003356:	4b6d      	ldr	r3, [pc, #436]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f003 0203 	and.w	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d103      	bne.n	800336e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
       ||
 800336a:	2b00      	cmp	r3, #0
 800336c:	d13f      	bne.n	80033ee <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
 8003372:	e03c      	b.n	80033ee <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d00c      	beq.n	8003396 <RCCEx_PLLSAI1_Config+0x5a>
 800337c:	2b03      	cmp	r3, #3
 800337e:	d013      	beq.n	80033a8 <RCCEx_PLLSAI1_Config+0x6c>
 8003380:	2b01      	cmp	r3, #1
 8003382:	d120      	bne.n	80033c6 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003384:	4b61      	ldr	r3, [pc, #388]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d11d      	bne.n	80033cc <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003394:	e01a      	b.n	80033cc <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003396:	4b5d      	ldr	r3, [pc, #372]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d116      	bne.n	80033d0 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a6:	e013      	b.n	80033d0 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033a8:	4b58      	ldr	r3, [pc, #352]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d10f      	bne.n	80033d4 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033b4:	4b55      	ldr	r3, [pc, #340]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d109      	bne.n	80033d4 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033c4:	e006      	b.n	80033d4 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
      break;
 80033ca:	e004      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80033cc:	bf00      	nop
 80033ce:	e002      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80033d0:	bf00      	nop
 80033d2:	e000      	b.n	80033d6 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80033d4:	bf00      	nop
    }

    if(status == HAL_OK)
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d108      	bne.n	80033ee <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80033dc:	494b      	ldr	r1, [pc, #300]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80033de:	4b4b      	ldr	r3, [pc, #300]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f023 0203 	bic.w	r2, r3, #3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80033ee:	7bfb      	ldrb	r3, [r7, #15]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f040 8086 	bne.w	8003502 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033f6:	4a45      	ldr	r2, [pc, #276]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80033f8:	4b44      	ldr	r3, [pc, #272]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003400:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003402:	f7fc ff03 	bl	800020c <HAL_GetTick>
 8003406:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003408:	e009      	b.n	800341e <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800340a:	f7fc feff 	bl	800020c <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d902      	bls.n	800341e <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	73fb      	strb	r3, [r7, #15]
        break;
 800341c:	e005      	b.n	800342a <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800341e:	4b3b      	ldr	r3, [pc, #236]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1ef      	bne.n	800340a <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800342a:	7bfb      	ldrb	r3, [r7, #15]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d168      	bne.n	8003502 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d113      	bne.n	800345e <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003436:	4835      	ldr	r0, [pc, #212]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003438:	4b34      	ldr	r3, [pc, #208]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 800343a:	691a      	ldr	r2, [r3, #16]
 800343c:	4b34      	ldr	r3, [pc, #208]	; (8003510 <RCCEx_PLLSAI1_Config+0x1d4>)
 800343e:	4013      	ands	r3, r2
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6892      	ldr	r2, [r2, #8]
 8003444:	0211      	lsls	r1, r2, #8
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	68d2      	ldr	r2, [r2, #12]
 800344a:	06d2      	lsls	r2, r2, #27
 800344c:	4311      	orrs	r1, r2
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6852      	ldr	r2, [r2, #4]
 8003452:	3a01      	subs	r2, #1
 8003454:	0112      	lsls	r2, r2, #4
 8003456:	430a      	orrs	r2, r1
 8003458:	4313      	orrs	r3, r2
 800345a:	6103      	str	r3, [r0, #16]
 800345c:	e02d      	b.n	80034ba <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d115      	bne.n	8003490 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003464:	4829      	ldr	r0, [pc, #164]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003466:	4b29      	ldr	r3, [pc, #164]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	4b2a      	ldr	r3, [pc, #168]	; (8003514 <RCCEx_PLLSAI1_Config+0x1d8>)
 800346c:	4013      	ands	r3, r2
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6892      	ldr	r2, [r2, #8]
 8003472:	0211      	lsls	r1, r2, #8
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6912      	ldr	r2, [r2, #16]
 8003478:	0852      	lsrs	r2, r2, #1
 800347a:	3a01      	subs	r2, #1
 800347c:	0552      	lsls	r2, r2, #21
 800347e:	4311      	orrs	r1, r2
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6852      	ldr	r2, [r2, #4]
 8003484:	3a01      	subs	r2, #1
 8003486:	0112      	lsls	r2, r2, #4
 8003488:	430a      	orrs	r2, r1
 800348a:	4313      	orrs	r3, r2
 800348c:	6103      	str	r3, [r0, #16]
 800348e:	e014      	b.n	80034ba <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003490:	481e      	ldr	r0, [pc, #120]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003492:	4b1e      	ldr	r3, [pc, #120]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 8003494:	691a      	ldr	r2, [r3, #16]
 8003496:	4b20      	ldr	r3, [pc, #128]	; (8003518 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003498:	4013      	ands	r3, r2
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6892      	ldr	r2, [r2, #8]
 800349e:	0211      	lsls	r1, r2, #8
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6952      	ldr	r2, [r2, #20]
 80034a4:	0852      	lsrs	r2, r2, #1
 80034a6:	3a01      	subs	r2, #1
 80034a8:	0652      	lsls	r2, r2, #25
 80034aa:	4311      	orrs	r1, r2
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6852      	ldr	r2, [r2, #4]
 80034b0:	3a01      	subs	r2, #1
 80034b2:	0112      	lsls	r2, r2, #4
 80034b4:	430a      	orrs	r2, r1
 80034b6:	4313      	orrs	r3, r2
 80034b8:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80034ba:	4a14      	ldr	r2, [pc, #80]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80034bc:	4b13      	ldr	r3, [pc, #76]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034c4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c6:	f7fc fea1 	bl	800020c <HAL_GetTick>
 80034ca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034cc:	e009      	b.n	80034e2 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034ce:	f7fc fe9d 	bl	800020c <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d902      	bls.n	80034e2 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	73fb      	strb	r3, [r7, #15]
          break;
 80034e0:	e005      	b.n	80034ee <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034e2:	4b0a      	ldr	r3, [pc, #40]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0ef      	beq.n	80034ce <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d106      	bne.n	8003502 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034f4:	4905      	ldr	r1, [pc, #20]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80034f6:	4b05      	ldr	r3, [pc, #20]	; (800350c <RCCEx_PLLSAI1_Config+0x1d0>)
 80034f8:	691a      	ldr	r2, [r3, #16]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	4313      	orrs	r3, r2
 8003500:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003502:	7bfb      	ldrb	r3, [r7, #15]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3710      	adds	r7, #16
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40021000 	.word	0x40021000
 8003510:	07ff800f 	.word	0x07ff800f
 8003514:	ff9f800f 	.word	0xff9f800f
 8003518:	f9ff800f 	.word	0xf9ff800f

0800351c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800352a:	4b70      	ldr	r3, [pc, #448]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00e      	beq.n	8003554 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003536:	4b6d      	ldr	r3, [pc, #436]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f003 0203 	and.w	r2, r3, #3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d103      	bne.n	800354e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
       ||
 800354a:	2b00      	cmp	r3, #0
 800354c:	d13f      	bne.n	80035ce <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	73fb      	strb	r3, [r7, #15]
 8003552:	e03c      	b.n	80035ce <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b02      	cmp	r3, #2
 800355a:	d00c      	beq.n	8003576 <RCCEx_PLLSAI2_Config+0x5a>
 800355c:	2b03      	cmp	r3, #3
 800355e:	d013      	beq.n	8003588 <RCCEx_PLLSAI2_Config+0x6c>
 8003560:	2b01      	cmp	r3, #1
 8003562:	d120      	bne.n	80035a6 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003564:	4b61      	ldr	r3, [pc, #388]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d11d      	bne.n	80035ac <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003574:	e01a      	b.n	80035ac <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003576:	4b5d      	ldr	r3, [pc, #372]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800357e:	2b00      	cmp	r3, #0
 8003580:	d116      	bne.n	80035b0 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003586:	e013      	b.n	80035b0 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003588:	4b58      	ldr	r3, [pc, #352]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10f      	bne.n	80035b4 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003594:	4b55      	ldr	r3, [pc, #340]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035a4:	e006      	b.n	80035b4 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	73fb      	strb	r3, [r7, #15]
      break;
 80035aa:	e004      	b.n	80035b6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80035ac:	bf00      	nop
 80035ae:	e002      	b.n	80035b6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80035b0:	bf00      	nop
 80035b2:	e000      	b.n	80035b6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80035b4:	bf00      	nop
    }

    if(status == HAL_OK)
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d108      	bne.n	80035ce <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80035bc:	494b      	ldr	r1, [pc, #300]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80035be:	4b4b      	ldr	r3, [pc, #300]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	f023 0203 	bic.w	r2, r3, #3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80035ce:	7bfb      	ldrb	r3, [r7, #15]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f040 8086 	bne.w	80036e2 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035d6:	4a45      	ldr	r2, [pc, #276]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80035d8:	4b44      	ldr	r3, [pc, #272]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035e2:	f7fc fe13 	bl	800020c <HAL_GetTick>
 80035e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035e8:	e009      	b.n	80035fe <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035ea:	f7fc fe0f 	bl	800020c <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d902      	bls.n	80035fe <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	73fb      	strb	r3, [r7, #15]
        break;
 80035fc:	e005      	b.n	800360a <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035fe:	4b3b      	ldr	r3, [pc, #236]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1ef      	bne.n	80035ea <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800360a:	7bfb      	ldrb	r3, [r7, #15]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d168      	bne.n	80036e2 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d113      	bne.n	800363e <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003616:	4835      	ldr	r0, [pc, #212]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003618:	4b34      	ldr	r3, [pc, #208]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 800361a:	695a      	ldr	r2, [r3, #20]
 800361c:	4b34      	ldr	r3, [pc, #208]	; (80036f0 <RCCEx_PLLSAI2_Config+0x1d4>)
 800361e:	4013      	ands	r3, r2
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6892      	ldr	r2, [r2, #8]
 8003624:	0211      	lsls	r1, r2, #8
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68d2      	ldr	r2, [r2, #12]
 800362a:	06d2      	lsls	r2, r2, #27
 800362c:	4311      	orrs	r1, r2
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6852      	ldr	r2, [r2, #4]
 8003632:	3a01      	subs	r2, #1
 8003634:	0112      	lsls	r2, r2, #4
 8003636:	430a      	orrs	r2, r1
 8003638:	4313      	orrs	r3, r2
 800363a:	6143      	str	r3, [r0, #20]
 800363c:	e02d      	b.n	800369a <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d115      	bne.n	8003670 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003644:	4829      	ldr	r0, [pc, #164]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003646:	4b29      	ldr	r3, [pc, #164]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003648:	695a      	ldr	r2, [r3, #20]
 800364a:	4b2a      	ldr	r3, [pc, #168]	; (80036f4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800364c:	4013      	ands	r3, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6892      	ldr	r2, [r2, #8]
 8003652:	0211      	lsls	r1, r2, #8
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	6912      	ldr	r2, [r2, #16]
 8003658:	0852      	lsrs	r2, r2, #1
 800365a:	3a01      	subs	r2, #1
 800365c:	0552      	lsls	r2, r2, #21
 800365e:	4311      	orrs	r1, r2
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6852      	ldr	r2, [r2, #4]
 8003664:	3a01      	subs	r2, #1
 8003666:	0112      	lsls	r2, r2, #4
 8003668:	430a      	orrs	r2, r1
 800366a:	4313      	orrs	r3, r2
 800366c:	6143      	str	r3, [r0, #20]
 800366e:	e014      	b.n	800369a <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003670:	481e      	ldr	r0, [pc, #120]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003672:	4b1e      	ldr	r3, [pc, #120]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	4b20      	ldr	r3, [pc, #128]	; (80036f8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003678:	4013      	ands	r3, r2
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6892      	ldr	r2, [r2, #8]
 800367e:	0211      	lsls	r1, r2, #8
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6952      	ldr	r2, [r2, #20]
 8003684:	0852      	lsrs	r2, r2, #1
 8003686:	3a01      	subs	r2, #1
 8003688:	0652      	lsls	r2, r2, #25
 800368a:	4311      	orrs	r1, r2
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6852      	ldr	r2, [r2, #4]
 8003690:	3a01      	subs	r2, #1
 8003692:	0112      	lsls	r2, r2, #4
 8003694:	430a      	orrs	r2, r1
 8003696:	4313      	orrs	r3, r2
 8003698:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800369a:	4a14      	ldr	r2, [pc, #80]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 800369c:	4b13      	ldr	r3, [pc, #76]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036a4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a6:	f7fc fdb1 	bl	800020c <HAL_GetTick>
 80036aa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036ac:	e009      	b.n	80036c2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036ae:	f7fc fdad 	bl	800020c <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d902      	bls.n	80036c2 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	73fb      	strb	r3, [r7, #15]
          break;
 80036c0:	e005      	b.n	80036ce <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036c2:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0ef      	beq.n	80036ae <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80036ce:	7bfb      	ldrb	r3, [r7, #15]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d106      	bne.n	80036e2 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80036d4:	4905      	ldr	r1, [pc, #20]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80036d6:	4b05      	ldr	r3, [pc, #20]	; (80036ec <RCCEx_PLLSAI2_Config+0x1d0>)
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	4313      	orrs	r3, r2
 80036e0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3710      	adds	r7, #16
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40021000 	.word	0x40021000
 80036f0:	07ff800f 	.word	0x07ff800f
 80036f4:	ff9f800f 	.word	0xff9f800f
 80036f8:	f9ff800f 	.word	0xf9ff800f

080036fc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	; 0x24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003718:	d10c      	bne.n	8003734 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800371a:	4b7f      	ldr	r3, [pc, #508]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800371c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003720:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8003724:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	2b60      	cmp	r3, #96	; 0x60
 800372a:	d114      	bne.n	8003756 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800372c:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8003730:	61fb      	str	r3, [r7, #28]
 8003732:	e010      	b.n	8003756 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800373a:	d10c      	bne.n	8003756 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800373c:	4b76      	ldr	r3, [pc, #472]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800373e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003742:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003746:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800374e:	d102      	bne.n	8003756 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003750:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8003754:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	2b00      	cmp	r3, #0
 800375a:	f040 80d6 	bne.w	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b40      	cmp	r3, #64	; 0x40
 8003766:	d003      	beq.n	8003770 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800376e:	d13b      	bne.n	80037e8 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003770:	4b69      	ldr	r3, [pc, #420]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003778:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800377c:	f040 80c4 	bne.w	8003908 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 8003780:	4b65      	ldr	r3, [pc, #404]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80bd 	beq.w	8003908 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800378e:	4b62      	ldr	r3, [pc, #392]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	091b      	lsrs	r3, r3, #4
 8003794:	f003 030f 	and.w	r3, r3, #15
 8003798:	3301      	adds	r3, #1
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80037a2:	4b5d      	ldr	r3, [pc, #372]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	0a1b      	lsrs	r3, r3, #8
 80037a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037ac:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80037ae:	4b5a      	ldr	r3, [pc, #360]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	0edb      	lsrs	r3, r3, #27
 80037b4:	f003 031f 	and.w	r3, r3, #31
 80037b8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10a      	bne.n	80037d6 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80037c0:	4b55      	ldr	r3, [pc, #340]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 80037cc:	2311      	movs	r3, #17
 80037ce:	617b      	str	r3, [r7, #20]
 80037d0:	e001      	b.n	80037d6 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 80037d2:	2307      	movs	r3, #7
 80037d4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	fb02 f203 	mul.w	r2, r2, r3
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80037e6:	e08f      	b.n	8003908 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d13a      	bne.n	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80037ee:	4b4a      	ldr	r3, [pc, #296]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037fa:	f040 8086 	bne.w	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80037fe:	4b46      	ldr	r3, [pc, #280]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d07f      	beq.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800380a:	4b43      	ldr	r3, [pc, #268]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	091b      	lsrs	r3, r3, #4
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	3301      	adds	r3, #1
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	fbb2 f3f3 	udiv	r3, r2, r3
 800381c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800381e:	4b3e      	ldr	r3, [pc, #248]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003828:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800382a:	4b3b      	ldr	r3, [pc, #236]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	0edb      	lsrs	r3, r3, #27
 8003830:	f003 031f 	and.w	r3, r3, #31
 8003834:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10a      	bne.n	8003852 <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800383c:	4b36      	ldr	r3, [pc, #216]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 8003848:	2311      	movs	r3, #17
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	e001      	b.n	8003852 <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 800384e:	2307      	movs	r3, #7
 8003850:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	fb02 f203 	mul.w	r2, r2, r3
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e052      	b.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	2b80      	cmp	r3, #128	; 0x80
 8003868:	d003      	beq.n	8003872 <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003870:	d109      	bne.n	8003886 <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003872:	4b29      	ldr	r3, [pc, #164]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800387a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800387e:	d144      	bne.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 8003880:	4b26      	ldr	r3, [pc, #152]	; (800391c <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8003882:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003884:	e041      	b.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	2b20      	cmp	r3, #32
 800388a:	d003      	beq.n	8003894 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003892:	d13a      	bne.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8003894:	4b20      	ldr	r3, [pc, #128]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800389c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038a0:	d133      	bne.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80038a2:	4b1d      	ldr	r3, [pc, #116]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d02d      	beq.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80038ae:	4b1a      	ldr	r3, [pc, #104]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	091b      	lsrs	r3, r3, #4
 80038b4:	f003 030f 	and.w	r3, r3, #15
 80038b8:	3301      	adds	r3, #1
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c0:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80038c2:	4b15      	ldr	r3, [pc, #84]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	0a1b      	lsrs	r3, r3, #8
 80038c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038cc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80038ce:	4b12      	ldr	r3, [pc, #72]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	0edb      	lsrs	r3, r3, #27
 80038d4:	f003 031f 	and.w	r3, r3, #31
 80038d8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10a      	bne.n	80038f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80038e0:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d002      	beq.n	80038f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 80038ec:	2311      	movs	r3, #17
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	e001      	b.n	80038f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 80038f2:	2307      	movs	r3, #7
 80038f4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	fb02 f203 	mul.w	r2, r2, r3
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	fbb2 f3f3 	udiv	r3, r2, r3
 8003904:	61fb      	str	r3, [r7, #28]
 8003906:	e000      	b.n	800390a <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003908:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800390a:	69fb      	ldr	r3, [r7, #28]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3724      	adds	r7, #36	; 0x24
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	40021000 	.word	0x40021000
 800391c:	00f42400 	.word	0x00f42400

08003920 <val2ascii>:
static CONSOLE_CTL console_ctl;


// lASCII
static uint8_t val2ascii(uint8_t val)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	4603      	mov	r3, r0
 8003928:	71fb      	strb	r3, [r7, #7]
	if (val > 9) {
 800392a:	79fb      	ldrb	r3, [r7, #7]
 800392c:	2b09      	cmp	r3, #9
 800392e:	d901      	bls.n	8003934 <val2ascii+0x14>
		return 0xFF;
 8003930:	23ff      	movs	r3, #255	; 0xff
 8003932:	e002      	b.n	800393a <val2ascii+0x1a>
	}
	
	return 0x30+val;
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	3330      	adds	r3, #48	; 0x30
 8003938:	b2db      	uxtb	r3, r3
}
 800393a:	4618      	mov	r0, r3
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <console_recv>:

// R\[M
static uint8_t console_recv(void)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b082      	sub	sp, #8
 800394a:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 800394c:	1cfb      	adds	r3, r7, #3
 800394e:	2201      	movs	r2, #1
 8003950:	4619      	mov	r1, r3
 8003952:	2000      	movs	r0, #0
 8003954:	f004 fb6c 	bl	8008030 <usart_recv>
 8003958:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 800395a:	78fb      	ldrb	r3, [r7, #3]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 8003964:	b5b0      	push	{r4, r5, r7, lr}
 8003966:	b090      	sub	sp, #64	; 0x40
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 800396e:	4b69      	ldr	r3, [pc, #420]	; (8003b14 <console_analysis+0x1b0>)
 8003970:	63bb      	str	r3, [r7, #56]	; 0x38
	COMMAND_INFO *cmd_info;
	uint8_t i, j;
	uint8_t argc = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	char *argv[CONSOLE_ARG_MAX];
	uint8_t base_pos = 0;
 8003978:	2300      	movs	r3, #0
 800397a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t sp_pos = 0;
 800397e:	2300      	movs	r3, #0
 8003980:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	
	switch (data) {
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	2b09      	cmp	r3, #9
 8003988:	d005      	beq.n	8003996 <console_analysis+0x32>
 800398a:	2b0a      	cmp	r3, #10
 800398c:	d029      	beq.n	80039e2 <console_analysis+0x7e>
 800398e:	2b08      	cmp	r3, #8
 8003990:	f000 80bb 	beq.w	8003b0a <console_analysis+0x1a6>
 8003994:	e0ab      	b.n	8003aee <console_analysis+0x18a>
		case '\t':	// tab
			// R}h\
			console_str_send("\n");
 8003996:	4860      	ldr	r0, [pc, #384]	; (8003b18 <console_analysis+0x1b4>)
 8003998:	f000 f916 	bl	8003bc8 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 800399c:	2300      	movs	r3, #0
 800399e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80039a2:	e013      	b.n	80039cc <console_analysis+0x68>
				cmd_info = &(this->cmd_info[i]);
 80039a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80039a8:	3311      	adds	r3, #17
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039ae:	4413      	add	r3, r2
 80039b0:	633b      	str	r3, [r7, #48]	; 0x30
				console_str_send((uint8_t*)cmd_info->input);
 80039b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f000 f906 	bl	8003bc8 <console_str_send>
				console_str_send("\n");
 80039bc:	4856      	ldr	r0, [pc, #344]	; (8003b18 <console_analysis+0x1b4>)
 80039be:	f000 f903 	bl	8003bc8 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 80039c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80039c6:	3301      	adds	r3, #1
 80039c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80039cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ce:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 80039d2:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d3e4      	bcc.n	80039a4 <console_analysis+0x40>
			}
			console_str_send("\n");
 80039da:	484f      	ldr	r0, [pc, #316]	; (8003b18 <console_analysis+0x1b4>)
 80039dc:	f000 f8f4 	bl	8003bc8 <console_str_send>
			break;
 80039e0:	e094      	b.n	8003b0c <console_analysis+0x1a8>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 80039e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039e4:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	b2d1      	uxtb	r1, r2
 80039ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039ee:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 80039f2:	461a      	mov	r2, r3
 80039f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f6:	4413      	add	r3, r2
 80039f8:	2200      	movs	r2, #0
 80039fa:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 80039fc:	2300      	movs	r3, #0
 80039fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003a02:	e068      	b.n	8003ad6 <console_analysis+0x172>
				cmd_info = &(this->cmd_info[i]);
 8003a04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003a08:	3311      	adds	r3, #17
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a0e:	4413      	add	r3, r2
 8003a10:	633b      	str	r3, [r7, #48]	; 0x30
				// R}hv
				if (memcmp(this->buf, cmd_info->input, strlen(cmd_info->input)) == 0) {
 8003a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a14:	1d5c      	adds	r4, r3, #5
 8003a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a18:	681d      	ldr	r5, [r3, #0]
 8003a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fc fbec 	bl	80001fc <strlen>
 8003a24:	4603      	mov	r3, r0
 8003a26:	461a      	mov	r2, r3
 8003a28:	4629      	mov	r1, r5
 8003a2a:	4620      	mov	r0, r4
 8003a2c:	f006 fb6c 	bl	800a108 <memcmp>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d14a      	bne.n	8003acc <console_analysis+0x168>
					//  (*) II
					for (j = 0; j < CONSOLE_ARG_MAX; j++) {
 8003a36:	2300      	movs	r3, #0
 8003a38:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8003a3c:	e037      	b.n	8003aae <console_analysis+0x14a>
						// 
						sp_pos = find_str(' ', &(this->buf[base_pos]));
 8003a3e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003a42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a44:	4413      	add	r3, r2
 8003a46:	3305      	adds	r3, #5
 8003a48:	4619      	mov	r1, r3
 8003a4a:	2020      	movs	r0, #32
 8003a4c:	f004 fd2e 	bl	80084ac <find_str>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						// 
						argv[argc++] = &(this->buf[base_pos]);
 8003a56:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8003a5a:	1c5a      	adds	r2, r3, #1
 8003a5c:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
 8003a60:	4619      	mov	r1, r3
 8003a62:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003a66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a68:	4413      	add	r3, r2
 8003a6a:	1d5a      	adds	r2, r3, #5
 8003a6c:	008b      	lsls	r3, r1, #2
 8003a6e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8003a72:	440b      	add	r3, r1
 8003a74:	f843 2c38 	str.w	r2, [r3, #-56]
						// 
						if (sp_pos == 0) {
 8003a78:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d01b      	beq.n	8003ab8 <console_analysis+0x154>
							break;
						}
						// NULL
						this->buf[base_pos+sp_pos] = '\0';
 8003a80:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8003a84:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003a88:	4413      	add	r3, r2
 8003a8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a8c:	4413      	add	r3, r2
 8003a8e:	2200      	movs	r2, #0
 8003a90:	715a      	strb	r2, [r3, #5]
						// JnuXV 
						base_pos += sp_pos + 1;
 8003a92:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8003a96:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8003a9a:	4413      	add	r3, r2
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
					for (j = 0; j < CONSOLE_ARG_MAX; j++) {
 8003aa4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8003aae:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003ab2:	2b09      	cmp	r3, #9
 8003ab4:	d9c3      	bls.n	8003a3e <console_analysis+0xda>
 8003ab6:	e000      	b.n	8003aba <console_analysis+0x156>
							break;
 8003ab8:	bf00      	nop
					}
					// R}hs
					cmd_info->func(argc, argv);
 8003aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003ac2:	f107 0108 	add.w	r1, r7, #8
 8003ac6:	4610      	mov	r0, r2
 8003ac8:	4798      	blx	r3
					break;
 8003aca:	e00b      	b.n	8003ae4 <console_analysis+0x180>
			for (i = 0; i < this->cmd_idx; i++) {
 8003acc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad8:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003adc:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d38f      	bcc.n	8003a04 <console_analysis+0xa0>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 8003ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 8003aec:	e00e      	b.n	8003b0c <console_analysis+0x1a8>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 8003aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af0:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	b2d1      	uxtb	r1, r2
 8003af8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003afa:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003afe:	461a      	mov	r2, r3
 8003b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b02:	4413      	add	r3, r2
 8003b04:	79fa      	ldrb	r2, [r7, #7]
 8003b06:	715a      	strb	r2, [r3, #5]
			break;
 8003b08:	e000      	b.n	8003b0c <console_analysis+0x1a8>
			break;
 8003b0a:	bf00      	nop
	}
	
	return;
 8003b0c:	bf00      	nop
}
 8003b0e:	3740      	adds	r7, #64	; 0x40
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bdb0      	pop	{r4, r5, r7, pc}
 8003b14:	20040254 	.word	0x20040254
 8003b18:	0800a310 	.word	0x0800a310

08003b1c <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 8003b26:	4b10      	ldr	r3, [pc, #64]	; (8003b68 <console_main+0x4c>)
 8003b28:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d102      	bne.n	8003b3a <console_main+0x1e>
			console_str_send("command>");
 8003b34:	480d      	ldr	r0, [pc, #52]	; (8003b6c <console_main+0x50>)
 8003b36:	f000 f847 	bl	8003bc8 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 8003b3a:	f7ff ff04 	bl	8003946 <console_recv>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 8003b42:	2300      	movs	r3, #0
 8003b44:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 8003b46:	7b3b      	ldrb	r3, [r7, #12]
 8003b48:	2b0d      	cmp	r3, #13
 8003b4a:	d101      	bne.n	8003b50 <console_main+0x34>
 8003b4c:	230a      	movs	r3, #10
 8003b4e:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 8003b50:	f107 030c 	add.w	r3, r7, #12
 8003b54:	4618      	mov	r0, r3
 8003b56:	f000 f837 	bl	8003bc8 <console_str_send>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 8003b5e:	7b3b      	ldrb	r3, [r7, #12]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff feff 	bl	8003964 <console_analysis>
		if (this->buf_idx == 0) {
 8003b66:	e7e0      	b.n	8003b2a <console_main+0xe>
 8003b68:	20040254 	.word	0x20040254
 8003b6c:	0800a314 	.word	0x0800a314

08003b70 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	
	// ubN
	this = &console_ctl;
 8003b76:	4b11      	ldr	r3, [pc, #68]	; (8003bbc <console_init+0x4c>)
 8003b78:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003b7a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8003b7e:	2100      	movs	r1, #0
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f006 fadb 	bl	800a13c <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003b86:	2300      	movs	r3, #0
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b92:	2203      	movs	r2, #3
 8003b94:	490a      	ldr	r1, [pc, #40]	; (8003bc0 <console_init+0x50>)
 8003b96:	480b      	ldr	r0, [pc, #44]	; (8003bc4 <console_init+0x54>)
 8003b98:	f005 ff8a 	bl	8009ab0 <kz_run>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003ba8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8003bac:	2000      	movs	r0, #0
 8003bae:	f004 f953 	bl	8007e58 <usart_open>
	
	return;
 8003bb2:	bf00      	nop
}
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20040254 	.word	0x20040254
 8003bc0:	0800a320 	.word	0x0800a320
 8003bc4:	08003b1d 	.word	0x08003b1d

08003bc8 <console_str_send>:

// R\[M
uint8_t console_str_send(char *data)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7fc fb13 	bl	80001fc <strlen>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003bda:	7bfb      	ldrb	r3, [r7, #15]
 8003bdc:	461a      	mov	r2, r3
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	2000      	movs	r0, #0
 8003be2:	f004 f9b7 	bl	8007f54 <usart_send>
 8003be6:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	b2db      	uxtb	r3, r3
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <console_val_send>:

// R\[lM(8bit)
uint8_t console_val_send(uint8_t data)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	71fb      	strb	r3, [r7, #7]
	int32_t ret;
	uint8_t hundreds, tens_place, ones_place;
	uint8_t snd_data[4];
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 8003bfe:	f107 030c 	add.w	r3, r7, #12
 8003c02:	2204      	movs	r2, #4
 8003c04:	2100      	movs	r1, #0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f006 fa98 	bl	800a13c <memset>
	
	// 
	hundreds = data/100;
 8003c0c:	79fb      	ldrb	r3, [r7, #7]
 8003c0e:	4a30      	ldr	r2, [pc, #192]	; (8003cd0 <console_val_send+0xdc>)
 8003c10:	fba2 2303 	umull	r2, r3, r2, r3
 8003c14:	095b      	lsrs	r3, r3, #5
 8003c16:	75fb      	strb	r3, [r7, #23]
	tens_place = (data - hundreds * 100)/10;
 8003c18:	79fa      	ldrb	r2, [r7, #7]
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
 8003c1c:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003c20:	fb01 f303 	mul.w	r3, r1, r3
 8003c24:	4413      	add	r3, r2
 8003c26:	4a2b      	ldr	r2, [pc, #172]	; (8003cd4 <console_val_send+0xe0>)
 8003c28:	fb82 1203 	smull	r1, r2, r2, r3
 8003c2c:	1092      	asrs	r2, r2, #2
 8003c2e:	17db      	asrs	r3, r3, #31
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	75bb      	strb	r3, [r7, #22]
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8003c34:	7dfb      	ldrb	r3, [r7, #23]
 8003c36:	461a      	mov	r2, r3
 8003c38:	0092      	lsls	r2, r2, #2
 8003c3a:	441a      	add	r2, r3
 8003c3c:	00d2      	lsls	r2, r2, #3
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	b2da      	uxtb	r2, r3
 8003c44:	7dbb      	ldrb	r3, [r7, #22]
 8003c46:	4619      	mov	r1, r3
 8003c48:	0149      	lsls	r1, r1, #5
 8003c4a:	1ac9      	subs	r1, r1, r3
 8003c4c:	0089      	lsls	r1, r1, #2
 8003c4e:	1acb      	subs	r3, r1, r3
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	4413      	add	r3, r2
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	757b      	strb	r3, [r7, #21]
	
	// 3H
	if (hundreds != 0) {
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d012      	beq.n	8003c8a <console_val_send+0x96>
		snd_data[0] = val2ascii(hundreds);
 8003c64:	7dfb      	ldrb	r3, [r7, #23]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7ff fe5a 	bl	8003920 <val2ascii>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(tens_place);
 8003c70:	7dbb      	ldrb	r3, [r7, #22]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7ff fe54 	bl	8003920 <val2ascii>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	737b      	strb	r3, [r7, #13]
		snd_data[2] = val2ascii(ones_place);
 8003c7c:	7d7b      	ldrb	r3, [r7, #21]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7ff fe4e 	bl	8003920 <val2ascii>
 8003c84:	4603      	mov	r3, r0
 8003c86:	73bb      	strb	r3, [r7, #14]
 8003c88:	e015      	b.n	8003cb6 <console_val_send+0xc2>
	// 2?
	} else if (tens_place != 0) {
 8003c8a:	7dbb      	ldrb	r3, [r7, #22]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00c      	beq.n	8003caa <console_val_send+0xb6>
		snd_data[0] = val2ascii(tens_place);
 8003c90:	7dbb      	ldrb	r3, [r7, #22]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff fe44 	bl	8003920 <val2ascii>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(ones_place);
 8003c9c:	7d7b      	ldrb	r3, [r7, #21]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff fe3e 	bl	8003920 <val2ascii>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	737b      	strb	r3, [r7, #13]
 8003ca8:	e005      	b.n	8003cb6 <console_val_send+0xc2>
	// 1H
	} else {
		snd_data[0] = val2ascii(ones_place);
 8003caa:	7d7b      	ldrb	r3, [r7, #21]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff fe37 	bl	8003920 <val2ascii>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	733b      	strb	r3, [r7, #12]
	}
	
	// M
	ret = console_str_send(snd_data);
 8003cb6:	f107 030c 	add.w	r3, r7, #12
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff ff84 	bl	8003bc8 <console_str_send>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	613b      	str	r3, [r7, #16]
	
	return ret;
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	b2db      	uxtb	r3, r3
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	51eb851f 	.word	0x51eb851f
 8003cd4:	66666667 	.word	0x66666667

08003cd8 <console_val_send_hex>:
}

// R\[l(16i)M(8bit)
// (*) https://qiita.com/kaiyou/items/93af0fe0d49ff21fe20a
int32_t console_val_send_hex(uint8_t data, uint8_t digit)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b096      	sub	sp, #88	; 0x58
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	460a      	mov	r2, r1
 8003ce2:	71fb      	strb	r3, [r7, #7]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	71bb      	strb	r3, [r7, #6]
	int32_t num[10];
	char answer[10];
	char snd_data[10];
	int32_t ret;
	
	if (digit == 0) {
 8003ce8:	79bb      	ldrb	r3, [r7, #6]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d102      	bne.n	8003cf4 <console_val_send_hex+0x1c>
		return -1;
 8003cee:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf2:	e07d      	b.n	8003df0 <console_val_send_hex+0x118>
	}
	
	//elinum[0]1j
	i = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	657b      	str	r3, [r7, #84]	; 0x54
	temp = data;
 8003cf8:	79fb      	ldrb	r3, [r7, #7]
 8003cfa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	do {
		num[i] = temp % 16;
 8003cfe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003d02:	f003 020f 	and.w	r2, r3, #15
 8003d06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8003d0e:	440b      	add	r3, r1
 8003d10:	f843 2c38 	str.w	r2, [r3, #-56]
		temp = temp /16;
 8003d14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		i++;
 8003d1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d20:	3301      	adds	r3, #1
 8003d22:	657b      	str	r3, [r7, #84]	; 0x54
	} while (temp != 0);
 8003d24:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1e8      	bne.n	8003cfe <console_val_send_hex+0x26>
	
	//l10A~Fianswer[i-1]1j
	for (j = 0; i > j; j++) {
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	653b      	str	r3, [r7, #80]	; 0x50
 8003d30:	e03d      	b.n	8003dae <console_val_send_hex+0xd6>
		if (num[i - j - 1] > 9) {
 8003d32:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d40:	4413      	add	r3, r2
 8003d42:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003d46:	2b09      	cmp	r3, #9
 8003d48:	dd13      	ble.n	8003d72 <console_val_send_hex+0x9a>
			answer[j] = num[i - j - 1] + 'A' - 10;
 8003d4a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d58:	4413      	add	r3, r2
 8003d5a:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	3337      	adds	r3, #55	; 0x37
 8003d62:	b2d9      	uxtb	r1, r3
 8003d64:	f107 0214 	add.w	r2, r7, #20
 8003d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d6a:	4413      	add	r3, r2
 8003d6c:	460a      	mov	r2, r1
 8003d6e:	701a      	strb	r2, [r3, #0]
 8003d70:	e012      	b.n	8003d98 <console_val_send_hex+0xc0>
		} else {
			answer[j] = '0' + num[i - j - 1];
 8003d72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d80:	4413      	add	r3, r2
 8003d82:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	3330      	adds	r3, #48	; 0x30
 8003d8a:	b2d9      	uxtb	r1, r3
 8003d8c:	f107 0214 	add.w	r2, r7, #20
 8003d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d92:	4413      	add	r3, r2
 8003d94:	460a      	mov	r2, r1
 8003d96:	701a      	strb	r2, [r3, #0]
		}
		answer[j + 1] = '\0';
 8003d98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003da0:	4413      	add	r3, r2
 8003da2:	2200      	movs	r2, #0
 8003da4:	f803 2c44 	strb.w	r2, [r3, #-68]
	for (j = 0; i > j; j++) {
 8003da8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003daa:	3301      	adds	r3, #1
 8003dac:	653b      	str	r3, [r7, #80]	; 0x50
 8003dae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003db0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003db2:	429a      	cmp	r2, r3
 8003db4:	dcbd      	bgt.n	8003d32 <console_val_send_hex+0x5a>
	}
	
	// 
	memset(snd_data, '0', sizeof(snd_data));
 8003db6:	f107 0308 	add.w	r3, r7, #8
 8003dba:	220a      	movs	r2, #10
 8003dbc:	2130      	movs	r1, #48	; 0x30
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f006 f9bc 	bl	800a13c <memset>
	// (*) i2Rs[
	memcpy(&(snd_data[digit - i]), &(answer[0]), (i+1));
 8003dc4:	79ba      	ldrb	r2, [r7, #6]
 8003dc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	f107 0208 	add.w	r2, r7, #8
 8003dce:	18d0      	adds	r0, r2, r3
 8003dd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	f107 0314 	add.w	r3, r7, #20
 8003dda:	4619      	mov	r1, r3
 8003ddc:	f006 f9a3 	bl	800a126 <memcpy>
	
	// M
	ret = console_str_send(snd_data);
 8003de0:	f107 0308 	add.w	r3, r7, #8
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff feef 	bl	8003bc8 <console_str_send>
 8003dea:	4603      	mov	r3, r0
 8003dec:	64bb      	str	r3, [r7, #72]	; 0x48
	
	return ret;
 8003dee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3758      	adds	r7, #88	; 0x58
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <console_val_send_hex_ex>:

// R\[l(16i)M(32bit)
int32_t console_val_send_hex_ex(uint32_t data, uint8_t digit)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08c      	sub	sp, #48	; 0x30
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
	int len;
	int8_t sft_size;
	int32_t ret;
	
	// 8
	if (digit > 8) {
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d902      	bls.n	8003e10 <console_val_send_hex_ex+0x18>
		return -1;
 8003e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e0e:	e042      	b.n	8003e96 <console_val_send_hex_ex+0x9e>
	}
	
	// 
	memset(snd_data, '0', sizeof(snd_data));
 8003e10:	f107 0308 	add.w	r3, r7, #8
 8003e14:	2209      	movs	r2, #9
 8003e16:	2130      	movs	r1, #48	; 0x30
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f006 f98f 	bl	800a13c <memset>
	
	// 16i
	len = sprintf(tmp_data, "%x", data);
 8003e1e:	f107 0314 	add.w	r3, r7, #20
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	491e      	ldr	r1, [pc, #120]	; (8003ea0 <console_val_send_hex_ex+0xa8>)
 8003e26:	4618      	mov	r0, r3
 8003e28:	f006 f904 	bl	800a034 <siprintf>
 8003e2c:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	// VtgvZ
	sft_size = digit - len;
 8003e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	
	// Mf[^
	if (sft_size >= 0) {
 8003e3c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	db12      	blt.n	8003e6a <console_val_send_hex_ex+0x72>
		memcpy(&(snd_data[sft_size]), tmp_data, len);
 8003e44:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003e48:	f107 0208 	add.w	r2, r7, #8
 8003e4c:	4413      	add	r3, r2
 8003e4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e50:	f107 0114 	add.w	r1, r7, #20
 8003e54:	4618      	mov	r0, r3
 8003e56:	f006 f966 	bl	800a126 <memcpy>
		snd_data[digit] = '\0';
 8003e5a:	78fb      	ldrb	r3, [r7, #3]
 8003e5c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003e60:	4413      	add	r3, r2
 8003e62:	2200      	movs	r2, #0
 8003e64:	f803 2c28 	strb.w	r2, [r3, #-40]
 8003e68:	e00d      	b.n	8003e86 <console_val_send_hex_ex+0x8e>
	} else {
		memcpy(snd_data, tmp_data, len);
 8003e6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e6c:	f107 0114 	add.w	r1, r7, #20
 8003e70:	f107 0308 	add.w	r3, r7, #8
 8003e74:	4618      	mov	r0, r3
 8003e76:	f006 f956 	bl	800a126 <memcpy>
		snd_data[len] = '\0';
 8003e7a:	f107 0208 	add.w	r2, r7, #8
 8003e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e80:	4413      	add	r3, r2
 8003e82:	2200      	movs	r2, #0
 8003e84:	701a      	strb	r2, [r3, #0]
	}
	
	// M
	ret = console_str_send(snd_data);
 8003e86:	f107 0308 	add.w	r3, r7, #8
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff fe9c 	bl	8003bc8 <console_str_send>
 8003e90:	4603      	mov	r3, r0
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
	
	return ret;
 8003e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3730      	adds	r7, #48	; 0x30
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	0800a328 	.word	0x0800a328

08003ea4 <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d102      	bne.n	8003eb8 <console_set_command+0x14>
		return -1;
 8003eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb6:	e028      	b.n	8003f0a <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003eb8:	4b17      	ldr	r3, [pc, #92]	; (8003f18 <console_set_command+0x74>)
 8003eba:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003ec2:	2b1f      	cmp	r3, #31
 8003ec4:	d902      	bls.n	8003ecc <console_set_command+0x28>
		return -1;
 8003ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eca:	e01e      	b.n	8003f0a <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6819      	ldr	r1, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	3211      	adds	r2, #17
 8003edc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	68f9      	ldr	r1, [r7, #12]
 8003eee:	f100 0311 	add.w	r3, r0, #17
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	440b      	add	r3, r1
 8003ef6:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003efe:	3301      	adds	r3, #1
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	
	return 0;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3714      	adds	r7, #20
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	20040254 	.word	0x20040254

08003f1c <bt_dev_callback>:
static uint32_t	dbg_idx_ovr_flow = 0;
static uint8_t dbg_buf[DEBUG_BUF_SIZE_MAX] = {0};

// BlueTooth
static void bt_dev_callback(uint8_t data, void *vp)
{
 8003f1c:	b590      	push	{r4, r7, lr}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	6039      	str	r1, [r7, #0]
 8003f26:	71fb      	strb	r3, [r7, #7]
	LOADING_APP_CTL *this = (LOADING_APP_CTL*)vp;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	60fb      	str	r3, [r7, #12]
	
	// 
	this->conv_data[(this->rcv_cnt % 2)] = hex2num(data);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003f32:	3310      	adds	r3, #16
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0401 	and.w	r4, r3, #1
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f004 fad1 	bl	80084e4 <hex2num>
 8003f42:	4603      	mov	r3, r0
 8003f44:	4619      	mov	r1, r3
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	f504 4300 	add.w	r3, r4, #32768	; 0x8000
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	6059      	str	r1, [r3, #4]
	
	// 21byte
	if ((this->rcv_cnt % 2) != 0) {
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003f5a:	3310      	adds	r3, #16
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d038      	beq.n	8003fd8 <bt_dev_callback+0xbc>
		// 
		if (this->buf_idx < PROGRAM_SIZE_MAX) {
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003f6c:	330c      	adds	r3, #12
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f74:	d22d      	bcs.n	8003fd2 <bt_dev_callback+0xb6>
			// 
			this->load_program_buf[this->buf_idx] = this->conv_data[0]*16 + this->conv_data[1];
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003f7c:	330c      	adds	r3, #12
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003f86:	3314      	adds	r3, #20
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	b2d9      	uxtb	r1, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003f96:	3318      	adds	r3, #24
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	440b      	add	r3, r1
 8003f9e:	b2d9      	uxtb	r1, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	460a      	mov	r2, r1
 8003fa6:	731a      	strb	r2, [r3, #12]
			this->buf_idx++;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003fae:	330c      	adds	r3, #12
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003fba:	330c      	adds	r3, #12
 8003fbc:	601a      	str	r2, [r3, #0]
			// 
			memset(this->conv_data, 0x00, sizeof(this->conv_data));
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003fc4:	3314      	adds	r3, #20
 8003fc6:	2208      	movs	r2, #8
 8003fc8:	2100      	movs	r1, #0
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f006 f8b6 	bl	800a13c <memset>
 8003fd0:	e002      	b.n	8003fd8 <bt_dev_callback+0xbc>
		// 
		} else {
			console_str_send("program buf is full\n");
 8003fd2:	4809      	ldr	r0, [pc, #36]	; (8003ff8 <bt_dev_callback+0xdc>)
 8003fd4:	f7ff fdf8 	bl	8003bc8 <console_str_send>
		}
	}
	
	// 
	this->rcv_cnt++;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003fde:	3310      	adds	r3, #16
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003fea:	3310      	adds	r3, #16
 8003fec:	601a      	str	r2, [r3, #0]
}
 8003fee:	bf00      	nop
 8003ff0:	3714      	adds	r7, #20
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd90      	pop	{r4, r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	0800a32c 	.word	0x0800a32c

08003ffc <loading_app_msg_write_program>:

// 
static void loading_app_msg_write_program(uint32_t par)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b0ca      	sub	sp, #296	; 0x128
 8004000:	af02      	add	r7, sp, #8
 8004002:	1d3b      	adds	r3, r7, #4
 8004004:	6018      	str	r0, [r3, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 8004006:	4b36      	ldr	r3, [pc, #216]	; (80040e0 <loading_app_msg_write_program+0xe4>)
 8004008:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	int32_t ret;
	uint32_t i;
	uint8_t data;
	uint8_t verify_ret = 1;
 800400c:	2301      	movs	r3, #1
 800400e:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
	char snd_str[256];
	
	// 
	ret = flash_mng_write(FLASH_MNG_KIND_W25Q20EW, 0, this->load_program_buf, this->buf_idx);
 8004012:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004016:	f103 020c 	add.w	r2, r3, #12
 800401a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800401e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004022:	330c      	adds	r3, #12
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2100      	movs	r1, #0
 8004028:	2000      	movs	r0, #0
 800402a:	f004 fb9f 	bl	800876c <flash_mng_write>
 800402e:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
	if (ret != E_OK) {
 8004032:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004036:	2b00      	cmp	r3, #0
 8004038:	d002      	beq.n	8004040 <loading_app_msg_write_program+0x44>
		console_str_send("flash_mng_write error\n");
 800403a:	482a      	ldr	r0, [pc, #168]	; (80040e4 <loading_app_msg_write_program+0xe8>)
 800403c:	f7ff fdc4 	bl	8003bc8 <console_str_send>
	}
	
	// 
	for (i = 0; i < this->buf_idx; i++) {
 8004040:	2300      	movs	r3, #0
 8004042:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004046:	e034      	b.n	80040b2 <loading_app_msg_write_program+0xb6>
		// 
		ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, i, &data, 1);
 8004048:	f207 120f 	addw	r2, r7, #271	; 0x10f
 800404c:	2301      	movs	r3, #1
 800404e:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 8004052:	2000      	movs	r0, #0
 8004054:	f004 fbca 	bl	80087ec <flash_mng_read>
 8004058:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
		// 
		if (this->load_program_buf[i] != data) {
 800405c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004060:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004064:	4413      	add	r3, r2
 8004066:	330c      	adds	r3, #12
 8004068:	781a      	ldrb	r2, [r3, #0]
 800406a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800406e:	429a      	cmp	r2, r3
 8004070:	d01a      	beq.n	80040a8 <loading_app_msg_write_program+0xac>
			sprintf(snd_str, "addr:%x expexted:%x read:%x\n", i, this->load_program_buf[i], data);
 8004072:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004076:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800407a:	4413      	add	r3, r2
 800407c:	330c      	adds	r3, #12
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8004086:	f107 000c 	add.w	r0, r7, #12
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	4613      	mov	r3, r2
 800408e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004092:	4915      	ldr	r1, [pc, #84]	; (80040e8 <loading_app_msg_write_program+0xec>)
 8004094:	f005 ffce 	bl	800a034 <siprintf>
			console_str_send(snd_str);
 8004098:	f107 030c 	add.w	r3, r7, #12
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff fd93 	bl	8003bc8 <console_str_send>
			verify_ret = 0;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f887 311b 	strb.w	r3, [r7, #283]	; 0x11b
	for (i = 0; i < this->buf_idx; i++) {
 80040a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80040ac:	3301      	adds	r3, #1
 80040ae:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80040b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040b6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80040ba:	330c      	adds	r3, #12
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d8c0      	bhi.n	8004048 <loading_app_msg_write_program+0x4c>
		}
	}
	
	if (verify_ret) {
 80040c6:	f897 311b 	ldrb.w	r3, [r7, #283]	; 0x11b
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <loading_app_msg_write_program+0xd8>
		console_str_send("write success\n");
 80040ce:	4807      	ldr	r0, [pc, #28]	; (80040ec <loading_app_msg_write_program+0xf0>)
 80040d0:	f7ff fd7a 	bl	8003bc8 <console_str_send>
	}
}
 80040d4:	bf00      	nop
 80040d6:	f507 7790 	add.w	r7, r7, #288	; 0x120
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	200403e0 	.word	0x200403e0
 80040e4:	0800a344 	.word	0x0800a344
 80040e8:	0800a35c 	.word	0x0800a35c
 80040ec:	0800a37c 	.word	0x0800a37c

080040f0 <loading_app_msg_xip>:

// 
static void loading_app_msg_xip(uint32_t par)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
	int32_t ret;
	volatile int (*f)(void);
	
	// 
	ret = flash_mng_set_memory_mapped(FLASH_MNG_KIND_W25Q20EW);
 80040f8:	2000      	movs	r0, #0
 80040fa:	f004 fbb9 	bl	8008870 <flash_mng_set_memory_mapped>
 80040fe:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d002      	beq.n	800410c <loading_app_msg_xip+0x1c>
		console_str_send("flash_mng_set_memory_mapped error\n");
 8004106:	4805      	ldr	r0, [pc, #20]	; (800411c <loading_app_msg_xip+0x2c>)
 8004108:	f7ff fd5e 	bl	8003bc8 <console_str_send>
	}
	
	// 
	f = (int(*)(void))(FLASH_PROGRAM_ADDR);
 800410c:	4b04      	ldr	r3, [pc, #16]	; (8004120 <loading_app_msg_xip+0x30>)
 800410e:	60bb      	str	r3, [r7, #8]
	f();
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4798      	blx	r3
}
 8004114:	bf00      	nop
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	0800a38c 	.word	0x0800a38c
 8004120:	90000581 	.word	0x90000581

08004124 <loading_app_msg_clear>:

// 
static void loading_app_msg_clear(uint32_t par)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
	LOADING_APP_CTL *this = &loading_app_ctl;
 800412c:	4b09      	ldr	r3, [pc, #36]	; (8004154 <loading_app_msg_clear+0x30>)
 800412e:	60fb      	str	r3, [r7, #12]
	
	// 
	this->buf_idx = 0;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004136:	330c      	adds	r3, #12
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]
	memset(this->load_program_buf, 0x00, PROGRAM_SIZE_MAX);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	330c      	adds	r3, #12
 8004140:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004144:	2100      	movs	r1, #0
 8004146:	4618      	mov	r0, r3
 8004148:	f005 fff8 	bl	800a13c <memset>
}
 800414c:	bf00      	nop
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	200403e0 	.word	0x200403e0

08004158 <loading_app_main>:
	{{NULL,								ST_UNDEFINED},	{NULL,						ST_UNDEFINED},	{NULL,						ST_UNDEFINED},},		// ST_UNDEIFNED
};

// 
static int loading_app_main(int argc, char *argv[])
{	
 8004158:	b580      	push	{r7, lr}
 800415a:	b088      	sub	sp, #32
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 8004162:	4b29      	ldr	r3, [pc, #164]	; (8004208 <loading_app_main+0xb0>)
 8004164:	61fb      	str	r3, [r7, #28]
	LOADING_APP_MSG *msg;
	LOADING_APP_MSG tmp_msg;
	int32_t size;
	
	// 
	flash_mng_open(FLASH_MNG_KIND_W25Q20EW);
 8004166:	2000      	movs	r0, #0
 8004168:	f004 fa96 	bl	8008698 <flash_mng_open>
	
	while(1) {
		// 
		kz_recv(this->msg_id, &size, &msg);
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	791b      	ldrb	r3, [r3, #4]
 8004170:	f107 0218 	add.w	r2, r7, #24
 8004174:	f107 010c 	add.w	r1, r7, #12
 8004178:	4618      	mov	r0, r3
 800417a:	f005 fd10 	bl	8009b9e <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(LOADING_APP_MSG));
 800417e:	69b9      	ldr	r1, [r7, #24]
 8004180:	f107 0310 	add.w	r3, r7, #16
 8004184:	2208      	movs	r2, #8
 8004186:	4618      	mov	r0, r3
 8004188:	f005 ffcd 	bl	800a126 <memcpy>
		// 
		kz_kmfree(msg);
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	4618      	mov	r0, r3
 8004190:	f005 fcdc 	bl	8009b4c <kz_kmfree>
		// 
		if (fsm[this->state][msg->type].func != NULL) {
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	6819      	ldr	r1, [r3, #0]
 800419c:	481b      	ldr	r0, [pc, #108]	; (800420c <loading_app_main+0xb4>)
 800419e:	4613      	mov	r3, r2
 80041a0:	005b      	lsls	r3, r3, #1
 80041a2:	4413      	add	r3, r2
 80041a4:	440b      	add	r3, r1
 80041a6:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00d      	beq.n	80041ca <loading_app_main+0x72>
			fsm[this->state][msg->type].func(tmp_msg.data);
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	6819      	ldr	r1, [r3, #0]
 80041b6:	4815      	ldr	r0, [pc, #84]	; (800420c <loading_app_main+0xb4>)
 80041b8:	4613      	mov	r3, r2
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	4413      	add	r3, r2
 80041be:	440b      	add	r3, r1
 80041c0:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	4610      	mov	r0, r2
 80041c8:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][msg->type].nxt_state != ST_UNDEFINED) {
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	6819      	ldr	r1, [r3, #0]
 80041d2:	480e      	ldr	r0, [pc, #56]	; (800420c <loading_app_main+0xb4>)
 80041d4:	4613      	mov	r3, r2
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4413      	add	r3, r2
 80041da:	440b      	add	r3, r1
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	4403      	add	r3, r0
 80041e0:	791b      	ldrb	r3, [r3, #4]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d0c2      	beq.n	800416c <loading_app_main+0x14>
			this->state = fsm[this->state][msg->type].nxt_state;
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	6819      	ldr	r1, [r3, #0]
 80041ee:	4807      	ldr	r0, [pc, #28]	; (800420c <loading_app_main+0xb4>)
 80041f0:	4613      	mov	r3, r2
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	4413      	add	r3, r2
 80041f6:	440b      	add	r3, r1
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	4403      	add	r3, r0
 80041fc:	791b      	ldrb	r3, [r3, #4]
 80041fe:	461a      	mov	r2, r3
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 8004204:	e7b2      	b.n	800416c <loading_app_main+0x14>
 8004206:	bf00      	nop
 8004208:	200403e0 	.word	0x200403e0
 800420c:	0800aeb8 	.word	0x0800aeb8

08004210 <loading_app_init>:
	return 0;
}

// 
void loading_app_init(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af02      	add	r7, sp, #8
	LOADING_APP_CTL *this = &loading_app_ctl;
 8004216:	4b14      	ldr	r3, [pc, #80]	; (8004268 <loading_app_init+0x58>)
 8004218:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(LOADING_APP_CTL));
 800421a:	4a14      	ldr	r2, [pc, #80]	; (800426c <loading_app_init+0x5c>)
 800421c:	2100      	movs	r1, #0
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f005 ff8c 	bl	800a13c <memset>
	
	// usart
	ret = bt_dev_reg_callback(bt_dev_callback, this);
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	4812      	ldr	r0, [pc, #72]	; (8004270 <loading_app_init+0x60>)
 8004228:	f001 f8aa 	bl	8005380 <bt_dev_reg_callback>
 800422c:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d114      	bne.n	800425e <loading_app_init+0x4e>
		return -1;
	}
	
	// 
	this->tsk_id = kz_run(loading_app_main, "loading_app_main",  3, 0x1000, 0, NULL);
 8004234:	2300      	movs	r3, #0
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	2300      	movs	r3, #0
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004240:	2203      	movs	r2, #3
 8004242:	490c      	ldr	r1, [pc, #48]	; (8004274 <loading_app_init+0x64>)
 8004244:	480c      	ldr	r0, [pc, #48]	; (8004278 <loading_app_init+0x68>)
 8004246:	f005 fc33 	bl	8009ab0 <kz_run>
 800424a:	4602      	mov	r2, r0
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	609a      	str	r2, [r3, #8]
	
	// ID
	this->msg_id = MSGBOX_ID_LOADING_APP_MAIN;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	220e      	movs	r2, #14
 8004254:	711a      	strb	r2, [r3, #4]
	
	// 
	this->state = ST_INITIALIZED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	e000      	b.n	8004260 <loading_app_init+0x50>
		return -1;
 800425e:	bf00      	nop
}
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	200403e0 	.word	0x200403e0
 800426c:	0002001c 	.word	0x0002001c
 8004270:	08003f1d 	.word	0x08003f1d
 8004274:	0800a3b0 	.word	0x0800a3b0
 8004278:	08004159 	.word	0x08004159

0800427c <loading_app_cmd_write_program>:

// ========
static void loading_app_cmd_write_program(int argc, char *argv[])
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 8004286:	4b0b      	ldr	r3, [pc, #44]	; (80042b4 <loading_app_cmd_write_program+0x38>)
 8004288:	60fb      	str	r3, [r7, #12]
	LOADING_APP_MSG *msg;
	
	msg = kz_kmalloc(sizeof(LOADING_APP_MSG));
 800428a:	2008      	movs	r0, #8
 800428c:	f005 fc47 	bl	8009b1e <kz_kmalloc>
 8004290:	60b8      	str	r0, [r7, #8]
	msg->type = MSG_FLASH_PROGRAM;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	2200      	movs	r2, #0
 8004296:	601a      	str	r2, [r3, #0]
	msg->data = 0;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2200      	movs	r2, #0
 800429c:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(LOADING_APP_MSG), msg);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	791b      	ldrb	r3, [r3, #4]
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	2108      	movs	r1, #8
 80042a6:	4618      	mov	r0, r3
 80042a8:	f005 fc61 	bl	8009b6e <kz_send>
}
 80042ac:	bf00      	nop
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	200403e0 	.word	0x200403e0

080042b8 <loading_app_cmd_xip>:

static void loading_app_cmd_xip(int argc, char *argv[])
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 80042c2:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <loading_app_cmd_xip+0x38>)
 80042c4:	60fb      	str	r3, [r7, #12]
	LOADING_APP_MSG *msg;
	
	msg = kz_kmalloc(sizeof(LOADING_APP_MSG));
 80042c6:	2008      	movs	r0, #8
 80042c8:	f005 fc29 	bl	8009b1e <kz_kmalloc>
 80042cc:	60b8      	str	r0, [r7, #8]
	msg->type = MSG_XIP;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2201      	movs	r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
	msg->data = 0;
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2200      	movs	r2, #0
 80042d8:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(LOADING_APP_MSG), msg);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	791b      	ldrb	r3, [r3, #4]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	2108      	movs	r1, #8
 80042e2:	4618      	mov	r0, r3
 80042e4:	f005 fc43 	bl	8009b6e <kz_send>
}
 80042e8:	bf00      	nop
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	200403e0 	.word	0x200403e0

080042f4 <loading_app_cmd_clear>:

static void loading_app_cmd_clear(int argc, char *argv[])
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 80042fe:	4b0b      	ldr	r3, [pc, #44]	; (800432c <loading_app_cmd_clear+0x38>)
 8004300:	60fb      	str	r3, [r7, #12]
	LOADING_APP_MSG *msg;
	
	msg = kz_kmalloc(sizeof(LOADING_APP_MSG));
 8004302:	2008      	movs	r0, #8
 8004304:	f005 fc0b 	bl	8009b1e <kz_kmalloc>
 8004308:	60b8      	str	r0, [r7, #8]
	msg->type = MSG_CLEAR;
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2202      	movs	r2, #2
 800430e:	601a      	str	r2, [r3, #0]
	msg->data = 0;
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	2200      	movs	r2, #0
 8004314:	605a      	str	r2, [r3, #4]
	kz_send(this->msg_id, sizeof(LOADING_APP_MSG), msg);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	791b      	ldrb	r3, [r3, #4]
 800431a:	68ba      	ldr	r2, [r7, #8]
 800431c:	2108      	movs	r1, #8
 800431e:	4618      	mov	r0, r3
 8004320:	f005 fc25 	bl	8009b6e <kz_send>
}
 8004324:	bf00      	nop
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	200403e0 	.word	0x200403e0

08004330 <loading_app_cmd_check_mem_mapped>:

// 
static void loading_app_cmd_check_mem_mapped(int argc, char *argv[])
{
 8004330:	b590      	push	{r4, r7, lr}
 8004332:	b0cb      	sub	sp, #300	; 0x12c
 8004334:	af02      	add	r7, sp, #8
 8004336:	1d3b      	adds	r3, r7, #4
 8004338:	6018      	str	r0, [r3, #0]
 800433a:	463b      	mov	r3, r7
 800433c:	6019      	str	r1, [r3, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 800433e:	4b71      	ldr	r3, [pc, #452]	; (8004504 <loading_app_cmd_check_mem_mapped+0x1d4>)
 8004340:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	uint8_t *base_addr = (uint8_t*)0x90000000;
 8004344:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8004348:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	uint32_t i, j, k;
	uint8_t data;
	char snd_str[256];
	
	// 
	dbg_idx = 0;
 800434c:	4b6e      	ldr	r3, [pc, #440]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 800434e:	2200      	movs	r2, #0
 8004350:	601a      	str	r2, [r3, #0]
	dbg_idx_ovr_flow = 0;
 8004352:	4b6e      	ldr	r3, [pc, #440]	; (800450c <loading_app_cmd_check_mem_mapped+0x1dc>)
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
	
	// 
	console_str_send("==================== read ==================================\n");
 8004358:	486d      	ldr	r0, [pc, #436]	; (8004510 <loading_app_cmd_check_mem_mapped+0x1e0>)
 800435a:	f7ff fc35 	bl	8003bc8 <console_str_send>
	console_str_send("           |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 800435e:	486d      	ldr	r0, [pc, #436]	; (8004514 <loading_app_cmd_check_mem_mapped+0x1e4>)
 8004360:	f7ff fc32 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------------\n");
 8004364:	486c      	ldr	r0, [pc, #432]	; (8004518 <loading_app_cmd_check_mem_mapped+0x1e8>)
 8004366:	f7ff fc2f 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 128*1024; i++) {
 800436a:	2300      	movs	r3, #0
 800436c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004370:	e07c      	b.n	800446c <loading_app_cmd_check_mem_mapped+0x13c>
		for (j = 0; j < 16; j++) {
 8004372:	2300      	movs	r3, #0
 8004374:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8004378:	e06c      	b.n	8004454 <loading_app_cmd_check_mem_mapped+0x124>
			k = i*16+j;
 800437a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800437e:	011a      	lsls	r2, r3, #4
 8004380:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004384:	4413      	add	r3, r2
 8004386:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			// 
			if (this->buf_idx <= k) {
 800438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800438e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004392:	330c      	adds	r3, #12
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800439a:	429a      	cmp	r2, r3
 800439c:	d96d      	bls.n	800447a <loading_app_cmd_check_mem_mapped+0x14a>
				goto EXIT;
			}
			// 
			if (j == 0) {
 800439e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10a      	bne.n	80043bc <loading_app_cmd_check_mem_mapped+0x8c>
				console_str_send("0x");
 80043a6:	485d      	ldr	r0, [pc, #372]	; (800451c <loading_app_cmd_check_mem_mapped+0x1ec>)
 80043a8:	f7ff fc0e 	bl	8003bc8 <console_str_send>
				console_val_send_hex_ex(k, 8);
 80043ac:	2108      	movs	r1, #8
 80043ae:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80043b2:	f7ff fd21 	bl	8003df8 <console_val_send_hex_ex>
				console_str_send(" |");
 80043b6:	485a      	ldr	r0, [pc, #360]	; (8004520 <loading_app_cmd_check_mem_mapped+0x1f0>)
 80043b8:	f7ff fc06 	bl	8003bc8 <console_str_send>
			}
			// 
			data = *(base_addr+k);
 80043bc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80043c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043c4:	4413      	add	r3, r2
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
			console_str_send(" ");
 80043cc:	4855      	ldr	r0, [pc, #340]	; (8004524 <loading_app_cmd_check_mem_mapped+0x1f4>)
 80043ce:	f7ff fbfb 	bl	8003bc8 <console_str_send>
			console_val_send_hex_ex(data, 2);
 80043d2:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 80043d6:	2102      	movs	r1, #2
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff fd0d 	bl	8003df8 <console_val_send_hex_ex>
			// 
			if (this->load_program_buf[k] != data) {
 80043de:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80043e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043e6:	4413      	add	r3, r2
 80043e8:	330c      	adds	r3, #12
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	f897 210b 	ldrb.w	r2, [r7, #267]	; 0x10b
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d02a      	beq.n	800444a <loading_app_cmd_check_mem_mapped+0x11a>
				if (dbg_idx < DEBUG_INFO_SIZE) {
 80043f4:	4b44      	ldr	r3, [pc, #272]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043fc:	d222      	bcs.n	8004444 <loading_app_cmd_check_mem_mapped+0x114>
					dbg[dbg_idx].addr = k;
 80043fe:	4b42      	ldr	r3, [pc, #264]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4949      	ldr	r1, [pc, #292]	; (8004528 <loading_app_cmd_check_mem_mapped+0x1f8>)
 8004404:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004408:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					dbg[dbg_idx].expected_val = this->load_program_buf[k];
 800440c:	4b3e      	ldr	r3, [pc, #248]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 8004414:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004418:	440a      	add	r2, r1
 800441a:	320c      	adds	r2, #12
 800441c:	7811      	ldrb	r1, [r2, #0]
 800441e:	4a42      	ldr	r2, [pc, #264]	; (8004528 <loading_app_cmd_check_mem_mapped+0x1f8>)
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	4413      	add	r3, r2
 8004424:	460a      	mov	r2, r1
 8004426:	711a      	strb	r2, [r3, #4]
					dbg[dbg_idx].read_val = data;
 8004428:	4b37      	ldr	r3, [pc, #220]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a3e      	ldr	r2, [pc, #248]	; (8004528 <loading_app_cmd_check_mem_mapped+0x1f8>)
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	4413      	add	r3, r2
 8004432:	f897 210b 	ldrb.w	r2, [r7, #267]	; 0x10b
 8004436:	715a      	strb	r2, [r3, #5]
					dbg_idx++;
 8004438:	4b33      	ldr	r3, [pc, #204]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3301      	adds	r3, #1
 800443e:	4a32      	ldr	r2, [pc, #200]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	e002      	b.n	800444a <loading_app_cmd_check_mem_mapped+0x11a>
				} else {
					dbg_idx_ovr_flow = 1;
 8004444:	4b31      	ldr	r3, [pc, #196]	; (800450c <loading_app_cmd_check_mem_mapped+0x1dc>)
 8004446:	2201      	movs	r2, #1
 8004448:	601a      	str	r2, [r3, #0]
		for (j = 0; j < 16; j++) {
 800444a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800444e:	3301      	adds	r3, #1
 8004450:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8004454:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004458:	2b0f      	cmp	r3, #15
 800445a:	d98e      	bls.n	800437a <loading_app_cmd_check_mem_mapped+0x4a>
				}
			}
		}
		console_str_send("\n");
 800445c:	4833      	ldr	r0, [pc, #204]	; (800452c <loading_app_cmd_check_mem_mapped+0x1fc>)
 800445e:	f7ff fbb3 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 128*1024; i++) {
 8004462:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004466:	3301      	adds	r3, #1
 8004468:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800446c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004474:	f4ff af7d 	bcc.w	8004372 <loading_app_cmd_check_mem_mapped+0x42>
 8004478:	e000      	b.n	800447c <loading_app_cmd_check_mem_mapped+0x14c>
				goto EXIT;
 800447a:	bf00      	nop
	}
EXIT:
	console_str_send("\n");
 800447c:	482b      	ldr	r0, [pc, #172]	; (800452c <loading_app_cmd_check_mem_mapped+0x1fc>)
 800447e:	f7ff fba3 	bl	8003bc8 <console_str_send>
	
	// 
	sprintf(snd_str, "dbg_idx:%d dbg_idx_ovr_flow:%d\n", dbg_idx, dbg_idx_ovr_flow);
 8004482:	4b21      	ldr	r3, [pc, #132]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	4b21      	ldr	r3, [pc, #132]	; (800450c <loading_app_cmd_check_mem_mapped+0x1dc>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f107 0008 	add.w	r0, r7, #8
 800448e:	4928      	ldr	r1, [pc, #160]	; (8004530 <loading_app_cmd_check_mem_mapped+0x200>)
 8004490:	f005 fdd0 	bl	800a034 <siprintf>
	console_str_send(snd_str);
 8004494:	f107 0308 	add.w	r3, r7, #8
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff fb95 	bl	8003bc8 <console_str_send>
	for (i = 0; i < dbg_idx; i++) {
 800449e:	2300      	movs	r3, #0
 80044a0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80044a4:	e023      	b.n	80044ee <loading_app_cmd_check_mem_mapped+0x1be>
		sprintf(snd_str, "addr:%x expexted:%x read:%x\n", dbg[i].addr, dbg[i].expected_val, dbg[i].read_val);
 80044a6:	4a20      	ldr	r2, [pc, #128]	; (8004528 <loading_app_cmd_check_mem_mapped+0x1f8>)
 80044a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80044ac:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80044b0:	4a1d      	ldr	r2, [pc, #116]	; (8004528 <loading_app_cmd_check_mem_mapped+0x1f8>)
 80044b2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	4413      	add	r3, r2
 80044ba:	791b      	ldrb	r3, [r3, #4]
 80044bc:	461c      	mov	r4, r3
 80044be:	4a1a      	ldr	r2, [pc, #104]	; (8004528 <loading_app_cmd_check_mem_mapped+0x1f8>)
 80044c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80044c4:	00db      	lsls	r3, r3, #3
 80044c6:	4413      	add	r3, r2
 80044c8:	795b      	ldrb	r3, [r3, #5]
 80044ca:	f107 0008 	add.w	r0, r7, #8
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	4623      	mov	r3, r4
 80044d2:	460a      	mov	r2, r1
 80044d4:	4917      	ldr	r1, [pc, #92]	; (8004534 <loading_app_cmd_check_mem_mapped+0x204>)
 80044d6:	f005 fdad 	bl	800a034 <siprintf>
		console_str_send(snd_str);
 80044da:	f107 0308 	add.w	r3, r7, #8
 80044de:	4618      	mov	r0, r3
 80044e0:	f7ff fb72 	bl	8003bc8 <console_str_send>
	for (i = 0; i < dbg_idx; i++) {
 80044e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80044e8:	3301      	adds	r3, #1
 80044ea:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80044ee:	4b06      	ldr	r3, [pc, #24]	; (8004508 <loading_app_cmd_check_mem_mapped+0x1d8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d3d5      	bcc.n	80044a6 <loading_app_cmd_check_mem_mapped+0x176>
	}
}
 80044fa:	bf00      	nop
 80044fc:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8004500:	46bd      	mov	sp, r7
 8004502:	bd90      	pop	{r4, r7, pc}
 8004504:	200403e0 	.word	0x200403e0
 8004508:	200613fc 	.word	0x200613fc
 800450c:	20061400 	.word	0x20061400
 8004510:	0800a3c4 	.word	0x0800a3c4
 8004514:	0800a404 	.word	0x0800a404
 8004518:	0800a444 	.word	0x0800a444
 800451c:	0800a484 	.word	0x0800a484
 8004520:	0800a488 	.word	0x0800a488
 8004524:	0800a48c 	.word	0x0800a48c
 8004528:	200603fc 	.word	0x200603fc
 800452c:	0800a490 	.word	0x0800a490
 8004530:	0800a494 	.word	0x0800a494
 8004534:	0800a35c 	.word	0x0800a35c

08004538 <loading_app_cmd_check_all_read>:

// 
static void loading_app_cmd_check_all_read(int argc, char *argv[])
{
 8004538:	b590      	push	{r4, r7, lr}
 800453a:	b0cb      	sub	sp, #300	; 0x12c
 800453c:	af02      	add	r7, sp, #8
 800453e:	1d3b      	adds	r3, r7, #4
 8004540:	6018      	str	r0, [r3, #0]
 8004542:	463b      	mov	r3, r7
 8004544:	6019      	str	r1, [r3, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 8004546:	4b7b      	ldr	r3, [pc, #492]	; (8004734 <loading_app_cmd_check_all_read+0x1fc>)
 8004548:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	uint32_t i, j, k;
	int32_t ret;
	char snd_str[256];
	
	// 
	dbg_idx = 0;
 800454c:	4b7a      	ldr	r3, [pc, #488]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 800454e:	2200      	movs	r2, #0
 8004550:	601a      	str	r2, [r3, #0]
	dbg_idx_ovr_flow = 0;
 8004552:	4b7a      	ldr	r3, [pc, #488]	; (800473c <loading_app_cmd_check_all_read+0x204>)
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
	
	// Read
	ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, 0, dbg_buf, this->buf_idx);
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800455c:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004560:	330c      	adds	r3, #12
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a76      	ldr	r2, [pc, #472]	; (8004740 <loading_app_cmd_check_all_read+0x208>)
 8004566:	2100      	movs	r1, #0
 8004568:	2000      	movs	r0, #0
 800456a:	f004 f93f 	bl	80087ec <flash_mng_read>
 800456e:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
	if (ret != E_OK) {
 8004572:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <loading_app_cmd_check_all_read+0x4a>
		console_str_send("flash_mng_read failed\n");
 800457a:	4872      	ldr	r0, [pc, #456]	; (8004744 <loading_app_cmd_check_all_read+0x20c>)
 800457c:	f7ff fb24 	bl	8003bc8 <console_str_send>
		return;
 8004580:	e0d3      	b.n	800472a <loading_app_cmd_check_all_read+0x1f2>
	}
	
	// 
	console_str_send("==================== read ==================================\n");
 8004582:	4871      	ldr	r0, [pc, #452]	; (8004748 <loading_app_cmd_check_all_read+0x210>)
 8004584:	f7ff fb20 	bl	8003bc8 <console_str_send>
	console_str_send("           |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8004588:	4870      	ldr	r0, [pc, #448]	; (800474c <loading_app_cmd_check_all_read+0x214>)
 800458a:	f7ff fb1d 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------------\n");
 800458e:	4870      	ldr	r0, [pc, #448]	; (8004750 <loading_app_cmd_check_all_read+0x218>)
 8004590:	f7ff fb1a 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 128*1024; i++) {
 8004594:	2300      	movs	r3, #0
 8004596:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800459a:	e07e      	b.n	800469a <loading_app_cmd_check_all_read+0x162>
		for (j = 0; j < 16; j++) {
 800459c:	2300      	movs	r3, #0
 800459e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80045a2:	e06e      	b.n	8004682 <loading_app_cmd_check_all_read+0x14a>
			k = i*16+j;
 80045a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80045a8:	011a      	lsls	r2, r3, #4
 80045aa:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80045ae:	4413      	add	r3, r2
 80045b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			// 
			if (this->buf_idx <= k) {
 80045b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045b8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80045bc:	330c      	adds	r3, #12
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d96f      	bls.n	80046a8 <loading_app_cmd_check_all_read+0x170>
				goto EXIT;
			}
			// 
			if (j == 0) {
 80045c8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10a      	bne.n	80045e6 <loading_app_cmd_check_all_read+0xae>
				console_str_send("0x");
 80045d0:	4860      	ldr	r0, [pc, #384]	; (8004754 <loading_app_cmd_check_all_read+0x21c>)
 80045d2:	f7ff faf9 	bl	8003bc8 <console_str_send>
				console_val_send_hex_ex(k, 8);
 80045d6:	2108      	movs	r1, #8
 80045d8:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80045dc:	f7ff fc0c 	bl	8003df8 <console_val_send_hex_ex>
				console_str_send(" |");
 80045e0:	485d      	ldr	r0, [pc, #372]	; (8004758 <loading_app_cmd_check_all_read+0x220>)
 80045e2:	f7ff faf1 	bl	8003bc8 <console_str_send>
			}
			// 
			console_str_send(" ");
 80045e6:	485d      	ldr	r0, [pc, #372]	; (800475c <loading_app_cmd_check_all_read+0x224>)
 80045e8:	f7ff faee 	bl	8003bc8 <console_str_send>
			console_val_send_hex_ex(dbg_buf[k], 2);
 80045ec:	4a54      	ldr	r2, [pc, #336]	; (8004740 <loading_app_cmd_check_all_read+0x208>)
 80045ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045f2:	4413      	add	r3, r2
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	2102      	movs	r1, #2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fbfd 	bl	8003df8 <console_val_send_hex_ex>
			// 
			if (this->load_program_buf[k] != dbg_buf[k]) {
 80045fe:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004602:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004606:	4413      	add	r3, r2
 8004608:	330c      	adds	r3, #12
 800460a:	781a      	ldrb	r2, [r3, #0]
 800460c:	494c      	ldr	r1, [pc, #304]	; (8004740 <loading_app_cmd_check_all_read+0x208>)
 800460e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004612:	440b      	add	r3, r1
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d02e      	beq.n	8004678 <loading_app_cmd_check_all_read+0x140>
				if (dbg_idx < DEBUG_INFO_SIZE) {
 800461a:	4b47      	ldr	r3, [pc, #284]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004622:	d226      	bcs.n	8004672 <loading_app_cmd_check_all_read+0x13a>
					dbg[dbg_idx].addr = k;
 8004624:	4b44      	ldr	r3, [pc, #272]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	494d      	ldr	r1, [pc, #308]	; (8004760 <loading_app_cmd_check_all_read+0x228>)
 800462a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800462e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					dbg[dbg_idx].expected_val = this->load_program_buf[k];
 8004632:	4b41      	ldr	r3, [pc, #260]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800463a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800463e:	440a      	add	r2, r1
 8004640:	320c      	adds	r2, #12
 8004642:	7811      	ldrb	r1, [r2, #0]
 8004644:	4a46      	ldr	r2, [pc, #280]	; (8004760 <loading_app_cmd_check_all_read+0x228>)
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	4413      	add	r3, r2
 800464a:	460a      	mov	r2, r1
 800464c:	711a      	strb	r2, [r3, #4]
					dbg[dbg_idx].read_val = dbg_buf[k];
 800464e:	4b3a      	ldr	r3, [pc, #232]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	493b      	ldr	r1, [pc, #236]	; (8004740 <loading_app_cmd_check_all_read+0x208>)
 8004654:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004658:	440a      	add	r2, r1
 800465a:	7811      	ldrb	r1, [r2, #0]
 800465c:	4a40      	ldr	r2, [pc, #256]	; (8004760 <loading_app_cmd_check_all_read+0x228>)
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4413      	add	r3, r2
 8004662:	460a      	mov	r2, r1
 8004664:	715a      	strb	r2, [r3, #5]
					dbg_idx++;
 8004666:	4b34      	ldr	r3, [pc, #208]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3301      	adds	r3, #1
 800466c:	4a32      	ldr	r2, [pc, #200]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 800466e:	6013      	str	r3, [r2, #0]
 8004670:	e002      	b.n	8004678 <loading_app_cmd_check_all_read+0x140>
				} else {
					dbg_idx_ovr_flow = 1;
 8004672:	4b32      	ldr	r3, [pc, #200]	; (800473c <loading_app_cmd_check_all_read+0x204>)
 8004674:	2201      	movs	r2, #1
 8004676:	601a      	str	r2, [r3, #0]
		for (j = 0; j < 16; j++) {
 8004678:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800467c:	3301      	adds	r3, #1
 800467e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8004682:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004686:	2b0f      	cmp	r3, #15
 8004688:	d98c      	bls.n	80045a4 <loading_app_cmd_check_all_read+0x6c>
				}
			}
		}
		console_str_send("\n");
 800468a:	4836      	ldr	r0, [pc, #216]	; (8004764 <loading_app_cmd_check_all_read+0x22c>)
 800468c:	f7ff fa9c 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 128*1024; i++) {
 8004690:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004694:	3301      	adds	r3, #1
 8004696:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800469a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800469e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80046a2:	f4ff af7b 	bcc.w	800459c <loading_app_cmd_check_all_read+0x64>
 80046a6:	e000      	b.n	80046aa <loading_app_cmd_check_all_read+0x172>
				goto EXIT;
 80046a8:	bf00      	nop
	}
EXIT:
	console_str_send("\n");
 80046aa:	482e      	ldr	r0, [pc, #184]	; (8004764 <loading_app_cmd_check_all_read+0x22c>)
 80046ac:	f7ff fa8c 	bl	8003bc8 <console_str_send>
	
	// 
	sprintf(snd_str, "dbg_idx:%d dbg_idx_ovr_flow:%d\n", dbg_idx, dbg_idx_ovr_flow);
 80046b0:	4b21      	ldr	r3, [pc, #132]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	4b21      	ldr	r3, [pc, #132]	; (800473c <loading_app_cmd_check_all_read+0x204>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f107 000c 	add.w	r0, r7, #12
 80046bc:	492a      	ldr	r1, [pc, #168]	; (8004768 <loading_app_cmd_check_all_read+0x230>)
 80046be:	f005 fcb9 	bl	800a034 <siprintf>
	console_str_send(snd_str);
 80046c2:	f107 030c 	add.w	r3, r7, #12
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff fa7e 	bl	8003bc8 <console_str_send>
	for (i = 0; i < dbg_idx; i++) {
 80046cc:	2300      	movs	r3, #0
 80046ce:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80046d2:	e023      	b.n	800471c <loading_app_cmd_check_all_read+0x1e4>
		sprintf(snd_str, "addr:%x expexted:%x read:%x\n", dbg[i].addr, dbg[i].expected_val, dbg[i].read_val);
 80046d4:	4a22      	ldr	r2, [pc, #136]	; (8004760 <loading_app_cmd_check_all_read+0x228>)
 80046d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80046da:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80046de:	4a20      	ldr	r2, [pc, #128]	; (8004760 <loading_app_cmd_check_all_read+0x228>)
 80046e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80046e4:	00db      	lsls	r3, r3, #3
 80046e6:	4413      	add	r3, r2
 80046e8:	791b      	ldrb	r3, [r3, #4]
 80046ea:	461c      	mov	r4, r3
 80046ec:	4a1c      	ldr	r2, [pc, #112]	; (8004760 <loading_app_cmd_check_all_read+0x228>)
 80046ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4413      	add	r3, r2
 80046f6:	795b      	ldrb	r3, [r3, #5]
 80046f8:	f107 000c 	add.w	r0, r7, #12
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	4623      	mov	r3, r4
 8004700:	460a      	mov	r2, r1
 8004702:	491a      	ldr	r1, [pc, #104]	; (800476c <loading_app_cmd_check_all_read+0x234>)
 8004704:	f005 fc96 	bl	800a034 <siprintf>
		console_str_send(snd_str);
 8004708:	f107 030c 	add.w	r3, r7, #12
 800470c:	4618      	mov	r0, r3
 800470e:	f7ff fa5b 	bl	8003bc8 <console_str_send>
	for (i = 0; i < dbg_idx; i++) {
 8004712:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004716:	3301      	adds	r3, #1
 8004718:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800471c:	4b06      	ldr	r3, [pc, #24]	; (8004738 <loading_app_cmd_check_all_read+0x200>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004724:	429a      	cmp	r2, r3
 8004726:	d3d5      	bcc.n	80046d4 <loading_app_cmd_check_all_read+0x19c>
	}
	
	return;
 8004728:	bf00      	nop
}
 800472a:	f507 7792 	add.w	r7, r7, #292	; 0x124
 800472e:	46bd      	mov	sp, r7
 8004730:	bd90      	pop	{r4, r7, pc}
 8004732:	bf00      	nop
 8004734:	200403e0 	.word	0x200403e0
 8004738:	200613fc 	.word	0x200613fc
 800473c:	20061400 	.word	0x20061400
 8004740:	20061404 	.word	0x20061404
 8004744:	0800a4b4 	.word	0x0800a4b4
 8004748:	0800a3c4 	.word	0x0800a3c4
 800474c:	0800a404 	.word	0x0800a404
 8004750:	0800a444 	.word	0x0800a444
 8004754:	0800a484 	.word	0x0800a484
 8004758:	0800a488 	.word	0x0800a488
 800475c:	0800a48c 	.word	0x0800a48c
 8004760:	200603fc 	.word	0x200603fc
 8004764:	0800a490 	.word	0x0800a490
 8004768:	0800a494 	.word	0x0800a494
 800476c:	0800a35c 	.word	0x0800a35c

08004770 <loading_app_cmd_check>:

// 1byte
static void loading_app_cmd_check(int argc, char *argv[])
{
 8004770:	b590      	push	{r4, r7, lr}
 8004772:	b0cb      	sub	sp, #300	; 0x12c
 8004774:	af02      	add	r7, sp, #8
 8004776:	1d3b      	adds	r3, r7, #4
 8004778:	6018      	str	r0, [r3, #0]
 800477a:	463b      	mov	r3, r7
 800477c:	6019      	str	r1, [r3, #0]
	LOADING_APP_CTL *this = &loading_app_ctl;
 800477e:	4b76      	ldr	r3, [pc, #472]	; (8004958 <loading_app_cmd_check+0x1e8>)
 8004780:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	int32_t ret;
	uint32_t last_idx;
	char snd_str[256];
	
	// 
	dbg_idx = 0;
 8004784:	4b75      	ldr	r3, [pc, #468]	; (800495c <loading_app_cmd_check+0x1ec>)
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
	dbg_idx_ovr_flow = 0;
 800478a:	4b75      	ldr	r3, [pc, #468]	; (8004960 <loading_app_cmd_check+0x1f0>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
	
	// 
	console_str_send("==================== read ==================================\n");
 8004790:	4874      	ldr	r0, [pc, #464]	; (8004964 <loading_app_cmd_check+0x1f4>)
 8004792:	f7ff fa19 	bl	8003bc8 <console_str_send>
	console_str_send("           |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8004796:	4874      	ldr	r0, [pc, #464]	; (8004968 <loading_app_cmd_check+0x1f8>)
 8004798:	f7ff fa16 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------------\n");
 800479c:	4873      	ldr	r0, [pc, #460]	; (800496c <loading_app_cmd_check+0x1fc>)
 800479e:	f7ff fa13 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 128*1024; i++) {
 80047a2:	2300      	movs	r3, #0
 80047a4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80047a8:	e087      	b.n	80048ba <loading_app_cmd_check+0x14a>
		for (j = 0; j < 16; j++) {
 80047aa:	2300      	movs	r3, #0
 80047ac:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80047b0:	e077      	b.n	80048a2 <loading_app_cmd_check+0x132>
			k = i*16+j;
 80047b2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80047b6:	011a      	lsls	r2, r3, #4
 80047b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80047bc:	4413      	add	r3, r2
 80047be:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
			// 
			if (this->buf_idx <= k) {
 80047c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047c6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80047ca:	330c      	adds	r3, #12
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d978      	bls.n	80048c8 <loading_app_cmd_check+0x158>
				goto EXIT;
			}
			// 
			if (j == 0) {
 80047d6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10a      	bne.n	80047f4 <loading_app_cmd_check+0x84>
				console_str_send("0x");
 80047de:	4864      	ldr	r0, [pc, #400]	; (8004970 <loading_app_cmd_check+0x200>)
 80047e0:	f7ff f9f2 	bl	8003bc8 <console_str_send>
				console_val_send_hex_ex(k, 8);
 80047e4:	2108      	movs	r1, #8
 80047e6:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 80047ea:	f7ff fb05 	bl	8003df8 <console_val_send_hex_ex>
				console_str_send(" |");
 80047ee:	4861      	ldr	r0, [pc, #388]	; (8004974 <loading_app_cmd_check+0x204>)
 80047f0:	f7ff f9ea 	bl	8003bc8 <console_str_send>
			}
			// 1byte
			ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, k, &data, 1);
 80047f4:	f207 120b 	addw	r2, r7, #267	; 0x10b
 80047f8:	2301      	movs	r3, #1
 80047fa:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80047fe:	2000      	movs	r0, #0
 8004800:	f003 fff4 	bl	80087ec <flash_mng_read>
 8004804:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
			if (ret != E_OK) {
 8004808:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800480c:	2b00      	cmp	r3, #0
 800480e:	d003      	beq.n	8004818 <loading_app_cmd_check+0xa8>
				console_str_send("flash_mng_read failed\n");
 8004810:	4859      	ldr	r0, [pc, #356]	; (8004978 <loading_app_cmd_check+0x208>)
 8004812:	f7ff f9d9 	bl	8003bc8 <console_str_send>
				goto EXIT;
 8004816:	e058      	b.n	80048ca <loading_app_cmd_check+0x15a>
			}
			console_str_send(" ");
 8004818:	4858      	ldr	r0, [pc, #352]	; (800497c <loading_app_cmd_check+0x20c>)
 800481a:	f7ff f9d5 	bl	8003bc8 <console_str_send>
			console_val_send_hex_ex(data, 2);
 800481e:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8004822:	2102      	movs	r1, #2
 8004824:	4618      	mov	r0, r3
 8004826:	f7ff fae7 	bl	8003df8 <console_val_send_hex_ex>
			// 
			if (this->load_program_buf[k] != data) {
 800482a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800482e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004832:	4413      	add	r3, r2
 8004834:	330c      	adds	r3, #12
 8004836:	781a      	ldrb	r2, [r3, #0]
 8004838:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800483c:	429a      	cmp	r2, r3
 800483e:	d02b      	beq.n	8004898 <loading_app_cmd_check+0x128>
				if (dbg_idx < DEBUG_INFO_SIZE) {
 8004840:	4b46      	ldr	r3, [pc, #280]	; (800495c <loading_app_cmd_check+0x1ec>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004848:	d223      	bcs.n	8004892 <loading_app_cmd_check+0x122>
					dbg[dbg_idx].addr = k;
 800484a:	4b44      	ldr	r3, [pc, #272]	; (800495c <loading_app_cmd_check+0x1ec>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	494c      	ldr	r1, [pc, #304]	; (8004980 <loading_app_cmd_check+0x210>)
 8004850:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004854:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
					dbg[dbg_idx].expected_val = this->load_program_buf[k];
 8004858:	4b40      	ldr	r3, [pc, #256]	; (800495c <loading_app_cmd_check+0x1ec>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 8004860:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004864:	440a      	add	r2, r1
 8004866:	320c      	adds	r2, #12
 8004868:	7811      	ldrb	r1, [r2, #0]
 800486a:	4a45      	ldr	r2, [pc, #276]	; (8004980 <loading_app_cmd_check+0x210>)
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4413      	add	r3, r2
 8004870:	460a      	mov	r2, r1
 8004872:	711a      	strb	r2, [r3, #4]
					dbg[dbg_idx].read_val = data;
 8004874:	4b39      	ldr	r3, [pc, #228]	; (800495c <loading_app_cmd_check+0x1ec>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f897 110b 	ldrb.w	r1, [r7, #267]	; 0x10b
 800487c:	4a40      	ldr	r2, [pc, #256]	; (8004980 <loading_app_cmd_check+0x210>)
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	4413      	add	r3, r2
 8004882:	460a      	mov	r2, r1
 8004884:	715a      	strb	r2, [r3, #5]
					dbg_idx++;
 8004886:	4b35      	ldr	r3, [pc, #212]	; (800495c <loading_app_cmd_check+0x1ec>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	3301      	adds	r3, #1
 800488c:	4a33      	ldr	r2, [pc, #204]	; (800495c <loading_app_cmd_check+0x1ec>)
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	e002      	b.n	8004898 <loading_app_cmd_check+0x128>
				} else {
					dbg_idx_ovr_flow = 1;
 8004892:	4b33      	ldr	r3, [pc, #204]	; (8004960 <loading_app_cmd_check+0x1f0>)
 8004894:	2201      	movs	r2, #1
 8004896:	601a      	str	r2, [r3, #0]
		for (j = 0; j < 16; j++) {
 8004898:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800489c:	3301      	adds	r3, #1
 800489e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80048a2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80048a6:	2b0f      	cmp	r3, #15
 80048a8:	d983      	bls.n	80047b2 <loading_app_cmd_check+0x42>
				}
			}
		}
		console_str_send("\n");
 80048aa:	4836      	ldr	r0, [pc, #216]	; (8004984 <loading_app_cmd_check+0x214>)
 80048ac:	f7ff f98c 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 128*1024; i++) {
 80048b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80048b4:	3301      	adds	r3, #1
 80048b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80048ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80048be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80048c2:	f4ff af72 	bcc.w	80047aa <loading_app_cmd_check+0x3a>
 80048c6:	e000      	b.n	80048ca <loading_app_cmd_check+0x15a>
				goto EXIT;
 80048c8:	bf00      	nop
	}
EXIT:
	console_str_send("\n");
 80048ca:	482e      	ldr	r0, [pc, #184]	; (8004984 <loading_app_cmd_check+0x214>)
 80048cc:	f7ff f97c 	bl	8003bc8 <console_str_send>
	
	// 
	console_str_send("==================== result =================================\n");
 80048d0:	482d      	ldr	r0, [pc, #180]	; (8004988 <loading_app_cmd_check+0x218>)
 80048d2:	f7ff f979 	bl	8003bc8 <console_str_send>
	sprintf(snd_str, "dbg_idx:%d dbg_idx_ovr_flow:%d\n", dbg_idx, dbg_idx_ovr_flow);
 80048d6:	4b21      	ldr	r3, [pc, #132]	; (800495c <loading_app_cmd_check+0x1ec>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	4b21      	ldr	r3, [pc, #132]	; (8004960 <loading_app_cmd_check+0x1f0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f107 0008 	add.w	r0, r7, #8
 80048e2:	492a      	ldr	r1, [pc, #168]	; (800498c <loading_app_cmd_check+0x21c>)
 80048e4:	f005 fba6 	bl	800a034 <siprintf>
	console_str_send(snd_str);
 80048e8:	f107 0308 	add.w	r3, r7, #8
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff f96b 	bl	8003bc8 <console_str_send>
	for (i = 0; i < dbg_idx; i++) {
 80048f2:	2300      	movs	r3, #0
 80048f4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80048f8:	e023      	b.n	8004942 <loading_app_cmd_check+0x1d2>
		sprintf(snd_str, "addr:%x expexted:%x read:%x\n", dbg[i].addr, dbg[i].expected_val, dbg[i].read_val);
 80048fa:	4a21      	ldr	r2, [pc, #132]	; (8004980 <loading_app_cmd_check+0x210>)
 80048fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004900:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8004904:	4a1e      	ldr	r2, [pc, #120]	; (8004980 <loading_app_cmd_check+0x210>)
 8004906:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	4413      	add	r3, r2
 800490e:	791b      	ldrb	r3, [r3, #4]
 8004910:	461c      	mov	r4, r3
 8004912:	4a1b      	ldr	r2, [pc, #108]	; (8004980 <loading_app_cmd_check+0x210>)
 8004914:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004918:	00db      	lsls	r3, r3, #3
 800491a:	4413      	add	r3, r2
 800491c:	795b      	ldrb	r3, [r3, #5]
 800491e:	f107 0008 	add.w	r0, r7, #8
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	4623      	mov	r3, r4
 8004926:	460a      	mov	r2, r1
 8004928:	4919      	ldr	r1, [pc, #100]	; (8004990 <loading_app_cmd_check+0x220>)
 800492a:	f005 fb83 	bl	800a034 <siprintf>
		console_str_send(snd_str);
 800492e:	f107 0308 	add.w	r3, r7, #8
 8004932:	4618      	mov	r0, r3
 8004934:	f7ff f948 	bl	8003bc8 <console_str_send>
	for (i = 0; i < dbg_idx; i++) {
 8004938:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800493c:	3301      	adds	r3, #1
 800493e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004942:	4b06      	ldr	r3, [pc, #24]	; (800495c <loading_app_cmd_check+0x1ec>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800494a:	429a      	cmp	r2, r3
 800494c:	d3d5      	bcc.n	80048fa <loading_app_cmd_check+0x18a>
	}
	
	return;
 800494e:	bf00      	nop
}
 8004950:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8004954:	46bd      	mov	sp, r7
 8004956:	bd90      	pop	{r4, r7, pc}
 8004958:	200403e0 	.word	0x200403e0
 800495c:	200613fc 	.word	0x200613fc
 8004960:	20061400 	.word	0x20061400
 8004964:	0800a3c4 	.word	0x0800a3c4
 8004968:	0800a404 	.word	0x0800a404
 800496c:	0800a444 	.word	0x0800a444
 8004970:	0800a484 	.word	0x0800a484
 8004974:	0800a488 	.word	0x0800a488
 8004978:	0800a4b4 	.word	0x0800a4b4
 800497c:	0800a48c 	.word	0x0800a48c
 8004980:	200603fc 	.word	0x200603fc
 8004984:	0800a490 	.word	0x0800a490
 8004988:	0800a4cc 	.word	0x0800a4cc
 800498c:	0800a494 	.word	0x0800a494
 8004990:	0800a35c 	.word	0x0800a35c

08004994 <loading_app_set_cmd>:

// 
void loading_app_set_cmd(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "loading_app write program";
 800499a:	4b1a      	ldr	r3, [pc, #104]	; (8004a04 <loading_app_set_cmd+0x70>)
 800499c:	603b      	str	r3, [r7, #0]
	cmd.func = loading_app_cmd_write_program;
 800499e:	4b1a      	ldr	r3, [pc, #104]	; (8004a08 <loading_app_set_cmd+0x74>)
 80049a0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80049a2:	463b      	mov	r3, r7
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff fa7d 	bl	8003ea4 <console_set_command>
	cmd.input = "loading_app xip";
 80049aa:	4b18      	ldr	r3, [pc, #96]	; (8004a0c <loading_app_set_cmd+0x78>)
 80049ac:	603b      	str	r3, [r7, #0]
	cmd.func = loading_app_cmd_xip;
 80049ae:	4b18      	ldr	r3, [pc, #96]	; (8004a10 <loading_app_set_cmd+0x7c>)
 80049b0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80049b2:	463b      	mov	r3, r7
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff fa75 	bl	8003ea4 <console_set_command>
	cmd.input = "loading_app clear";
 80049ba:	4b16      	ldr	r3, [pc, #88]	; (8004a14 <loading_app_set_cmd+0x80>)
 80049bc:	603b      	str	r3, [r7, #0]
	cmd.func = loading_app_cmd_clear;
 80049be:	4b16      	ldr	r3, [pc, #88]	; (8004a18 <loading_app_set_cmd+0x84>)
 80049c0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80049c2:	463b      	mov	r3, r7
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7ff fa6d 	bl	8003ea4 <console_set_command>
	cmd.input = "loading_app check_mem_mapped";
 80049ca:	4b14      	ldr	r3, [pc, #80]	; (8004a1c <loading_app_set_cmd+0x88>)
 80049cc:	603b      	str	r3, [r7, #0]
	cmd.func = loading_app_cmd_check_mem_mapped;
 80049ce:	4b14      	ldr	r3, [pc, #80]	; (8004a20 <loading_app_set_cmd+0x8c>)
 80049d0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80049d2:	463b      	mov	r3, r7
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff fa65 	bl	8003ea4 <console_set_command>
	cmd.input = "loading_app check_all_read";
 80049da:	4b12      	ldr	r3, [pc, #72]	; (8004a24 <loading_app_set_cmd+0x90>)
 80049dc:	603b      	str	r3, [r7, #0]
	cmd.func = loading_app_cmd_check_all_read;
 80049de:	4b12      	ldr	r3, [pc, #72]	; (8004a28 <loading_app_set_cmd+0x94>)
 80049e0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80049e2:	463b      	mov	r3, r7
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7ff fa5d 	bl	8003ea4 <console_set_command>
	cmd.input = "loading_app check";
 80049ea:	4b10      	ldr	r3, [pc, #64]	; (8004a2c <loading_app_set_cmd+0x98>)
 80049ec:	603b      	str	r3, [r7, #0]
	cmd.func = loading_app_cmd_check;
 80049ee:	4b10      	ldr	r3, [pc, #64]	; (8004a30 <loading_app_set_cmd+0x9c>)
 80049f0:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80049f2:	463b      	mov	r3, r7
 80049f4:	4618      	mov	r0, r3
 80049f6:	f7ff fa55 	bl	8003ea4 <console_set_command>
}
 80049fa:	bf00      	nop
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	0800a50c 	.word	0x0800a50c
 8004a08:	0800427d 	.word	0x0800427d
 8004a0c:	0800a528 	.word	0x0800a528
 8004a10:	080042b9 	.word	0x080042b9
 8004a14:	0800a538 	.word	0x0800a538
 8004a18:	080042f5 	.word	0x080042f5
 8004a1c:	0800a54c 	.word	0x0800a54c
 8004a20:	08004331 	.word	0x08004331
 8004a24:	0800a56c 	.word	0x0800a56c
 8004a28:	08004539 	.word	0x08004539
 8004a2c:	0800a588 	.word	0x0800a588
 8004a30:	08004771 	.word	0x08004771

08004a34 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
	while(1) {} ;
 8004a38:	e7fe      	b.n	8004a38 <Error_Handler+0x4>

08004a3a <SystemClock_Config>:
}

static void SystemClock_Config(void)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b096      	sub	sp, #88	; 0x58
 8004a3e:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a40:	f107 0314 	add.w	r3, r7, #20
 8004a44:	2244      	movs	r2, #68	; 0x44
 8004a46:	2100      	movs	r1, #0
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f005 fb77 	bl	800a13c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a4e:	463b      	mov	r3, r7
 8004a50:	2200      	movs	r2, #0
 8004a52:	601a      	str	r2, [r3, #0]
 8004a54:	605a      	str	r2, [r3, #4]
 8004a56:	609a      	str	r2, [r3, #8]
 8004a58:	60da      	str	r2, [r3, #12]
 8004a5a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	f7fc fc4f 	bl	8001300 <HAL_PWREx_ControlVoltageScaling>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <SystemClock_Config+0x32>
	{
		Error_Handler();
 8004a68:	f7ff ffe4 	bl	8004a34 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8004a6c:	2318      	movs	r3, #24
 8004a6e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004a70:	2301      	movs	r3, #1
 8004a72:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004a74:	2301      	movs	r3, #1
 8004a76:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004a7c:	2360      	movs	r3, #96	; 0x60
 8004a7e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a80:	2302      	movs	r3, #2
 8004a82:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004a84:	2301      	movs	r3, #1
 8004a86:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 8004a8c:	233c      	movs	r3, #60	; 0x3c
 8004a8e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004a90:	2302      	movs	r3, #2
 8004a92:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004a94:	2302      	movs	r3, #2
 8004a96:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004a98:	2302      	movs	r3, #2
 8004a9a:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a9c:	f107 0314 	add.w	r3, r7, #20
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7fc fce1 	bl	8001468 <HAL_RCC_OscConfig>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <SystemClock_Config+0x76>
	{
		Error_Handler();
 8004aac:	f7ff ffc2 	bl	8004a34 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ab0:	230f      	movs	r3, #15
 8004ab2:	603b      	str	r3, [r7, #0]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004ac4:	463b      	mov	r3, r7
 8004ac6:	2105      	movs	r1, #5
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fd f81f 	bl	8001b0c <HAL_RCC_ClockConfig>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8004ad4:	f7ff ffae 	bl	8004a34 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_8
 8004ad8:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8004adc:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	f7fd f939 	bl	8001d58 <HAL_RCC_MCOConfig>
	);
}
 8004ae6:	bf00      	nop
 8004ae8:	3758      	adds	r7, #88	; 0x58
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
	...

08004af0 <periferal_clock_init>:

// 
// 
void periferal_clock_init(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b0c2      	sub	sp, #264	; 0x108
 8004af4:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004af6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004afa:	2294      	movs	r2, #148	; 0x94
 8004afc:	2100      	movs	r1, #0
 8004afe:	4618      	mov	r0, r3
 8004b00:	f005 fb1c 	bl	800a13c <memset>
	
	// 
	SystemClock_Config();
 8004b04:	f7ff ff99 	bl	8004a3a <SystemClock_Config>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004b08:	2340      	movs	r3, #64	; 0x40
 8004b0a:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b12:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7fd fad0 	bl	80020bc <HAL_RCCEx_PeriphCLKConfig>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <periferal_clock_init+0x36>
	{
		Error_Handler();
 8004b22:	f7ff ff87 	bl	8004a34 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8004b26:	2380      	movs	r3, #128	; 0x80
 8004b28:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b30:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7fd fac1 	bl	80020bc <HAL_RCCEx_PeriphCLKConfig>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <periferal_clock_init+0x54>
	{
		Error_Handler();
 8004b40:	f7ff ff78 	bl	8004a34 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8004b44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b48:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004b50:	2301      	movs	r3, #1
 8004b52:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8004b54:	2302      	movs	r3, #2
 8004b56:	67fb      	str	r3, [r7, #124]	; 0x7c
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8004b58:	230c      	movs	r3, #12
 8004b5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8004b5e:	2302      	movs	r3, #2
 8004b60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004b64:	2302      	movs	r3, #2
 8004b66:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8004b70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b74:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b78:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7fd fa9d 	bl	80020bc <HAL_RCCEx_PeriphCLKConfig>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <periferal_clock_init+0x9c>
	{
		Error_Handler();
 8004b88:	f7ff ff54 	bl	8004a34 <Error_Handler>
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8004b8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b90:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_MSI;
 8004b92:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004b96:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b9a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fd fa8c 	bl	80020bc <HAL_RCCEx_PeriphCLKConfig>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <periferal_clock_init+0xbe>
	{
		Error_Handler();
 8004baa:	f7ff ff43 	bl	8004a34 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8004bae:	4a99      	ldr	r2, [pc, #612]	; (8004e14 <periferal_clock_init+0x324>)
 8004bb0:	4b98      	ldr	r3, [pc, #608]	; (8004e14 <periferal_clock_init+0x324>)
 8004bb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bb8:	6613      	str	r3, [r2, #96]	; 0x60
 8004bba:	4b96      	ldr	r3, [pc, #600]	; (8004e14 <periferal_clock_init+0x324>)
 8004bbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bc2:	673b      	str	r3, [r7, #112]	; 0x70
 8004bc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8004bc6:	4a93      	ldr	r2, [pc, #588]	; (8004e14 <periferal_clock_init+0x324>)
 8004bc8:	4b92      	ldr	r3, [pc, #584]	; (8004e14 <periferal_clock_init+0x324>)
 8004bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bd0:	6593      	str	r3, [r2, #88]	; 0x58
 8004bd2:	4b90      	ldr	r3, [pc, #576]	; (8004e14 <periferal_clock_init+0x324>)
 8004bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004bdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8004bde:	4a8d      	ldr	r2, [pc, #564]	; (8004e14 <periferal_clock_init+0x324>)
 8004be0:	4b8c      	ldr	r3, [pc, #560]	; (8004e14 <periferal_clock_init+0x324>)
 8004be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004be8:	6593      	str	r3, [r2, #88]	; 0x58
 8004bea:	4b8a      	ldr	r3, [pc, #552]	; (8004e14 <periferal_clock_init+0x324>)
 8004bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bf2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bf4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8004bf6:	4a87      	ldr	r2, [pc, #540]	; (8004e14 <periferal_clock_init+0x324>)
 8004bf8:	4b86      	ldr	r3, [pc, #536]	; (8004e14 <periferal_clock_init+0x324>)
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c00:	6593      	str	r3, [r2, #88]	; 0x58
 8004c02:	4b84      	ldr	r3, [pc, #528]	; (8004e14 <periferal_clock_init+0x324>)
 8004c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c0a:	667b      	str	r3, [r7, #100]	; 0x64
 8004c0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8004c0e:	4a81      	ldr	r2, [pc, #516]	; (8004e14 <periferal_clock_init+0x324>)
 8004c10:	4b80      	ldr	r3, [pc, #512]	; (8004e14 <periferal_clock_init+0x324>)
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c18:	6593      	str	r3, [r2, #88]	; 0x58
 8004c1a:	4b7e      	ldr	r3, [pc, #504]	; (8004e14 <periferal_clock_init+0x324>)
 8004c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c22:	663b      	str	r3, [r7, #96]	; 0x60
 8004c24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8004c26:	4a7b      	ldr	r2, [pc, #492]	; (8004e14 <periferal_clock_init+0x324>)
 8004c28:	4b7a      	ldr	r3, [pc, #488]	; (8004e14 <periferal_clock_init+0x324>)
 8004c2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c30:	6613      	str	r3, [r2, #96]	; 0x60
 8004c32:	4b78      	ldr	r3, [pc, #480]	; (8004e14 <periferal_clock_init+0x324>)
 8004c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 8004c3e:	4a75      	ldr	r2, [pc, #468]	; (8004e14 <periferal_clock_init+0x324>)
 8004c40:	4b74      	ldr	r3, [pc, #464]	; (8004e14 <periferal_clock_init+0x324>)
 8004c42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c4a:	4b72      	ldr	r3, [pc, #456]	; (8004e14 <periferal_clock_init+0x324>)
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c52:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 8004c56:	4a6f      	ldr	r2, [pc, #444]	; (8004e14 <periferal_clock_init+0x324>)
 8004c58:	4b6e      	ldr	r3, [pc, #440]	; (8004e14 <periferal_clock_init+0x324>)
 8004c5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c60:	6513      	str	r3, [r2, #80]	; 0x50
 8004c62:	4b6c      	ldr	r3, [pc, #432]	; (8004e14 <periferal_clock_init+0x324>)
 8004c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c6a:	657b      	str	r3, [r7, #84]	; 0x54
 8004c6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 8004c6e:	4a69      	ldr	r2, [pc, #420]	; (8004e14 <periferal_clock_init+0x324>)
 8004c70:	4b68      	ldr	r3, [pc, #416]	; (8004e14 <periferal_clock_init+0x324>)
 8004c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c78:	6513      	str	r3, [r2, #80]	; 0x50
 8004c7a:	4b66      	ldr	r3, [pc, #408]	; (8004e14 <periferal_clock_init+0x324>)
 8004c7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c82:	653b      	str	r3, [r7, #80]	; 0x50
 8004c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8004c86:	4a63      	ldr	r2, [pc, #396]	; (8004e14 <periferal_clock_init+0x324>)
 8004c88:	4b62      	ldr	r3, [pc, #392]	; (8004e14 <periferal_clock_init+0x324>)
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c8c:	f043 0301 	orr.w	r3, r3, #1
 8004c90:	6593      	str	r3, [r2, #88]	; 0x58
 8004c92:	4b60      	ldr	r3, [pc, #384]	; (8004e14 <periferal_clock_init+0x324>)
 8004c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 8004c9e:	4a5d      	ldr	r2, [pc, #372]	; (8004e14 <periferal_clock_init+0x324>)
 8004ca0:	4b5c      	ldr	r3, [pc, #368]	; (8004e14 <periferal_clock_init+0x324>)
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca4:	f043 0302 	orr.w	r3, r3, #2
 8004ca8:	6593      	str	r3, [r2, #88]	; 0x58
 8004caa:	4b5a      	ldr	r3, [pc, #360]	; (8004e14 <periferal_clock_init+0x324>)
 8004cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8004cb6:	4a57      	ldr	r2, [pc, #348]	; (8004e14 <periferal_clock_init+0x324>)
 8004cb8:	4b56      	ldr	r3, [pc, #344]	; (8004e14 <periferal_clock_init+0x324>)
 8004cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cbc:	f043 0304 	orr.w	r3, r3, #4
 8004cc0:	6593      	str	r3, [r2, #88]	; 0x58
 8004cc2:	4b54      	ldr	r3, [pc, #336]	; (8004e14 <periferal_clock_init+0x324>)
 8004cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc6:	f003 0304 	and.w	r3, r3, #4
 8004cca:	647b      	str	r3, [r7, #68]	; 0x44
 8004ccc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8004cce:	4a51      	ldr	r2, [pc, #324]	; (8004e14 <periferal_clock_init+0x324>)
 8004cd0:	4b50      	ldr	r3, [pc, #320]	; (8004e14 <periferal_clock_init+0x324>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd4:	f043 0308 	orr.w	r3, r3, #8
 8004cd8:	6593      	str	r3, [r2, #88]	; 0x58
 8004cda:	4b4e      	ldr	r3, [pc, #312]	; (8004e14 <periferal_clock_init+0x324>)
 8004cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	643b      	str	r3, [r7, #64]	; 0x40
 8004ce4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8004ce6:	4a4b      	ldr	r2, [pc, #300]	; (8004e14 <periferal_clock_init+0x324>)
 8004ce8:	4b4a      	ldr	r3, [pc, #296]	; (8004e14 <periferal_clock_init+0x324>)
 8004cea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf0:	6613      	str	r3, [r2, #96]	; 0x60
 8004cf2:	4b48      	ldr	r3, [pc, #288]	; (8004e14 <periferal_clock_init+0x324>)
 8004cf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 8004cfe:	4a45      	ldr	r2, [pc, #276]	; (8004e14 <periferal_clock_init+0x324>)
 8004d00:	4b44      	ldr	r3, [pc, #272]	; (8004e14 <periferal_clock_init+0x324>)
 8004d02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d08:	6613      	str	r3, [r2, #96]	; 0x60
 8004d0a:	4b42      	ldr	r3, [pc, #264]	; (8004e14 <periferal_clock_init+0x324>)
 8004d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d12:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8004d16:	4a3f      	ldr	r2, [pc, #252]	; (8004e14 <periferal_clock_init+0x324>)
 8004d18:	4b3e      	ldr	r3, [pc, #248]	; (8004e14 <periferal_clock_init+0x324>)
 8004d1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d20:	6613      	str	r3, [r2, #96]	; 0x60
 8004d22:	4b3c      	ldr	r3, [pc, #240]	; (8004e14 <periferal_clock_init+0x324>)
 8004d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d2a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 8004d2e:	4a39      	ldr	r2, [pc, #228]	; (8004e14 <periferal_clock_init+0x324>)
 8004d30:	4b38      	ldr	r3, [pc, #224]	; (8004e14 <periferal_clock_init+0x324>)
 8004d32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d34:	f043 0301 	orr.w	r3, r3, #1
 8004d38:	6493      	str	r3, [r2, #72]	; 0x48
 8004d3a:	4b36      	ldr	r3, [pc, #216]	; (8004e14 <periferal_clock_init+0x324>)
 8004d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	633b      	str	r3, [r7, #48]	; 0x30
 8004d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 8004d46:	4a33      	ldr	r2, [pc, #204]	; (8004e14 <periferal_clock_init+0x324>)
 8004d48:	4b32      	ldr	r3, [pc, #200]	; (8004e14 <periferal_clock_init+0x324>)
 8004d4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d4c:	f043 0304 	orr.w	r3, r3, #4
 8004d50:	6493      	str	r3, [r2, #72]	; 0x48
 8004d52:	4b30      	ldr	r3, [pc, #192]	; (8004e14 <periferal_clock_init+0x324>)
 8004d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_SPI1_CLK_ENABLE();		// SPI1
 8004d5e:	4a2d      	ldr	r2, [pc, #180]	; (8004e14 <periferal_clock_init+0x324>)
 8004d60:	4b2c      	ldr	r3, [pc, #176]	; (8004e14 <periferal_clock_init+0x324>)
 8004d62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d68:	6613      	str	r3, [r2, #96]	; 0x60
 8004d6a:	4b2a      	ldr	r3, [pc, #168]	; (8004e14 <periferal_clock_init+0x324>)
 8004d6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d72:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_SPI2_CLK_ENABLE();		// SPI2
 8004d76:	4a27      	ldr	r2, [pc, #156]	; (8004e14 <periferal_clock_init+0x324>)
 8004d78:	4b26      	ldr	r3, [pc, #152]	; (8004e14 <periferal_clock_init+0x324>)
 8004d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d80:	6593      	str	r3, [r2, #88]	; 0x58
 8004d82:	4b24      	ldr	r3, [pc, #144]	; (8004e14 <periferal_clock_init+0x324>)
 8004d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d8a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_SPI3_CLK_ENABLE();		// SPI3
 8004d8e:	4a21      	ldr	r2, [pc, #132]	; (8004e14 <periferal_clock_init+0x324>)
 8004d90:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <periferal_clock_init+0x324>)
 8004d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d98:	6593      	str	r3, [r2, #88]	; 0x58
 8004d9a:	4b1e      	ldr	r3, [pc, #120]	; (8004e14 <periferal_clock_init+0x324>)
 8004d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004da2:	623b      	str	r3, [r7, #32]
 8004da4:	6a3b      	ldr	r3, [r7, #32]
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8004da6:	4a1b      	ldr	r2, [pc, #108]	; (8004e14 <periferal_clock_init+0x324>)
 8004da8:	4b1a      	ldr	r3, [pc, #104]	; (8004e14 <periferal_clock_init+0x324>)
 8004daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004db0:	6593      	str	r3, [r2, #88]	; 0x58
 8004db2:	4b18      	ldr	r3, [pc, #96]	; (8004e14 <periferal_clock_init+0x324>)
 8004db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004dbe:	4a15      	ldr	r2, [pc, #84]	; (8004e14 <periferal_clock_init+0x324>)
 8004dc0:	4b14      	ldr	r3, [pc, #80]	; (8004e14 <periferal_clock_init+0x324>)
 8004dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc4:	f043 0301 	orr.w	r3, r3, #1
 8004dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dca:	4b12      	ldr	r3, [pc, #72]	; (8004e14 <periferal_clock_init+0x324>)
 8004dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004dd6:	4a0f      	ldr	r2, [pc, #60]	; (8004e14 <periferal_clock_init+0x324>)
 8004dd8:	4b0e      	ldr	r3, [pc, #56]	; (8004e14 <periferal_clock_init+0x324>)
 8004dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ddc:	f043 0302 	orr.w	r3, r3, #2
 8004de0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004de2:	4b0c      	ldr	r3, [pc, #48]	; (8004e14 <periferal_clock_init+0x324>)
 8004de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004dee:	4a09      	ldr	r2, [pc, #36]	; (8004e14 <periferal_clock_init+0x324>)
 8004df0:	4b08      	ldr	r3, [pc, #32]	; (8004e14 <periferal_clock_init+0x324>)
 8004df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004df4:	f043 0304 	orr.w	r3, r3, #4
 8004df8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dfa:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <periferal_clock_init+0x324>)
 8004dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dfe:	f003 0304 	and.w	r3, r3, #4
 8004e02:	613b      	str	r3, [r7, #16]
 8004e04:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004e06:	4a03      	ldr	r2, [pc, #12]	; (8004e14 <periferal_clock_init+0x324>)
 8004e08:	4b02      	ldr	r3, [pc, #8]	; (8004e14 <periferal_clock_init+0x324>)
 8004e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0c:	f043 0308 	orr.w	r3, r3, #8
 8004e10:	e002      	b.n	8004e18 <periferal_clock_init+0x328>
 8004e12:	bf00      	nop
 8004e14:	40021000 	.word	0x40021000
 8004e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e1a:	4b1c      	ldr	r3, [pc, #112]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e1e:	f003 0308 	and.w	r3, r3, #8
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004e26:	4a19      	ldr	r2, [pc, #100]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e28:	4b18      	ldr	r3, [pc, #96]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e2c:	f043 0310 	orr.w	r3, r3, #16
 8004e30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e32:	4b16      	ldr	r3, [pc, #88]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e36:	f003 0210 	and.w	r2, r3, #16
 8004e3a:	f107 0308 	add.w	r3, r7, #8
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	f107 0308 	add.w	r3, r7, #8
 8004e44:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8004e46:	4a11      	ldr	r2, [pc, #68]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e48:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4c:	f043 0320 	orr.w	r3, r3, #32
 8004e50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e52:	4b0e      	ldr	r3, [pc, #56]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e56:	f003 0220 	and.w	r2, r3, #32
 8004e5a:	1d3b      	adds	r3, r7, #4
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	1d3b      	adds	r3, r7, #4
 8004e60:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8004e62:	4a0a      	ldr	r2, [pc, #40]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e64:	4b09      	ldr	r3, [pc, #36]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e6e:	4b07      	ldr	r3, [pc, #28]	; (8004e8c <periferal_clock_init+0x39c>)
 8004e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e72:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004e76:	463b      	mov	r3, r7
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	463b      	mov	r3, r7
 8004e7c:	681b      	ldr	r3, [r3, #0]
	
	HAL_PWREx_EnableVddIO2();
 8004e7e:	f7fc fae3 	bl	8001448 <HAL_PWREx_EnableVddIO2>
 8004e82:	bf00      	nop
 8004e84:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40021000 	.word	0x40021000

08004e90 <msp2807_init>:
	return ret;
}

// 
int32_t msp2807_init(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
	MSP2807_CTL *this = &msp2807_ctl;
 8004e96:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <msp2807_init+0x2c>)
 8004e98:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(MSP2807_CTL));
 8004e9a:	2208      	movs	r2, #8
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f005 f94c 	bl	800a13c <memset>
	
	// 
	this->lcd_state = ST_INITIALIZED;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]
	this->touch_state = ST_INITIALIZED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3708      	adds	r7, #8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20071404 	.word	0x20071404

08004ec0 <bt_dev_msg_connected>:
	{BT_BAUDRATE_115200, "baudrate = 11520\n"},
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8004ec8:	4803      	ldr	r0, [pc, #12]	; (8004ed8 <bt_dev_msg_connected+0x18>)
 8004eca:	f7fe fe7d 	bl	8003bc8 <console_str_send>
}
 8004ece:	bf00      	nop
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	0800a5c4 	.word	0x0800a5c4

08004edc <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 8004ee4:	4b06      	ldr	r3, [pc, #24]	; (8004f00 <bt_dev_msg_unconnected+0x24>)
 8004ee6:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8004ee8:	4806      	ldr	r0, [pc, #24]	; (8004f04 <bt_dev_msg_unconnected+0x28>)
 8004eea:	f7fe fe6d 	bl	8003bc8 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 8004ef6:	bf00      	nop
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	2007140c 	.word	0x2007140c
 8004f04:	0800a5e4 	.word	0x0800a5e4

08004f08 <bt_dev_connected>:

// 
static void bt_dev_connected(void) 
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8004f0e:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <bt_dev_connected+0x3c>)
 8004f10:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004f12:	2010      	movs	r0, #16
 8004f14:	f004 fe03 	bl	8009b1e <kz_kmalloc>
 8004f18:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CONNECT;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	3304      	adds	r3, #4
 8004f24:	220c      	movs	r2, #12
 8004f26:	2100      	movs	r1, #0
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f005 f907 	bl	800a13c <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	7d1b      	ldrb	r3, [r3, #20]
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	2110      	movs	r1, #16
 8004f36:	4618      	mov	r0, r3
 8004f38:	f004 fe19 	bl	8009b6e <kz_send>
}
 8004f3c:	bf00      	nop
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	2007140c 	.word	0x2007140c

08004f48 <bt_dev_unconnected>:

// 
static void bt_dev_unconnected(void) 
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 8004f4e:	4b0d      	ldr	r3, [pc, #52]	; (8004f84 <bt_dev_unconnected+0x3c>)
 8004f50:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004f52:	2010      	movs	r0, #16
 8004f54:	f004 fde3 	bl	8009b1e <kz_kmalloc>
 8004f58:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_DISCONNECT;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	3304      	adds	r3, #4
 8004f64:	220c      	movs	r2, #12
 8004f66:	2100      	movs	r1, #0
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f005 f8e7 	bl	800a13c <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	7d1b      	ldrb	r3, [r3, #20]
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	2110      	movs	r1, #16
 8004f76:	4618      	mov	r0, r3
 8004f78:	f004 fdf9 	bl	8009b6e <kz_send>
}
 8004f7c:	bf00      	nop
 8004f7e:	3708      	adds	r7, #8
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	2007140c 	.word	0x2007140c

08004f88 <bt_dev_msg_check_sts>:

// 
static void bt_dev_msg_check_sts(int argc, char *argv[])
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8004f92:	4b22      	ldr	r3, [pc, #136]	; (800501c <bt_dev_msg_check_sts+0x94>)
 8004f94:	60fb      	str	r3, [r7, #12]
	GPIO_PinState status = 0U;
 8004f96:	2300      	movs	r3, #0
 8004f98:	72fb      	strb	r3, [r7, #11]
	
	// 
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 8004f9a:	2108      	movs	r1, #8
 8004f9c:	4820      	ldr	r0, [pc, #128]	; (8005020 <bt_dev_msg_check_sts+0x98>)
 8004f9e:	f7fb fc15 	bl	80007cc <HAL_GPIO_ReadPin>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	72fb      	strb	r3, [r7, #11]
	
	// 
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004fac:	7afa      	ldrb	r2, [r7, #11]
 8004fae:	68f9      	ldr	r1, [r7, #12]
 8004fb0:	f891 121c 	ldrb.w	r1, [r1, #540]	; 0x21c
 8004fb4:	408a      	lsls	r2, r1
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	
	// 
	this->check_sts_cnt++;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	b2da      	uxtb	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8004fd4:	2b0f      	cmp	r3, #15
 8004fd6:	d91c      	bls.n	8005012 <bt_dev_msg_check_sts+0x8a>
		return;
	}
	
	// 
	this->check_sts_cnt = 0;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	// 
	if (this->con_sts_bmp == BT_CONNECTED) {
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004fe6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d106      	bne.n	8004ffc <bt_dev_msg_check_sts+0x74>
		// 
		if (this->state != ST_CONNECTED) {
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d008      	beq.n	8005008 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_connected();
 8004ff6:	f7ff ff87 	bl	8004f08 <bt_dev_connected>
 8004ffa:	e005      	b.n	8005008 <bt_dev_msg_check_sts+0x80>
		}
	// 
	} else {
		// 
		if (this->state != ST_DISCONNECTED) {
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2b03      	cmp	r3, #3
 8005002:	d001      	beq.n	8005008 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_unconnected();
 8005004:	f7ff ffa0 	bl	8004f48 <bt_dev_unconnected>
		}
	}
	
	// 
	this->con_sts_bmp = 0U;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 8005010:	e000      	b.n	8005014 <bt_dev_msg_check_sts+0x8c>
		return;
 8005012:	bf00      	nop

}
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	2007140c 	.word	0x2007140c
 8005020:	48001800 	.word	0x48001800

08005024 <send_data>:

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 8005030:	78fb      	ldrb	r3, [r7, #3]
 8005032:	461a      	mov	r2, r3
 8005034:	6879      	ldr	r1, [r7, #4]
 8005036:	2001      	movs	r0, #1
 8005038:	f002 ff8c 	bl	8007f54 <usart_send>
 800503c:	60f8      	str	r0, [r7, #12]
	
	return ret;
 800503e:	68fb      	ldr	r3, [r7, #12]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3710      	adds	r7, #16
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8005054:	4b06      	ldr	r3, [pc, #24]	; (8005070 <cmd_check+0x28>)
 8005056:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 8005058:	2202      	movs	r2, #2
 800505a:	68f9      	ldr	r1, [r7, #12]
 800505c:	2001      	movs	r0, #1
 800505e:	f002 ff79 	bl	8007f54 <usart_send>
 8005062:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8005064:	68bb      	ldr	r3, [r7, #8]
}
 8005066:	4618      	mov	r0, r3
 8005068:	3710      	adds	r7, #16
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	0800a608 	.word	0x0800a608

08005074 <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	460b      	mov	r3, r1
 800507e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 8005080:	4b06      	ldr	r3, [pc, #24]	; (800509c <cmd_version+0x28>)
 8005082:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 8005084:	220a      	movs	r2, #10
 8005086:	68f9      	ldr	r1, [r7, #12]
 8005088:	2001      	movs	r0, #1
 800508a:	f002 ff63 	bl	8007f54 <usart_send>
 800508e:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8005090:	68bb      	ldr	r3, [r7, #8]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	0800a60c 	.word	0x0800a60c

080050a0 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 80050ac:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <cmd_name+0x3c>)
 80050ae:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 80050b0:	2207      	movs	r2, #7
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	2001      	movs	r0, #1
 80050b6:	f002 ff4d 	bl	8007f54 <usart_send>
 80050ba:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c2:	d006      	beq.n	80050d2 <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 80050c4:	78fb      	ldrb	r3, [r7, #3]
 80050c6:	461a      	mov	r2, r3
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	2001      	movs	r0, #1
 80050cc:	f002 ff42 	bl	8007f54 <usart_send>
 80050d0:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 80050d2:	68fb      	ldr	r3, [r7, #12]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	0800a618 	.word	0x0800a618

080050e0 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	460b      	mov	r3, r1
 80050ea:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char cmd[8];
	
	// sizi1
	if (size != 1) {
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d002      	beq.n	80050f8 <cmd_baudrate+0x18>
		return -1;
 80050f2:	f04f 33ff 	mov.w	r3, #4294967295
 80050f6:	e01f      	b.n	8005138 <cmd_baudrate+0x58>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d803      	bhi.n	8005108 <cmd_baudrate+0x28>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d102      	bne.n	800510e <cmd_baudrate+0x2e>
		return -1;
 8005108:	f04f 33ff 	mov.w	r3, #4294967295
 800510c:	e014      	b.n	8005138 <cmd_baudrate+0x58>
	}
	
	// 
	memcpy(cmd, "AT+BAUD", 7);
 800510e:	f107 030c 	add.w	r3, r7, #12
 8005112:	2207      	movs	r2, #7
 8005114:	490a      	ldr	r1, [pc, #40]	; (8005140 <cmd_baudrate+0x60>)
 8005116:	4618      	mov	r0, r3
 8005118:	f005 f805 	bl	800a126 <memcpy>
	
	// 
	cmd[7] = *data + 0x30;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	3330      	adds	r3, #48	; 0x30
 8005122:	b2db      	uxtb	r3, r3
 8005124:	74fb      	strb	r3, [r7, #19]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 8005126:	f107 030c 	add.w	r3, r7, #12
 800512a:	2208      	movs	r2, #8
 800512c:	4619      	mov	r1, r3
 800512e:	2001      	movs	r0, #1
 8005130:	f002 ff10 	bl	8007f54 <usart_send>
 8005134:	6178      	str	r0, [r7, #20]
	
	return ret;
 8005136:	697b      	ldr	r3, [r7, #20]
}
 8005138:	4618      	mov	r0, r3
 800513a:	3718      	adds	r7, #24
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	0800a620 	.word	0x0800a620

08005144 <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	460b      	mov	r3, r1
 800514e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 8005150:	4b0e      	ldr	r3, [pc, #56]	; (800518c <cmd_pin+0x48>)
 8005152:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 8005154:	78fb      	ldrb	r3, [r7, #3]
 8005156:	2b04      	cmp	r3, #4
 8005158:	d002      	beq.n	8005160 <cmd_pin+0x1c>
		return -1;
 800515a:	f04f 33ff 	mov.w	r3, #4294967295
 800515e:	e011      	b.n	8005184 <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 8005160:	2206      	movs	r2, #6
 8005162:	68b9      	ldr	r1, [r7, #8]
 8005164:	2001      	movs	r0, #1
 8005166:	f002 fef5 	bl	8007f54 <usart_send>
 800516a:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005172:	d006      	beq.n	8005182 <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 8005174:	78fb      	ldrb	r3, [r7, #3]
 8005176:	461a      	mov	r2, r3
 8005178:	6879      	ldr	r1, [r7, #4]
 800517a:	2001      	movs	r0, #1
 800517c:	f002 feea 	bl	8007f54 <usart_send>
 8005180:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8005182:	68fb      	ldr	r3, [r7, #12]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	0800a628 	.word	0x0800a628

08005190 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 800519c:	4b0e      	ldr	r3, [pc, #56]	; (80051d8 <bt_dev_msg_send+0x48>)
 800519e:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	461a      	mov	r2, r3
 80051a6:	4b0d      	ldr	r3, [pc, #52]	; (80051dc <bt_dev_msg_send+0x4c>)
 80051a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	6850      	ldr	r0, [r2, #4]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	7a12      	ldrb	r2, [r2, #8]
 80051b4:	4611      	mov	r1, r2
 80051b6:	4798      	blx	r3
 80051b8:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d002      	beq.n	80051c6 <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 80051c0:	4807      	ldr	r0, [pc, #28]	; (80051e0 <bt_dev_msg_send+0x50>)
 80051c2:	f7fe fd01 	bl	8003bc8 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 80051ce:	bf00      	nop
 80051d0:	3718      	adds	r7, #24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	2007140c 	.word	0x2007140c
 80051dc:	20040000 	.word	0x20040000
 80051e0:	0800a630 	.word	0x0800a630

080051e4 <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED},		{NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80051ee:	4b11      	ldr	r3, [pc, #68]	; (8005234 <bt_dev_rcv_main+0x50>)
 80051f0:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 80051f2:	f107 030f 	add.w	r3, r7, #15
 80051f6:	2201      	movs	r2, #1
 80051f8:	4619      	mov	r1, r3
 80051fa:	2001      	movs	r0, #1
 80051fc:	f002 ff18 	bl	8008030 <usart_recv>
 8005200:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d10e      	bne.n	8005228 <bt_dev_rcv_main+0x44>
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
			}
#endif
			//console_str_send(&data);
			// 
			if (this->callback != NULL) {
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005210:	2b00      	cmp	r3, #0
 8005212:	d0ee      	beq.n	80051f2 <bt_dev_rcv_main+0xe>
				this->callback(data, this->callback_vp);
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800521a:	7bf8      	ldrb	r0, [r7, #15]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	f8d2 2224 	ldr.w	r2, [r2, #548]	; 0x224
 8005222:	4611      	mov	r1, r2
 8005224:	4798      	blx	r3
 8005226:	e7e4      	b.n	80051f2 <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 8005228:	f107 030f 	add.w	r3, r7, #15
 800522c:	4618      	mov	r0, r3
 800522e:	f7fe fccb 	bl	8003bc8 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 8005232:	e7de      	b.n	80051f2 <bt_dev_rcv_main+0xe>
 8005234:	2007140c 	.word	0x2007140c

08005238 <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b08a      	sub	sp, #40	; 0x28
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8005242:	4b23      	ldr	r3, [pc, #140]	; (80052d0 <bt_dev_sts_main+0x98>)
 8005244:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG *msg;
	BT_MSG tmp_msg;
	int32_t size;
	int32_t addr;
	volatile uint32_t a = 0;
 8005246:	2300      	movs	r3, #0
 8005248:	60bb      	str	r3, [r7, #8]
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 800524a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524c:	7d1b      	ldrb	r3, [r3, #20]
 800524e:	f107 0220 	add.w	r2, r7, #32
 8005252:	f107 010c 	add.w	r1, r7, #12
 8005256:	4618      	mov	r0, r3
 8005258:	f004 fca1 	bl	8009b9e <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 800525c:	6a39      	ldr	r1, [r7, #32]
 800525e:	f107 0310 	add.w	r3, r7, #16
 8005262:	2210      	movs	r2, #16
 8005264:	4618      	mov	r0, r3
 8005266:	f004 ff5e 	bl	800a126 <memcpy>
		// 
		kz_kmfree(msg);
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	4618      	mov	r0, r3
 800526e:	f004 fc6d 	bl	8009b4c <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 8005272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	4916      	ldr	r1, [pc, #88]	; (80052d4 <bt_dev_sts_main+0x9c>)
 800527a:	0092      	lsls	r2, r2, #2
 800527c:	4413      	add	r3, r2
 800527e:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00c      	beq.n	80052a0 <bt_dev_sts_main+0x68>
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 8005286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	4911      	ldr	r1, [pc, #68]	; (80052d4 <bt_dev_sts_main+0x9c>)
 800528e:	0092      	lsls	r2, r2, #2
 8005290:	4413      	add	r3, r2
 8005292:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8005296:	f107 0210 	add.w	r2, r7, #16
 800529a:	3204      	adds	r2, #4
 800529c:	4610      	mov	r0, r2
 800529e:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	490b      	ldr	r1, [pc, #44]	; (80052d4 <bt_dev_sts_main+0x9c>)
 80052a8:	0092      	lsls	r2, r2, #2
 80052aa:	4413      	add	r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	440b      	add	r3, r1
 80052b0:	791b      	ldrb	r3, [r3, #4]
 80052b2:	2b04      	cmp	r3, #4
 80052b4:	d0c9      	beq.n	800524a <bt_dev_sts_main+0x12>
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 80052b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	4905      	ldr	r1, [pc, #20]	; (80052d4 <bt_dev_sts_main+0x9c>)
 80052be:	0092      	lsls	r2, r2, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	440b      	add	r3, r1
 80052c6:	791b      	ldrb	r3, [r3, #4]
 80052c8:	461a      	mov	r2, r3
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 80052ce:	e7bc      	b.n	800524a <bt_dev_sts_main+0x12>
 80052d0:	2007140c 	.word	0x2007140c
 80052d4:	0800af00 	.word	0x0800af00

080052d8 <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 80052de:	4b22      	ldr	r3, [pc, #136]	; (8005368 <bt_dev_init+0x90>)
 80052e0:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 80052e2:	f44f 720a 	mov.w	r2, #552	; 0x228
 80052e6:	2100      	movs	r1, #0
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f004 ff27 	bl	800a13c <memset>
	
	// 
	this->baudrate = BT_BAUDRATE_115200;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80052f4:	605a      	str	r2, [r3, #4]
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	4619      	mov	r1, r3
 80052fc:	2001      	movs	r0, #1
 80052fe:	f002 fdab 	bl	8007e58 <usart_open>
 8005302:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <bt_dev_init+0x38>
		return -1;
 800530a:	f04f 33ff 	mov.w	r3, #4294967295
 800530e:	e026      	b.n	800535e <bt_dev_init+0x86>
	}
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	751a      	strb	r2, [r3, #20]
	
	// 
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 8005316:	210a      	movs	r1, #10
 8005318:	4814      	ldr	r0, [pc, #80]	; (800536c <bt_dev_init+0x94>)
 800531a:	f003 f931 	bl	8008580 <set_cyclic_message>
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 800531e:	2300      	movs	r3, #0
 8005320:	9301      	str	r3, [sp, #4]
 8005322:	2300      	movs	r3, #0
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800532a:	2208      	movs	r2, #8
 800532c:	4910      	ldr	r1, [pc, #64]	; (8005370 <bt_dev_init+0x98>)
 800532e:	4811      	ldr	r0, [pc, #68]	; (8005374 <bt_dev_init+0x9c>)
 8005330:	f004 fbbe 	bl	8009ab0 <kz_run>
 8005334:	4602      	mov	r2, r0
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	609a      	str	r2, [r3, #8]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 800533a:	2300      	movs	r3, #0
 800533c:	9301      	str	r3, [sp, #4]
 800533e:	2300      	movs	r3, #0
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005346:	2208      	movs	r2, #8
 8005348:	490b      	ldr	r1, [pc, #44]	; (8005378 <bt_dev_init+0xa0>)
 800534a:	480c      	ldr	r0, [pc, #48]	; (800537c <bt_dev_init+0xa4>)
 800534c:	f004 fbb0 	bl	8009ab0 <kz_run>
 8005350:	4602      	mov	r2, r0
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	60da      	str	r2, [r3, #12]
	
	// 
	//tim_start_input_capture(BT_TIM_CH);
	
	// 
	this->state = ST_INITIALIZED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	601a      	str	r2, [r3, #0]
	
	return 0;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3708      	adds	r7, #8
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	2007140c 	.word	0x2007140c
 800536c:	080053c1 	.word	0x080053c1
 8005370:	0800a694 	.word	0x0800a694
 8005374:	080051e5 	.word	0x080051e5
 8005378:	0800a6a4 	.word	0x0800a6a4
 800537c:	08005239 	.word	0x08005239

08005380 <bt_dev_reg_callback>:

// 
int32_t bt_dev_reg_callback(BT_RCV_CALLBACK callback, void *callback_vp)
{
 8005380:	b480      	push	{r7}
 8005382:	b085      	sub	sp, #20
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 800538a:	4b0c      	ldr	r3, [pc, #48]	; (80053bc <bt_dev_reg_callback+0x3c>)
 800538c:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->callback != NULL) {
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <bt_dev_reg_callback+0x1e>
		return -1;
 8005398:	f04f 33ff 	mov.w	r3, #4294967295
 800539c:	e008      	b.n	80053b0 <bt_dev_reg_callback+0x30>
	}
	
	// 
	this->callback = callback;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	this->callback_vp = callback_vp;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	
	return 0;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3714      	adds	r7, #20
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	2007140c 	.word	0x2007140c

080053c0 <bt_dev_check_sts>:
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
}

// 
int32_t bt_dev_check_sts(void)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 80053c6:	4b0c      	ldr	r3, [pc, #48]	; (80053f8 <bt_dev_check_sts+0x38>)
 80053c8:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	BT_MSG *tmp_msg;
	uint32_t i;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 80053ca:	2010      	movs	r0, #16
 80053cc:	f004 fba7 	bl	8009b1e <kz_kmalloc>
 80053d0:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CHECK_STS;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2203      	movs	r2, #3
 80053d6:	601a      	str	r2, [r3, #0]
	msg->msg_data.data = NULL;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	2200      	movs	r2, #0
 80053dc:	609a      	str	r2, [r3, #8]
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	7d1b      	ldrb	r3, [r3, #20]
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	2110      	movs	r1, #16
 80053e6:	4618      	mov	r0, r3
 80053e8:	f004 fbc1 	bl	8009b6e <kz_send>
}
 80053ec:	bf00      	nop
 80053ee:	4618      	mov	r0, r3
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	2007140c 	.word	0x2007140c

080053fc <can_reset>:
	;
}

// 
static int32_t can_reset(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
	uint8_t snd_data;
	uint32_t ret;
	
	// 
	snd_data = MCP2515_INST_RESET;
 8005402:	23c0      	movs	r3, #192	; 0xc0
 8005404:	70fb      	strb	r3, [r7, #3]
	
	// SPI
	ret = spi_send_recv(USE_SPI_CH, &snd_data, NULL, 1);
 8005406:	1cf9      	adds	r1, r7, #3
 8005408:	2301      	movs	r3, #1
 800540a:	2200      	movs	r2, #0
 800540c:	2000      	movs	r0, #0
 800540e:	f002 fbc1 	bl	8007b94 <spi_send_recv>
 8005412:	4603      	mov	r3, r0
 8005414:	607b      	str	r3, [r7, #4]
	
	return ret;
 8005416:	687b      	ldr	r3, [r7, #4]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <can_reg_read>:

// 
static int32_t can_reg_read(uint8_t reg, uint8_t *data)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	4603      	mov	r3, r0
 8005428:	6039      	str	r1, [r7, #0]
 800542a:	71fb      	strb	r3, [r7, #7]
	uint8_t snd_data[3];
	uint8_t rcv_data[3];
	uint32_t ret;
	
	// 
	snd_data[0] = MCP2515_INST_READ_REG;
 800542c:	230c      	movs	r3, #12
 800542e:	743b      	strb	r3, [r7, #16]
	snd_data[1] = reg;
 8005430:	79fb      	ldrb	r3, [r7, #7]
 8005432:	747b      	strb	r3, [r7, #17]
	snd_data[2] = 0x00;	// (*)
 8005434:	2300      	movs	r3, #0
 8005436:	74bb      	strb	r3, [r7, #18]
	
	// SPI
	ret = spi_send_recv(USE_SPI_CH, snd_data, rcv_data, 3);
 8005438:	f107 020c 	add.w	r2, r7, #12
 800543c:	f107 0110 	add.w	r1, r7, #16
 8005440:	2303      	movs	r3, #3
 8005442:	2000      	movs	r0, #0
 8005444:	f002 fba6 	bl	8007b94 <spi_send_recv>
 8005448:	4603      	mov	r3, r0
 800544a:	617b      	str	r3, [r7, #20]
	
	// 
	*data = rcv_data[2];
 800544c:	7bba      	ldrb	r2, [r7, #14]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	701a      	strb	r2, [r3, #0]
	
	return ret;
 8005452:	697b      	ldr	r3, [r7, #20]
}
 8005454:	4618      	mov	r0, r3
 8005456:	3718      	adds	r7, #24
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <mcp2515_init>:
}

// MCP2515
// :http://reclearnengoolong.blog.fc2.com/blog-entry-1666.html
static int32_t mcp2515_init(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
	uint32_t ret;
	
	// 
	ret = can_reset();
 8005462:	f7ff ffcb 	bl	80053fc <can_reset>
 8005466:	4603      	mov	r3, r0
 8005468:	607b      	str	r3, [r7, #4]
	if (ret != E_OK) {
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
		goto MCP2515_INIT_EXIT;
	}
	
MCP2515_INIT_EXIT:
	if (ret != E_OK) {
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d002      	beq.n	800547a <mcp2515_init+0x1e>
		console_str_send("mcp2515_init spi_send_recv error\n");
 8005474:	4803      	ldr	r0, [pc, #12]	; (8005484 <mcp2515_init+0x28>)
 8005476:	f7fe fba7 	bl	8003bc8 <console_str_send>
	}
	
	return ret;
 800547a:	687b      	ldr	r3, [r7, #4]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	0800a730 	.word	0x0800a730

08005488 <mcp2515_dev_init>:

// 
// 
void mcp2515_dev_init(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
	MCP2515_CTL *this = &mcp2515_ctl;
 800548e:	4b0a      	ldr	r3, [pc, #40]	; (80054b8 <mcp2515_dev_init+0x30>)
 8005490:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(MCP2515_CTL));
 8005492:	2204      	movs	r2, #4
 8005494:	2100      	movs	r1, #0
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f004 fe50 	bl	800a13c <memset>
	
	// 
	kz_setintr(get_vec_no(), get_handler());
 800549c:	2300      	movs	r3, #0
 800549e:	b21b      	sxth	r3, r3
 80054a0:	2200      	movs	r2, #0
 80054a2:	4611      	mov	r1, r2
 80054a4:	4618      	mov	r0, r3
 80054a6:	f004 fb92 	bl	8009bce <kz_setintr>
	
	// 
	this->status = ST_INITIALIZED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	601a      	str	r2, [r3, #0]
	
	return;
 80054b0:	bf00      	nop
}
 80054b2:	3708      	adds	r7, #8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	20071634 	.word	0x20071634

080054bc <mcp2515_dev_open>:

// 
int32_t mcp2515_dev_open(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
	MCP2515_CTL *this = &mcp2515_ctl;
 80054c2:	4b19      	ldr	r3, [pc, #100]	; (8005528 <mcp2515_dev_open+0x6c>)
 80054c4:	603b      	str	r3, [r7, #0]
	uint32_t ret;
	
	// 
	if (this->status != ST_INITIALIZED) {
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d002      	beq.n	80054d4 <mcp2515_dev_open+0x18>
		return -1;
 80054ce:	f04f 33ff 	mov.w	r3, #4294967295
 80054d2:	e025      	b.n	8005520 <mcp2515_dev_open+0x64>
	}
	
	// spi open
	ret = spi_open(USE_SPI_CH, &spi_open_par);
 80054d4:	4915      	ldr	r1, [pc, #84]	; (800552c <mcp2515_dev_open+0x70>)
 80054d6:	2000      	movs	r0, #0
 80054d8:	f002 faea 	bl	8007ab0 <spi_open>
 80054dc:	4603      	mov	r3, r0
 80054de:	607b      	str	r3, [r7, #4]
	if (ret != E_OK) {
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <mcp2515_dev_open+0x32>
		console_str_send("spi_open error\n");
 80054e6:	4812      	ldr	r0, [pc, #72]	; (8005530 <mcp2515_dev_open+0x74>)
 80054e8:	f7fe fb6e 	bl	8003bc8 <console_str_send>
		goto OPEN_ERROR;
 80054ec:	e017      	b.n	800551e <mcp2515_dev_open+0x62>
	}
	
	// 
	HAL_NVIC_SetPriority(get_ire_type(), get_int_prio(), 0);
 80054ee:	2317      	movs	r3, #23
 80054f0:	2100      	movs	r1, #0
 80054f2:	2200      	movs	r2, #0
 80054f4:	4618      	mov	r0, r3
 80054f6:	f7fa ff32 	bl	800035e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type());
 80054fa:	2317      	movs	r3, #23
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fa ff4a 	bl	8000396 <HAL_NVIC_EnableIRQ>
	
	// 
	ret = mcp2515_init();
 8005502:	f7ff ffab 	bl	800545c <mcp2515_init>
 8005506:	4603      	mov	r3, r0
 8005508:	607b      	str	r3, [r7, #4]
	if (ret != E_OK) {
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <mcp2515_dev_open+0x5c>
		console_str_send("mcp2515_init error\n");
 8005510:	4808      	ldr	r0, [pc, #32]	; (8005534 <mcp2515_dev_open+0x78>)
 8005512:	f7fe fb59 	bl	8003bc8 <console_str_send>
		goto OPEN_ERROR;
 8005516:	e002      	b.n	800551e <mcp2515_dev_open+0x62>
	}
	
	// 
 	this->status = ST_OPENED;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	2202      	movs	r2, #2
 800551c:	601a      	str	r2, [r3, #0]
	
OPEN_ERROR:
	return ret;
 800551e:	687b      	ldr	r3, [r7, #4]
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	20071634 	.word	0x20071634
 800552c:	0800afa0 	.word	0x0800afa0
 8005530:	0800a754 	.word	0x0800a754
 8005534:	0800a764 	.word	0x0800a764

08005538 <mcp2515_cmd_open>:

// 
static void mcp2515_cmd_open(int argc, char *argv[])
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	6039      	str	r1, [r7, #0]
	uint32_t ret;
	
	ret = mcp2515_dev_open();
 8005542:	f7ff ffbb 	bl	80054bc <mcp2515_dev_open>
 8005546:	4603      	mov	r3, r0
 8005548:	60fb      	str	r3, [r7, #12]
	if (ret != E_OK) {
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d002      	beq.n	8005556 <mcp2515_cmd_open+0x1e>
		console_str_send("mcp2515_dev_open error\n");
 8005550:	4803      	ldr	r0, [pc, #12]	; (8005560 <mcp2515_cmd_open+0x28>)
 8005552:	f7fe fb39 	bl	8003bc8 <console_str_send>
	}
}
 8005556:	bf00      	nop
 8005558:	3710      	adds	r7, #16
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	0800a778 	.word	0x0800a778

08005564 <mcp2515_cmd_read_reg>:

static void mcp2515_cmd_read_reg(int argc, char *argv[])
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
	uint32_t ret;
	uint8_t reg;
	uint8_t data = 0;
 800556e:	2300      	movs	r3, #0
 8005570:	73fb      	strb	r3, [r7, #15]
	
	// 
	if (argc < 2) {
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2b01      	cmp	r3, #1
 8005576:	dc03      	bgt.n	8005580 <mcp2515_cmd_read_reg+0x1c>
		console_str_send("flash_mng read <addr> <byte access 0: 1byte access 1: 4byte access>\n");
 8005578:	4815      	ldr	r0, [pc, #84]	; (80055d0 <mcp2515_cmd_read_reg+0x6c>)
 800557a:	f7fe fb25 	bl	8003bc8 <console_str_send>
		return;
 800557e:	e023      	b.n	80055c8 <mcp2515_cmd_read_reg+0x64>
	}
	
	reg = atoi(argv[2]);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	3308      	adds	r3, #8
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f004 fd96 	bl	800a0b8 <atoi>
 800558c:	4603      	mov	r3, r0
 800558e:	75fb      	strb	r3, [r7, #23]
	
	ret = can_reg_read(reg, &data);
 8005590:	f107 020f 	add.w	r2, r7, #15
 8005594:	7dfb      	ldrb	r3, [r7, #23]
 8005596:	4611      	mov	r1, r2
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff ff41 	bl	8005420 <can_reg_read>
 800559e:	4603      	mov	r3, r0
 80055a0:	613b      	str	r3, [r7, #16]
	if (ret != E_OK) {
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d003      	beq.n	80055b0 <mcp2515_cmd_read_reg+0x4c>
		console_str_send("can_reg_read error\n");
 80055a8:	480a      	ldr	r0, [pc, #40]	; (80055d4 <mcp2515_cmd_read_reg+0x70>)
 80055aa:	f7fe fb0d 	bl	8003bc8 <console_str_send>
		goto CMD_READ_REG_EXIT;
 80055ae:	e00a      	b.n	80055c6 <mcp2515_cmd_read_reg+0x62>
	}
	
	console_str_send("val:0x");
 80055b0:	4809      	ldr	r0, [pc, #36]	; (80055d8 <mcp2515_cmd_read_reg+0x74>)
 80055b2:	f7fe fb09 	bl	8003bc8 <console_str_send>
	console_val_send_hex(data, 2);
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
 80055b8:	2102      	movs	r1, #2
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fe fb8c 	bl	8003cd8 <console_val_send_hex>
	console_str_send("\n");
 80055c0:	4806      	ldr	r0, [pc, #24]	; (80055dc <mcp2515_cmd_read_reg+0x78>)
 80055c2:	f7fe fb01 	bl	8003bc8 <console_str_send>
	
CMD_READ_REG_EXIT:
	return;
 80055c6:	bf00      	nop
}
 80055c8:	3718      	adds	r7, #24
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	0800a790 	.word	0x0800a790
 80055d4:	0800a7d8 	.word	0x0800a7d8
 80055d8:	0800a7ec 	.word	0x0800a7ec
 80055dc:	0800a7f4 	.word	0x0800a7f4

080055e0 <mcp2515_set_cmd>:

// 
void mcp2515_set_cmd(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "mcp2515 open";
 80055e6:	4b0a      	ldr	r3, [pc, #40]	; (8005610 <mcp2515_set_cmd+0x30>)
 80055e8:	603b      	str	r3, [r7, #0]
	cmd.func = mcp2515_cmd_open;
 80055ea:	4b0a      	ldr	r3, [pc, #40]	; (8005614 <mcp2515_set_cmd+0x34>)
 80055ec:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80055ee:	463b      	mov	r3, r7
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7fe fc57 	bl	8003ea4 <console_set_command>
	cmd.input = "mcp2515 read_reg";
 80055f6:	4b08      	ldr	r3, [pc, #32]	; (8005618 <mcp2515_set_cmd+0x38>)
 80055f8:	603b      	str	r3, [r7, #0]
	cmd.func = mcp2515_cmd_read_reg;
 80055fa:	4b08      	ldr	r3, [pc, #32]	; (800561c <mcp2515_set_cmd+0x3c>)
 80055fc:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80055fe:	463b      	mov	r3, r7
 8005600:	4618      	mov	r0, r3
 8005602:	f7fe fc4f 	bl	8003ea4 <console_set_command>
}
 8005606:	bf00      	nop
 8005608:	3708      	adds	r7, #8
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	0800a7f8 	.word	0x0800a7f8
 8005614:	08005539 	.word	0x08005539
 8005618:	0800a808 	.word	0x0800a808
 800561c:	08005565 	.word	0x08005565

08005620 <w25q20ew_cmd_write_enable>:
	SFDP_PARAMTER_HEADER	param_header;
} SFDP;

// 
int32_t w25q20ew_cmd_write_enable(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
 8005626:	4b07      	ldr	r3, [pc, #28]	; (8005644 <w25q20ew_cmd_write_enable+0x24>)
 8005628:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 800562a:	2300      	movs	r3, #0
 800562c:	2200      	movs	r2, #0
 800562e:	6879      	ldr	r1, [r7, #4]
 8005630:	2000      	movs	r0, #0
 8005632:	f001 ff1f 	bl	8007474 <octospi_send>
 8005636:	6038      	str	r0, [r7, #0]
	
	return ret;
 8005638:	683b      	ldr	r3, [r7, #0]
}
 800563a:	4618      	mov	r0, r3
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	0800afa8 	.word	0x0800afa8

08005648 <w25q20ew_cmd_write_single>:

//  (*)
int32_t w25q20ew_cmd_write_single(uint32_t addr, uint8_t *data, uint32_t size)
{
 8005648:	b5b0      	push	{r4, r5, r7, lr}
 800564a:	b08c      	sub	sp, #48	; 0x30
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_PAGE_PROGRAM]), sizeof(OCTOSPI_COM_CFG));
 8005654:	4b0c      	ldr	r3, [pc, #48]	; (8005688 <w25q20ew_cmd_write_single+0x40>)
 8005656:	f107 0410 	add.w	r4, r7, #16
 800565a:	f503 75c4 	add.w	r5, r3, #392	; 0x188
 800565e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005660:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005662:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005666:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, data, size);
 800566e:	f107 0110 	add.w	r1, r7, #16
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	2000      	movs	r0, #0
 8005678:	f001 fefc 	bl	8007474 <octospi_send>
 800567c:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	return ret;
 800567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005680:	4618      	mov	r0, r3
 8005682:	3730      	adds	r7, #48	; 0x30
 8005684:	46bd      	mov	sp, r7
 8005686:	bdb0      	pop	{r4, r5, r7, pc}
 8005688:	0800afa8 	.word	0x0800afa8

0800568c <w25q20ew_cmd_erase>:
}


//  (*)Sector Erase : addrSectorErase
int32_t w25q20ew_cmd_erase(uint32_t addr)
{
 800568c:	b5b0      	push	{r4, r5, r7, lr}
 800568e:	b08a      	sub	sp, #40	; 0x28
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 8005694:	4b0c      	ldr	r3, [pc, #48]	; (80056c8 <w25q20ew_cmd_erase+0x3c>)
 8005696:	f107 0408 	add.w	r4, r7, #8
 800569a:	f503 75e0 	add.w	r5, r3, #448	; 0x1c0
 800569e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80056a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80056a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	613b      	str	r3, [r7, #16]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 80056ae:	f107 0108 	add.w	r1, r7, #8
 80056b2:	2300      	movs	r3, #0
 80056b4:	2200      	movs	r2, #0
 80056b6:	2000      	movs	r0, #0
 80056b8:	f001 fedc 	bl	8007474 <octospi_send>
 80056bc:	6278      	str	r0, [r7, #36]	; 0x24
	
	return ret;
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3728      	adds	r7, #40	; 0x28
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bdb0      	pop	{r4, r5, r7, pc}
 80056c8:	0800afa8 	.word	0x0800afa8

080056cc <w25q20ew_cmd_chip_erase>:

// 
int32_t w25q20ew_cmd_chip_erase(void)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_CHIP_ERASE]);
 80056d2:	4b07      	ldr	r3, [pc, #28]	; (80056f0 <w25q20ew_cmd_chip_erase+0x24>)
 80056d4:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 80056d6:	2300      	movs	r3, #0
 80056d8:	2200      	movs	r2, #0
 80056da:	6879      	ldr	r1, [r7, #4]
 80056dc:	2000      	movs	r0, #0
 80056de:	f001 fec9 	bl	8007474 <octospi_send>
 80056e2:	6038      	str	r0, [r7, #0]
	
	return ret;
 80056e4:	683b      	ldr	r3, [r7, #0]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3708      	adds	r7, #8
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	0800b1bc 	.word	0x0800b1bc

080056f4 <w25q20ew_cmd_write_disable>:

// 
int32_t w25q20ew_cmd_write_disable(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_DISABLE]);
 80056fa:	4b07      	ldr	r3, [pc, #28]	; (8005718 <w25q20ew_cmd_write_disable+0x24>)
 80056fc:	607b      	str	r3, [r7, #4]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 80056fe:	2300      	movs	r3, #0
 8005700:	2200      	movs	r2, #0
 8005702:	6879      	ldr	r1, [r7, #4]
 8005704:	2000      	movs	r0, #0
 8005706:	f001 feb5 	bl	8007474 <octospi_send>
 800570a:	6038      	str	r0, [r7, #0]
	
	return ret;
 800570c:	683b      	ldr	r3, [r7, #0]
}
 800570e:	4618      	mov	r0, r3
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	0800afe0 	.word	0x0800afe0

0800571c <w25q20ew_cmd_read_quad>:
	return ret;
}

//  (*)Quad
int32_t w25q20ew_cmd_read_quad(uint32_t addr, uint8_t *data, uint32_t size)
{
 800571c:	b5b0      	push	{r4, r5, r7, lr}
 800571e:	b08c      	sub	sp, #48	; 0x30
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_FAST_READ_QUAD_OUTPUT]), sizeof(OCTOSPI_COM_CFG));
 8005728:	4b0c      	ldr	r3, [pc, #48]	; (800575c <w25q20ew_cmd_read_quad+0x40>)
 800572a:	f107 0410 	add.w	r4, r7, #16
 800572e:	f503 758c 	add.w	r5, r3, #280	; 0x118
 8005732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005736:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800573a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, &cfg, data, size);
 8005742:	f107 0110 	add.w	r1, r7, #16
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	2000      	movs	r0, #0
 800574c:	f001 fec2 	bl	80074d4 <octospi_recv>
 8005750:	62f8      	str	r0, [r7, #44]	; 0x2c
	
	return ret;
 8005752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005754:	4618      	mov	r0, r3
 8005756:	3730      	adds	r7, #48	; 0x30
 8005758:	46bd      	mov	sp, r7
 800575a:	bdb0      	pop	{r4, r5, r7, pc}
 800575c:	0800afa8 	.word	0x0800afa8

08005760 <w25q20ew_cmd_set_memory_mapped>:

// 
int32_t w25q20ew_cmd_set_memory_mapped(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = octospi_memory_mapped(W25Q20EW_OCTOSPI_CH, read_cfg, write_cfg);
 8005766:	4b07      	ldr	r3, [pc, #28]	; (8005784 <w25q20ew_cmd_set_memory_mapped+0x24>)
 8005768:	6819      	ldr	r1, [r3, #0]
 800576a:	4b07      	ldr	r3, [pc, #28]	; (8005788 <w25q20ew_cmd_set_memory_mapped+0x28>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	2000      	movs	r0, #0
 8005772:	f001 fc69 	bl	8007048 <octospi_memory_mapped>
 8005776:	6078      	str	r0, [r7, #4]
	
	return ret;
 8005778:	687b      	ldr	r3, [r7, #4]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	20040018 	.word	0x20040018
 8005788:	2004001c 	.word	0x2004001c

0800578c <w25q20ew_cmd_read_status_1>:

// 1
int32_t w25q20ew_cmd_read_status_1(uint8_t *data)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_1]);
 8005794:	4b06      	ldr	r3, [pc, #24]	; (80057b0 <w25q20ew_cmd_read_status_1+0x24>)
 8005796:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, data, sizeof(uint8_t));
 8005798:	2301      	movs	r3, #1
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	68f9      	ldr	r1, [r7, #12]
 800579e:	2000      	movs	r0, #0
 80057a0:	f001 fe98 	bl	80074d4 <octospi_recv>
 80057a4:	60b8      	str	r0, [r7, #8]
	
	return ret;
 80057a6:	68bb      	ldr	r3, [r7, #8]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	0800affc 	.word	0x0800affc

080057b4 <w25q20ew_cmd_read_status_2>:

// 2
int32_t w25q20ew_cmd_read_status_2(uint8_t *data)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_2]);
 80057bc:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <w25q20ew_cmd_read_status_2+0x24>)
 80057be:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, data, sizeof(uint8_t));
 80057c0:	2301      	movs	r3, #1
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	68f9      	ldr	r1, [r7, #12]
 80057c6:	2000      	movs	r0, #0
 80057c8:	f001 fe84 	bl	80074d4 <octospi_recv>
 80057cc:	60b8      	str	r0, [r7, #8]
	
	return ret;
 80057ce:	68bb      	ldr	r3, [r7, #8]
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3710      	adds	r7, #16
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	0800b018 	.word	0x0800b018

080057dc <w25q20ew_cmd_write_status_2>:

// 2
int32_t w25q20ew_cmd_write_status_2(uint8_t *data)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_STATUS_REGISTER_2]);
 80057e4:	4b06      	ldr	r3, [pc, #24]	; (8005800 <w25q20ew_cmd_write_status_2+0x24>)
 80057e6:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, data, sizeof(uint8_t));
 80057e8:	2301      	movs	r3, #1
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	68f9      	ldr	r1, [r7, #12]
 80057ee:	2000      	movs	r0, #0
 80057f0:	f001 fe40 	bl	8007474 <octospi_send>
 80057f4:	60b8      	str	r0, [r7, #8]
	
	return ret;
 80057f6:	68bb      	ldr	r3, [r7, #8]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	0800b050 	.word	0x0800b050

08005804 <w25q20ew_cmd_get_devise_id>:

// ID
// 2byte
int32_t w25q20ew_cmd_get_devise_id(uint8_t *id)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_MANUFACTURER_DEVICE_ID]);
 800580c:	4b06      	ldr	r3, [pc, #24]	; (8005828 <w25q20ew_cmd_get_devise_id+0x24>)
 800580e:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, id, 2);
 8005810:	2302      	movs	r3, #2
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68f9      	ldr	r1, [r7, #12]
 8005816:	2000      	movs	r0, #0
 8005818:	f001 fe5c 	bl	80074d4 <octospi_recv>
 800581c:	60b8      	str	r0, [r7, #8]
	
	return ret;
 800581e:	68bb      	ldr	r3, [r7, #8]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	0800b22c 	.word	0x0800b22c

0800582c <w25q20ew_cmd_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_cmd_get_sfdp(uint8_t *sfdp)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_SFDP_REGISTER]);
 8005834:	4b07      	ldr	r3, [pc, #28]	; (8005854 <w25q20ew_cmd_get_sfdp+0x28>)
 8005836:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, sfdp, 256);
 8005838:	f44f 7380 	mov.w	r3, #256	; 0x100
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	68f9      	ldr	r1, [r7, #12]
 8005840:	2000      	movs	r0, #0
 8005842:	f001 fe47 	bl	80074d4 <octospi_recv>
 8005846:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8005848:	68bb      	ldr	r3, [r7, #8]
}
 800584a:	4618      	mov	r0, r3
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	0800b2b8 	.word	0x0800b2b8

08005858 <w25q20ew_polling_read_status_1>:
	FALSE,							// SIOO
};

// 1
static int32_t w25q20ew_polling_read_status_1(uint32_t bit, uint32_t flag, uint32_t timeout)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b08a      	sub	sp, #40	; 0x28
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
	uint8_t expected_status = 0;
 8005864:	2300      	movs	r3, #0
 8005866:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t status = 0;
 800586a:	2300      	movs	r3, #0
 800586c:	75fb      	strb	r3, [r7, #23]
	uint32_t cnt;
	int32_t ret = E_TMOUT;
 800586e:	f06f 0301 	mvn.w	r3, #1
 8005872:	61fb      	str	r3, [r7, #28]
	int32_t cmd_ret;
	
	// 
	cnt = timeout/W25Q20EW_POLLING_PERIOD;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	623b      	str	r3, [r7, #32]
	if (cnt == 1) {
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <w25q20ew_polling_read_status_1+0x2a>
		cnt = 1;
 800587e:	2301      	movs	r3, #1
 8005880:	623b      	str	r3, [r7, #32]
	}
	
	// 
	if (flag != 0) {
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d01a      	beq.n	80058be <w25q20ew_polling_read_status_1+0x66>
		expected_status = bit;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	
	// 
	while(cnt-- > 0) {
 800588e:	e016      	b.n	80058be <w25q20ew_polling_read_status_1+0x66>
		// 
		cmd_ret = w25q20ew_cmd_read_status_1(&status);
 8005890:	f107 0317 	add.w	r3, r7, #23
 8005894:	4618      	mov	r0, r3
 8005896:	f7ff ff79 	bl	800578c <w25q20ew_cmd_read_status_1>
 800589a:	61b8      	str	r0, [r7, #24]
		// 
		if ((cmd_ret == E_OK) && ((status & bit) == expected_status)) {
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10a      	bne.n	80058b8 <w25q20ew_polling_read_status_1+0x60>
 80058a2:	7dfb      	ldrb	r3, [r7, #23]
 80058a4:	461a      	mov	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	401a      	ands	r2, r3
 80058aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d102      	bne.n	80058b8 <w25q20ew_polling_read_status_1+0x60>
			ret = E_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	61fb      	str	r3, [r7, #28]
			break;
 80058b6:	e007      	b.n	80058c8 <w25q20ew_polling_read_status_1+0x70>
		}
		// 
		kz_tsleep(W25Q20EW_POLLING_PERIOD);
 80058b8:	2001      	movs	r0, #1
 80058ba:	f004 f99d 	bl	8009bf8 <kz_tsleep>
	while(cnt-- > 0) {
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	1e5a      	subs	r2, r3, #1
 80058c2:	623a      	str	r2, [r7, #32]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1e3      	bne.n	8005890 <w25q20ew_polling_read_status_1+0x38>
	}
	
	return ret;
 80058c8:	69fb      	ldr	r3, [r7, #28]
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3728      	adds	r7, #40	; 0x28
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}

080058d2 <w25q20ew_polling_read_status_2>:

// 2
static int32_t w25q20ew_polling_read_status_2(uint32_t bit, uint32_t flag, uint32_t timeout)
{
 80058d2:	b580      	push	{r7, lr}
 80058d4:	b08a      	sub	sp, #40	; 0x28
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	60f8      	str	r0, [r7, #12]
 80058da:	60b9      	str	r1, [r7, #8]
 80058dc:	607a      	str	r2, [r7, #4]
	uint8_t expected_status = 0;
 80058de:	2300      	movs	r3, #0
 80058e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t status = 0;
 80058e4:	2300      	movs	r3, #0
 80058e6:	75fb      	strb	r3, [r7, #23]
	uint32_t cnt;
	int32_t ret = E_TMOUT;
 80058e8:	f06f 0301 	mvn.w	r3, #1
 80058ec:	61fb      	str	r3, [r7, #28]
	int32_t cmd_ret;
	
	// 
	cnt = timeout/W25Q20EW_POLLING_PERIOD;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	623b      	str	r3, [r7, #32]
	if (cnt == 1) {
 80058f2:	6a3b      	ldr	r3, [r7, #32]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d101      	bne.n	80058fc <w25q20ew_polling_read_status_2+0x2a>
		cnt = 1;
 80058f8:	2301      	movs	r3, #1
 80058fa:	623b      	str	r3, [r7, #32]
	}
	
	// 
	if (flag != 0) {
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d01a      	beq.n	8005938 <w25q20ew_polling_read_status_2+0x66>
		expected_status = bit;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	
	// 
	while(cnt-- > 0) {
 8005908:	e016      	b.n	8005938 <w25q20ew_polling_read_status_2+0x66>
		// 
		cmd_ret = w25q20ew_cmd_read_status_2(&status);
 800590a:	f107 0317 	add.w	r3, r7, #23
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff ff50 	bl	80057b4 <w25q20ew_cmd_read_status_2>
 8005914:	61b8      	str	r0, [r7, #24]
		// 
		if ((cmd_ret == E_OK) && ((status & bit) == expected_status)) {
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10a      	bne.n	8005932 <w25q20ew_polling_read_status_2+0x60>
 800591c:	7dfb      	ldrb	r3, [r7, #23]
 800591e:	461a      	mov	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	401a      	ands	r2, r3
 8005924:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005928:	429a      	cmp	r2, r3
 800592a:	d102      	bne.n	8005932 <w25q20ew_polling_read_status_2+0x60>
			ret = E_OK;
 800592c:	2300      	movs	r3, #0
 800592e:	61fb      	str	r3, [r7, #28]
			break;
 8005930:	e007      	b.n	8005942 <w25q20ew_polling_read_status_2+0x70>
		}
		// 
		kz_tsleep(W25Q20EW_POLLING_PERIOD);
 8005932:	2001      	movs	r0, #1
 8005934:	f004 f960 	bl	8009bf8 <kz_tsleep>
	while(cnt-- > 0) {
 8005938:	6a3b      	ldr	r3, [r7, #32]
 800593a:	1e5a      	subs	r2, r3, #1
 800593c:	623a      	str	r2, [r7, #32]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e3      	bne.n	800590a <w25q20ew_polling_read_status_2+0x38>
	}
	
	return ret;
 8005942:	69fb      	ldr	r3, [r7, #28]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3728      	adds	r7, #40	; 0x28
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <w25q20ew_quad_enable>:

// Quad
static int32_t w25q20ew_quad_enable(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b082      	sub	sp, #8
 8005950:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8005952:	2300      	movs	r3, #0
 8005954:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_read_status_2(&status);
 8005956:	1cfb      	adds	r3, r7, #3
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff ff2b 	bl	80057b4 <w25q20ew_cmd_read_status_2>
 800595e:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d150      	bne.n	8005a08 <w25q20ew_quad_enable+0xbc>
		goto QUAD_ENABLE_EXIT;
	}
	// QuadEnable
	if ((status & FLASH_STATUS_2_QE) != 0) {
 8005966:	78fb      	ldrb	r3, [r7, #3]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <w25q20ew_quad_enable+0x2c>
		console_str_send("already quad enable\n");
 8005970:	4829      	ldr	r0, [pc, #164]	; (8005a18 <w25q20ew_quad_enable+0xcc>)
 8005972:	f7fe f929 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005976:	e04a      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
	}
	// 
	ret = w25q20ew_cmd_write_enable();
 8005978:	f7ff fe52 	bl	8005620 <w25q20ew_cmd_write_enable>
 800597c:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d003      	beq.n	800598c <w25q20ew_quad_enable+0x40>
		console_str_send("write enable error\n");
 8005984:	4825      	ldr	r0, [pc, #148]	; (8005a1c <w25q20ew_quad_enable+0xd0>)
 8005986:	f7fe f91f 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 800598a:	e040      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 800598c:	2264      	movs	r2, #100	; 0x64
 800598e:	2101      	movs	r1, #1
 8005990:	2002      	movs	r0, #2
 8005992:	f7ff ff61 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005996:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <w25q20ew_quad_enable+0x5a>
		console_str_send("write enable wait error\n");
 800599e:	4820      	ldr	r0, [pc, #128]	; (8005a20 <w25q20ew_quad_enable+0xd4>)
 80059a0:	f7fe f912 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 80059a4:	e033      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
	}
	// QuadEnable
	status |= FLASH_STATUS_2_QE;
 80059a6:	78fb      	ldrb	r3, [r7, #3]
 80059a8:	f043 0302 	orr.w	r3, r3, #2
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	70fb      	strb	r3, [r7, #3]
	ret = w25q20ew_cmd_write_status_2(&status);
 80059b0:	1cfb      	adds	r3, r7, #3
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff ff12 	bl	80057dc <w25q20ew_cmd_write_status_2>
 80059b8:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d125      	bne.n	8005a0c <w25q20ew_quad_enable+0xc0>
		goto QUAD_ENABLE_EXIT;
	}
	// QuadEnable
	ret = w25q20ew_polling_read_status_2(FLASH_STATUS_2_QE, 1, W25Q20EW_TIMEOUT);
 80059c0:	2264      	movs	r2, #100	; 0x64
 80059c2:	2101      	movs	r1, #1
 80059c4:	2002      	movs	r0, #2
 80059c6:	f7ff ff84 	bl	80058d2 <w25q20ew_polling_read_status_2>
 80059ca:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <w25q20ew_quad_enable+0x8e>
		console_str_send("quad enable wait error\n");
 80059d2:	4814      	ldr	r0, [pc, #80]	; (8005a24 <w25q20ew_quad_enable+0xd8>)
 80059d4:	f7fe f8f8 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 80059d8:	e019      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
	}
	// 
	ret = w25q20ew_cmd_write_disable();
 80059da:	f7ff fe8b 	bl	80056f4 <w25q20ew_cmd_write_disable>
 80059de:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <w25q20ew_quad_enable+0xa2>
		console_str_send("write disable error\n");
 80059e6:	4810      	ldr	r0, [pc, #64]	; (8005a28 <w25q20ew_quad_enable+0xdc>)
 80059e8:	f7fe f8ee 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 80059ec:	e00f      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 80059ee:	2264      	movs	r2, #100	; 0x64
 80059f0:	2100      	movs	r1, #0
 80059f2:	2002      	movs	r0, #2
 80059f4:	f7ff ff30 	bl	8005858 <w25q20ew_polling_read_status_1>
 80059f8:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d006      	beq.n	8005a0e <w25q20ew_quad_enable+0xc2>
		console_str_send("write disable wait error\n");
 8005a00:	480a      	ldr	r0, [pc, #40]	; (8005a2c <w25q20ew_quad_enable+0xe0>)
 8005a02:	f7fe f8e1 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005a06:	e002      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
		goto QUAD_ENABLE_EXIT;
 8005a08:	bf00      	nop
 8005a0a:	e000      	b.n	8005a0e <w25q20ew_quad_enable+0xc2>
		goto QUAD_ENABLE_EXIT;
 8005a0c:	bf00      	nop
	}
	
QUAD_ENABLE_EXIT:
	
	return ret;
 8005a0e:	687b      	ldr	r3, [r7, #4]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	0800a81c 	.word	0x0800a81c
 8005a1c:	0800a834 	.word	0x0800a834
 8005a20:	0800a848 	.word	0x0800a848
 8005a24:	0800a864 	.word	0x0800a864
 8005a28:	0800a87c 	.word	0x0800a87c
 8005a2c:	0800a894 	.word	0x0800a894

08005a30 <w25q20ew_quad_disable>:

// Quad
static int32_t w25q20ew_quad_disable(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8005a36:	2300      	movs	r3, #0
 8005a38:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_read_status_2(&status);
 8005a3a:	1cfb      	adds	r3, r7, #3
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7ff feb9 	bl	80057b4 <w25q20ew_cmd_read_status_2>
 8005a42:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d150      	bne.n	8005aec <w25q20ew_quad_disable+0xbc>
		goto QUAD_ENABLE_EXIT;
	}
	// QuadDisable
	if ((status & FLASH_STATUS_2_QE) == 0) {
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d103      	bne.n	8005a5c <w25q20ew_quad_disable+0x2c>
		console_str_send("already quad disable\n");
 8005a54:	4829      	ldr	r0, [pc, #164]	; (8005afc <w25q20ew_quad_disable+0xcc>)
 8005a56:	f7fe f8b7 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005a5a:	e04a      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
	}
	// 
	ret = w25q20ew_cmd_write_enable();
 8005a5c:	f7ff fde0 	bl	8005620 <w25q20ew_cmd_write_enable>
 8005a60:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <w25q20ew_quad_disable+0x40>
		console_str_send("write enable error\n");
 8005a68:	4825      	ldr	r0, [pc, #148]	; (8005b00 <w25q20ew_quad_disable+0xd0>)
 8005a6a:	f7fe f8ad 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005a6e:	e040      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 8005a70:	2264      	movs	r2, #100	; 0x64
 8005a72:	2101      	movs	r1, #1
 8005a74:	2002      	movs	r0, #2
 8005a76:	f7ff feef 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005a7a:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <w25q20ew_quad_disable+0x5a>
		console_str_send("write enable wait error\n");
 8005a82:	4820      	ldr	r0, [pc, #128]	; (8005b04 <w25q20ew_quad_disable+0xd4>)
 8005a84:	f7fe f8a0 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005a88:	e033      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
	}
	// QuadEnable
	status &= ~FLASH_STATUS_2_QE;
 8005a8a:	78fb      	ldrb	r3, [r7, #3]
 8005a8c:	f023 0302 	bic.w	r3, r3, #2
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	70fb      	strb	r3, [r7, #3]
	ret = w25q20ew_cmd_write_status_2(&status);
 8005a94:	1cfb      	adds	r3, r7, #3
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff fea0 	bl	80057dc <w25q20ew_cmd_write_status_2>
 8005a9c:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d125      	bne.n	8005af0 <w25q20ew_quad_disable+0xc0>
		goto QUAD_ENABLE_EXIT;
	}
	// QuadDiable
	ret = w25q20ew_polling_read_status_2(FLASH_STATUS_2_QE, 0, W25Q20EW_TIMEOUT);
 8005aa4:	2264      	movs	r2, #100	; 0x64
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	2002      	movs	r0, #2
 8005aaa:	f7ff ff12 	bl	80058d2 <w25q20ew_polling_read_status_2>
 8005aae:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <w25q20ew_quad_disable+0x8e>
		console_str_send("quad disable wait error\n");
 8005ab6:	4814      	ldr	r0, [pc, #80]	; (8005b08 <w25q20ew_quad_disable+0xd8>)
 8005ab8:	f7fe f886 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005abc:	e019      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
	}
	// 
	ret = w25q20ew_cmd_write_disable();
 8005abe:	f7ff fe19 	bl	80056f4 <w25q20ew_cmd_write_disable>
 8005ac2:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d003      	beq.n	8005ad2 <w25q20ew_quad_disable+0xa2>
		console_str_send("write disable error\n");
 8005aca:	4810      	ldr	r0, [pc, #64]	; (8005b0c <w25q20ew_quad_disable+0xdc>)
 8005acc:	f7fe f87c 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005ad0:	e00f      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
	}
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 8005ad2:	2264      	movs	r2, #100	; 0x64
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	2002      	movs	r0, #2
 8005ad8:	f7ff febe 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005adc:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d006      	beq.n	8005af2 <w25q20ew_quad_disable+0xc2>
		console_str_send("write disable wait error\n");
 8005ae4:	480a      	ldr	r0, [pc, #40]	; (8005b10 <w25q20ew_quad_disable+0xe0>)
 8005ae6:	f7fe f86f 	bl	8003bc8 <console_str_send>
		goto QUAD_ENABLE_EXIT;
 8005aea:	e002      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
		goto QUAD_ENABLE_EXIT;
 8005aec:	bf00      	nop
 8005aee:	e000      	b.n	8005af2 <w25q20ew_quad_disable+0xc2>
		goto QUAD_ENABLE_EXIT;
 8005af0:	bf00      	nop
	}
	
QUAD_ENABLE_EXIT:
	
	return ret;
 8005af2:	687b      	ldr	r3, [r7, #4]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	0800a8b0 	.word	0x0800a8b0
 8005b00:	0800a834 	.word	0x0800a834
 8005b04:	0800a848 	.word	0x0800a848
 8005b08:	0800a8c8 	.word	0x0800a8c8
 8005b0c:	0800a87c 	.word	0x0800a87c
 8005b10:	0800a894 	.word	0x0800a894

08005b14 <w25q20ew_init>:

// 
int32_t w25q20ew_init(void)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005b1a:	4b07      	ldr	r3, [pc, #28]	; (8005b38 <w25q20ew_init+0x24>)
 8005b1c:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(W25Q20EW_CTL));
 8005b1e:	220c      	movs	r2, #12
 8005b20:	2100      	movs	r1, #0
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f004 fb0a 	bl	800a13c <memset>
	
	// 
	this->state = ST_INITIALIZED;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3708      	adds	r7, #8
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	20071638 	.word	0x20071638

08005b3c <w25q20ew_open>:

// 
int32_t w25q20ew_open(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005b42:	4b1a      	ldr	r3, [pc, #104]	; (8005bac <w25q20ew_open+0x70>)
 8005b44:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	if (this->state != ST_INITIALIZED) {
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d002      	beq.n	8005b54 <w25q20ew_open+0x18>
		return -1;
 8005b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b52:	e026      	b.n	8005ba2 <w25q20ew_open+0x66>
	}
	
	// octospi
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par);
 8005b54:	4916      	ldr	r1, [pc, #88]	; (8005bb0 <w25q20ew_open+0x74>)
 8005b56:	2000      	movs	r0, #0
 8005b58:	f001 f9ca 	bl	8006ef0 <octospi_open>
 8005b5c:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d001      	beq.n	8005b68 <w25q20ew_open+0x2c>
		return ret;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	e01c      	b.n	8005ba2 <w25q20ew_open+0x66>
	}
	
#if defined(WRITE_ACCESS_QUAD) || defined(READ_ACCESS_QUAD) 
	// quad
	ret = w25q20ew_quad_enable();
 8005b68:	f7ff fef0 	bl	800594c <w25q20ew_quad_enable>
 8005b6c:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d004      	beq.n	8005b7e <w25q20ew_open+0x42>
		console_str_send("quade enable error\n");
 8005b74:	480f      	ldr	r0, [pc, #60]	; (8005bb4 <w25q20ew_open+0x78>)
 8005b76:	f7fe f827 	bl	8003bc8 <console_str_send>
		return ret;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	e011      	b.n	8005ba2 <w25q20ew_open+0x66>
	}
	// QUAD
	ret = w25q20ew_polling_read_status_2(FLASH_STATUS_2_QE, 1, W25Q20EW_TIMEOUT);
 8005b7e:	2264      	movs	r2, #100	; 0x64
 8005b80:	2101      	movs	r1, #1
 8005b82:	2002      	movs	r0, #2
 8005b84:	f7ff fea5 	bl	80058d2 <w25q20ew_polling_read_status_2>
 8005b88:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d004      	beq.n	8005b9a <w25q20ew_open+0x5e>
		console_str_send("quad enable wait error\n");
 8005b90:	4809      	ldr	r0, [pc, #36]	; (8005bb8 <w25q20ew_open+0x7c>)
 8005b92:	f7fe f819 	bl	8003bc8 <console_str_send>
		return ret;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	e003      	b.n	8005ba2 <w25q20ew_open+0x66>
	}
#endif
	
	// 
	this->state = ST_IDLE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3708      	adds	r7, #8
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	20071638 	.word	0x20071638
 8005bb0:	0800b30c 	.word	0x0800b30c
 8005bb4:	0800a8e4 	.word	0x0800a8e4
 8005bb8:	0800a864 	.word	0x0800a864

08005bbc <w25q20ew_close>:

// 
int32_t w25q20ew_close(void)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	; (8005bf8 <w25q20ew_close+0x3c>)
 8005bc4:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d002      	beq.n	8005bd4 <w25q20ew_close+0x18>
		return -1;
 8005bce:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd2:	e00c      	b.n	8005bee <w25q20ew_close+0x32>
	}
	
	// octospi
	ret = octospi_close(W25Q20EW_OCTOSPI_CH);
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	f001 faf1 	bl	80071bc <octospi_close>
 8005bda:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <w25q20ew_close+0x2a>
		return ret;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	e003      	b.n	8005bee <w25q20ew_close+0x32>
	}
	
	// 
	this->state = ST_INITIALIZED;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3708      	adds	r7, #8
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20071638 	.word	0x20071638

08005bfc <w25q20ew_write>:

// 
int32_t w25q20ew_write(uint32_t addr, uint8_t *data, uint32_t size)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08a      	sub	sp, #40	; 0x28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005c08:	4b45      	ldr	r3, [pc, #276]	; (8005d20 <w25q20ew_write+0x124>)
 8005c0a:	61fb      	str	r3, [r7, #28]
	uint32_t end_addr, current_size, current_addr;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d102      	bne.n	8005c18 <w25q20ew_write+0x1c>
		return -1;
 8005c12:	f04f 33ff 	mov.w	r3, #4294967295
 8005c16:	e07f      	b.n	8005d18 <w25q20ew_write+0x11c>
	}
	
	// 
	if (this->state != ST_IDLE) {
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d002      	beq.n	8005c26 <w25q20ew_write+0x2a>
		return -1;
 8005c20:	f04f 33ff 	mov.w	r3, #4294967295
 8005c24:	e078      	b.n	8005d18 <w25q20ew_write+0x11c>
	}
	// 
	this->state = ST_RUNNING;
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	2203      	movs	r2, #3
 8005c2a:	601a      	str	r2, [r3, #0]
	
	// 256byte
	
	// 256byte
	current_size = W25Q20EW_1PAGE_SIZE - (addr % W25Q20EW_1PAGE_SIZE);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8005c34:	627b      	str	r3, [r7, #36]	; 0x24
	if (current_size > size) {
 8005c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d901      	bls.n	8005c42 <w25q20ew_write+0x46>
		current_size = size;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	627b      	str	r3, [r7, #36]	; 0x24
	}
	
	// 
	current_addr = addr;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	623b      	str	r3, [r7, #32]
	end_addr = addr + size;
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
	
	// 
	do {
		// 
		ret = w25q20ew_cmd_write_enable();
 8005c4e:	f7ff fce7 	bl	8005620 <w25q20ew_cmd_write_enable>
 8005c52:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <w25q20ew_write+0x66>
			console_str_send("write enable error\n");
 8005c5a:	4832      	ldr	r0, [pc, #200]	; (8005d24 <w25q20ew_write+0x128>)
 8005c5c:	f7fd ffb4 	bl	8003bc8 <console_str_send>
			goto WRITE_EXIT;
 8005c60:	e056      	b.n	8005d10 <w25q20ew_write+0x114>
		}
		// 
		ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 8005c62:	2264      	movs	r2, #100	; 0x64
 8005c64:	2101      	movs	r1, #1
 8005c66:	2002      	movs	r0, #2
 8005c68:	f7ff fdf6 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005c6c:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d003      	beq.n	8005c7c <w25q20ew_write+0x80>
			console_str_send("write enable wait error\n");
 8005c74:	482c      	ldr	r0, [pc, #176]	; (8005d28 <w25q20ew_write+0x12c>)
 8005c76:	f7fd ffa7 	bl	8003bc8 <console_str_send>
			goto WRITE_EXIT;
 8005c7a:	e049      	b.n	8005d10 <w25q20ew_write+0x114>
		}
#if defined(WRITE_ACCESS_SINGLE)	// 
		// 
		ret = w25q20ew_cmd_write_single(current_addr, data, current_size);
 8005c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c7e:	68b9      	ldr	r1, [r7, #8]
 8005c80:	6a38      	ldr	r0, [r7, #32]
 8005c82:	f7ff fce1 	bl	8005648 <w25q20ew_cmd_write_single>
 8005c86:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <w25q20ew_write+0x9a>
			console_str_send("write single error\n");
 8005c8e:	4827      	ldr	r0, [pc, #156]	; (8005d2c <w25q20ew_write+0x130>)
 8005c90:	f7fd ff9a 	bl	8003bc8 <console_str_send>
			goto WRITE_EXIT;
 8005c94:	e03c      	b.n	8005d10 <w25q20ew_write+0x114>
#else
		console_str_send("no write access\n");
		
#endif
		// 
		ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_BUSY, 0, W25Q20EW_TIMEOUT);
 8005c96:	2264      	movs	r2, #100	; 0x64
 8005c98:	2100      	movs	r1, #0
 8005c9a:	2001      	movs	r0, #1
 8005c9c:	f7ff fddc 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005ca0:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d003      	beq.n	8005cb0 <w25q20ew_write+0xb4>
			console_str_send("busy wait error\n");
 8005ca8:	4821      	ldr	r0, [pc, #132]	; (8005d30 <w25q20ew_write+0x134>)
 8005caa:	f7fd ff8d 	bl	8003bc8 <console_str_send>
			goto WRITE_EXIT;
 8005cae:	e02f      	b.n	8005d10 <w25q20ew_write+0x114>
		}
		// 
		ret = w25q20ew_cmd_write_disable();
 8005cb0:	f7ff fd20 	bl	80056f4 <w25q20ew_cmd_write_disable>
 8005cb4:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <w25q20ew_write+0xc8>
			console_str_send("write disable error\n");
 8005cbc:	481d      	ldr	r0, [pc, #116]	; (8005d34 <w25q20ew_write+0x138>)
 8005cbe:	f7fd ff83 	bl	8003bc8 <console_str_send>
			goto WRITE_EXIT;
 8005cc2:	e025      	b.n	8005d10 <w25q20ew_write+0x114>
		}
		// 
		ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 8005cc4:	2264      	movs	r2, #100	; 0x64
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	2002      	movs	r0, #2
 8005cca:	f7ff fdc5 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005cce:	6178      	str	r0, [r7, #20]
		if (ret != E_OK) {
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <w25q20ew_write+0xe2>
			console_str_send("write disable wait error\n");
 8005cd6:	4818      	ldr	r0, [pc, #96]	; (8005d38 <w25q20ew_write+0x13c>)
 8005cd8:	f7fd ff76 	bl	8003bc8 <console_str_send>
			goto WRITE_EXIT;
 8005cdc:	e018      	b.n	8005d10 <w25q20ew_write+0x114>
		}
		// 
		current_addr += current_size;
 8005cde:	6a3a      	ldr	r2, [r7, #32]
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce2:	4413      	add	r3, r2
 8005ce4:	623b      	str	r3, [r7, #32]
		data += current_size;
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cea:	4413      	add	r3, r2
 8005cec:	60bb      	str	r3, [r7, #8]
		current_size = ((current_addr + W25Q20EW_1PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q20EW_1PAGE_SIZE;
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	f503 7280 	add.w	r2, r3, #256	; 0x100
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d903      	bls.n	8005d02 <w25q20ew_write+0x106>
 8005cfa:	69ba      	ldr	r2, [r7, #24]
 8005cfc:	6a3b      	ldr	r3, [r7, #32]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	e001      	b.n	8005d06 <w25q20ew_write+0x10a>
 8005d02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d06:	627b      	str	r3, [r7, #36]	; 0x24
		
	} while (current_addr < end_addr);
 8005d08:	6a3a      	ldr	r2, [r7, #32]
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d39e      	bcc.n	8005c4e <w25q20ew_write+0x52>
	
WRITE_EXIT:
	// 
	this->state = ST_IDLE;
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	2202      	movs	r2, #2
 8005d14:	601a      	str	r2, [r3, #0]
	
	return E_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3728      	adds	r7, #40	; 0x28
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	20071638 	.word	0x20071638
 8005d24:	0800a834 	.word	0x0800a834
 8005d28:	0800a848 	.word	0x0800a848
 8005d2c:	0800a8f8 	.word	0x0800a8f8
 8005d30:	0800a90c 	.word	0x0800a90c
 8005d34:	0800a87c 	.word	0x0800a87c
 8005d38:	0800a894 	.word	0x0800a894

08005d3c <w25q20ew_erase>:

// 
int32_t w25q20ew_erase(uint32_t addr)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005d44:	4b30      	ldr	r3, [pc, #192]	; (8005e08 <w25q20ew_erase+0xcc>)
 8005d46:	60bb      	str	r3, [r7, #8]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d002      	beq.n	8005d56 <w25q20ew_erase+0x1a>
		return E_PAR;
 8005d50:	f04f 33ff 	mov.w	r3, #4294967295
 8005d54:	e053      	b.n	8005dfe <w25q20ew_erase+0xc2>
	}
	
	// 
	if (addr > W25Q20EW_END_ADDRESS) {
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d5c:	d302      	bcc.n	8005d64 <w25q20ew_erase+0x28>
		return E_PAR;
 8005d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d62:	e04c      	b.n	8005dfe <w25q20ew_erase+0xc2>
	}
	
	// 
	this->state = ST_RUNNING;
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	2203      	movs	r2, #3
 8005d68:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_write_enable();
 8005d6a:	f7ff fc59 	bl	8005620 <w25q20ew_cmd_write_enable>
 8005d6e:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <w25q20ew_erase+0x42>
		console_str_send("write enable error\n");
 8005d76:	4825      	ldr	r0, [pc, #148]	; (8005e0c <w25q20ew_erase+0xd0>)
 8005d78:	f7fd ff26 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005d7c:	e03b      	b.n	8005df6 <w25q20ew_erase+0xba>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 8005d7e:	2264      	movs	r2, #100	; 0x64
 8005d80:	2101      	movs	r1, #1
 8005d82:	2002      	movs	r0, #2
 8005d84:	f7ff fd68 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005d88:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d003      	beq.n	8005d98 <w25q20ew_erase+0x5c>
		console_str_send("write enable wait error\n");
 8005d90:	481f      	ldr	r0, [pc, #124]	; (8005e10 <w25q20ew_erase+0xd4>)
 8005d92:	f7fd ff19 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005d96:	e02e      	b.n	8005df6 <w25q20ew_erase+0xba>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_cmd_erase(addr);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f7ff fc77 	bl	800568c <w25q20ew_cmd_erase>
 8005d9e:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <w25q20ew_erase+0x72>
		console_str_send("erace error\n");
 8005da6:	481b      	ldr	r0, [pc, #108]	; (8005e14 <w25q20ew_erase+0xd8>)
 8005da8:	f7fd ff0e 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005dac:	e023      	b.n	8005df6 <w25q20ew_erase+0xba>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_BUSY, 0, W25Q20EW_TIMEOUT);
 8005dae:	2264      	movs	r2, #100	; 0x64
 8005db0:	2100      	movs	r1, #0
 8005db2:	2001      	movs	r0, #1
 8005db4:	f7ff fd50 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005db8:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d003      	beq.n	8005dc8 <w25q20ew_erase+0x8c>
		console_str_send("busy wait error\n");
 8005dc0:	4815      	ldr	r0, [pc, #84]	; (8005e18 <w25q20ew_erase+0xdc>)
 8005dc2:	f7fd ff01 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005dc6:	e016      	b.n	8005df6 <w25q20ew_erase+0xba>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_cmd_write_disable();
 8005dc8:	f7ff fc94 	bl	80056f4 <w25q20ew_cmd_write_disable>
 8005dcc:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <w25q20ew_erase+0xa0>
		console_str_send("write disable error\n");
 8005dd4:	4811      	ldr	r0, [pc, #68]	; (8005e1c <w25q20ew_erase+0xe0>)
 8005dd6:	f7fd fef7 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005dda:	e00c      	b.n	8005df6 <w25q20ew_erase+0xba>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 8005ddc:	2264      	movs	r2, #100	; 0x64
 8005dde:	2100      	movs	r1, #0
 8005de0:	2002      	movs	r0, #2
 8005de2:	f7ff fd39 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005de6:	60f8      	str	r0, [r7, #12]
	if (ret != E_OK) {
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <w25q20ew_erase+0xba>
		console_str_send("write disable wait error\n");
 8005dee:	480c      	ldr	r0, [pc, #48]	; (8005e20 <w25q20ew_erase+0xe4>)
 8005df0:	f7fd feea 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005df4:	bf00      	nop
	}
	
ERASE_EXIT:
	
	// 
	this->state = ST_IDLE;
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	601a      	str	r2, [r3, #0]
	
	return ret;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	20071638 	.word	0x20071638
 8005e0c:	0800a834 	.word	0x0800a834
 8005e10:	0800a848 	.word	0x0800a848
 8005e14:	0800a920 	.word	0x0800a920
 8005e18:	0800a90c 	.word	0x0800a90c
 8005e1c:	0800a87c 	.word	0x0800a87c
 8005e20:	0800a894 	.word	0x0800a894

08005e24 <w25q20ew_chip_erase>:

// 
int32_t w25q20ew_chip_erase(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005e2a:	4b2d      	ldr	r3, [pc, #180]	; (8005ee0 <w25q20ew_chip_erase+0xbc>)
 8005e2c:	603b      	str	r3, [r7, #0]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d002      	beq.n	8005e3c <w25q20ew_chip_erase+0x18>
		return E_PAR;
 8005e36:	f04f 33ff 	mov.w	r3, #4294967295
 8005e3a:	e04c      	b.n	8005ed6 <w25q20ew_chip_erase+0xb2>
	}
	
	// 
	this->state = ST_RUNNING;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2203      	movs	r2, #3
 8005e40:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_write_enable();
 8005e42:	f7ff fbed 	bl	8005620 <w25q20ew_cmd_write_enable>
 8005e46:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <w25q20ew_chip_erase+0x32>
		console_str_send("write enable error\n");
 8005e4e:	4825      	ldr	r0, [pc, #148]	; (8005ee4 <w25q20ew_chip_erase+0xc0>)
 8005e50:	f7fd feba 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005e54:	e03b      	b.n	8005ece <w25q20ew_chip_erase+0xaa>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 1, W25Q20EW_TIMEOUT);
 8005e56:	2264      	movs	r2, #100	; 0x64
 8005e58:	2101      	movs	r1, #1
 8005e5a:	2002      	movs	r0, #2
 8005e5c:	f7ff fcfc 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005e60:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d003      	beq.n	8005e70 <w25q20ew_chip_erase+0x4c>
		console_str_send("write enable wait error\n");
 8005e68:	481f      	ldr	r0, [pc, #124]	; (8005ee8 <w25q20ew_chip_erase+0xc4>)
 8005e6a:	f7fd fead 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005e6e:	e02e      	b.n	8005ece <w25q20ew_chip_erase+0xaa>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_cmd_chip_erase();
 8005e70:	f7ff fc2c 	bl	80056cc <w25q20ew_cmd_chip_erase>
 8005e74:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <w25q20ew_chip_erase+0x60>
		console_str_send("erace error\n");
 8005e7c:	481b      	ldr	r0, [pc, #108]	; (8005eec <w25q20ew_chip_erase+0xc8>)
 8005e7e:	f7fd fea3 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005e82:	e024      	b.n	8005ece <w25q20ew_chip_erase+0xaa>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_BUSY, 0, W25Q20EW_CHIP_ERASETIMEOUT);
 8005e84:	f644 6220 	movw	r2, #20000	; 0x4e20
 8005e88:	2100      	movs	r1, #0
 8005e8a:	2001      	movs	r0, #1
 8005e8c:	f7ff fce4 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005e90:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <w25q20ew_chip_erase+0x7c>
		console_str_send("busy wait error\n");
 8005e98:	4815      	ldr	r0, [pc, #84]	; (8005ef0 <w25q20ew_chip_erase+0xcc>)
 8005e9a:	f7fd fe95 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005e9e:	e016      	b.n	8005ece <w25q20ew_chip_erase+0xaa>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_cmd_write_disable();
 8005ea0:	f7ff fc28 	bl	80056f4 <w25q20ew_cmd_write_disable>
 8005ea4:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <w25q20ew_chip_erase+0x90>
		console_str_send("write disable error\n");
 8005eac:	4811      	ldr	r0, [pc, #68]	; (8005ef4 <w25q20ew_chip_erase+0xd0>)
 8005eae:	f7fd fe8b 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005eb2:	e00c      	b.n	8005ece <w25q20ew_chip_erase+0xaa>
	}
	//kz_tsleep(1);
	// 
	ret = w25q20ew_polling_read_status_1(FLASH_STATUS_1_WEL, 0, W25Q20EW_TIMEOUT);
 8005eb4:	2264      	movs	r2, #100	; 0x64
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	2002      	movs	r0, #2
 8005eba:	f7ff fccd 	bl	8005858 <w25q20ew_polling_read_status_1>
 8005ebe:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d003      	beq.n	8005ece <w25q20ew_chip_erase+0xaa>
		console_str_send("write disable wait error\n");
 8005ec6:	480c      	ldr	r0, [pc, #48]	; (8005ef8 <w25q20ew_chip_erase+0xd4>)
 8005ec8:	f7fd fe7e 	bl	8003bc8 <console_str_send>
		goto ERASE_EXIT;
 8005ecc:	bf00      	nop
	}
	
ERASE_EXIT:
	
	// 
	this->state = ST_IDLE;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2202      	movs	r2, #2
 8005ed2:	601a      	str	r2, [r3, #0]
	
	return ret;
 8005ed4:	687b      	ldr	r3, [r7, #4]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	20071638 	.word	0x20071638
 8005ee4:	0800a834 	.word	0x0800a834
 8005ee8:	0800a848 	.word	0x0800a848
 8005eec:	0800a920 	.word	0x0800a920
 8005ef0:	0800a90c 	.word	0x0800a90c
 8005ef4:	0800a87c 	.word	0x0800a87c
 8005ef8:	0800a894 	.word	0x0800a894

08005efc <w25q20ew_read>:

// 
int32_t w25q20ew_read(uint32_t addr, uint8_t *data, uint32_t size)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b086      	sub	sp, #24
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005f08:	4b10      	ldr	r3, [pc, #64]	; (8005f4c <w25q20ew_read+0x50>)
 8005f0a:	617b      	str	r3, [r7, #20]
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d102      	bne.n	8005f18 <w25q20ew_read+0x1c>
		return -1;
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	e015      	b.n	8005f44 <w25q20ew_read+0x48>
	}
	
	// 
	if (this->state != ST_IDLE) {
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d002      	beq.n	8005f26 <w25q20ew_read+0x2a>
		return -1;
 8005f20:	f04f 33ff 	mov.w	r3, #4294967295
 8005f24:	e00e      	b.n	8005f44 <w25q20ew_read+0x48>
	}
	// 
	this->state = ST_RUNNING;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2203      	movs	r2, #3
 8005f2a:	601a      	str	r2, [r3, #0]
		goto READ_END;
	}
	
#elif defined(READ_ACCESS_QUAD)		// QUAD
	// QUAD
	ret = w25q20ew_cmd_read_quad(addr, data, size);
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	68b9      	ldr	r1, [r7, #8]
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f7ff fbf3 	bl	800571c <w25q20ew_cmd_read_quad>
 8005f36:	6138      	str	r0, [r7, #16]
	if (ret != E_OK) {
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	2b00      	cmp	r3, #0
#endif
	
READ_END:
	
	// 
	this->state = ST_IDLE;
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	601a      	str	r2, [r3, #0]
	
	return ret;
 8005f42:	693b      	ldr	r3, [r7, #16]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3718      	adds	r7, #24
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}
 8005f4c:	20071638 	.word	0x20071638

08005f50 <w25q20ew_set_memory_mappd>:

// 
int32_t w25q20ew_set_memory_mappd(void)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_set_memory_mapped();
 8005f56:	f7ff fc03 	bl	8005760 <w25q20ew_cmd_set_memory_mapped>
 8005f5a:	6078      	str	r0, [r7, #4]
	
	return ret;
 8005f5c:	687b      	ldr	r3, [r7, #4]
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3708      	adds	r7, #8
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
	...

08005f68 <w25q20ew_get_devise_id>:

// ID
// 2byte
int32_t w25q20ew_get_devise_id(uint8_t *id)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005f70:	4b0b      	ldr	r3, [pc, #44]	; (8005fa0 <w25q20ew_get_devise_id+0x38>)
 8005f72:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d002      	beq.n	8005f82 <w25q20ew_get_devise_id+0x1a>
		return -1;
 8005f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f80:	e00a      	b.n	8005f98 <w25q20ew_get_devise_id+0x30>
	}
	// 
	this->state = ST_RUNNING;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2203      	movs	r2, #3
 8005f86:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_get_devise_id(id);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7ff fc3b 	bl	8005804 <w25q20ew_cmd_get_devise_id>
 8005f8e:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2202      	movs	r2, #2
 8005f94:	601a      	str	r2, [r3, #0]
	
	return ret;
 8005f96:	68bb      	ldr	r3, [r7, #8]
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	20071638 	.word	0x20071638

08005fa4 <w25q20ew_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_get_sfdp(uint8_t *sfdp)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8005fac:	4b0b      	ldr	r3, [pc, #44]	; (8005fdc <w25q20ew_get_sfdp+0x38>)
 8005fae:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d002      	beq.n	8005fbe <w25q20ew_get_sfdp+0x1a>
		return -1;
 8005fb8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fbc:	e00a      	b.n	8005fd4 <w25q20ew_get_sfdp+0x30>
	}
	// 
	this->state = ST_RUNNING;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2203      	movs	r2, #3
 8005fc2:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_cmd_get_sfdp(sfdp);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f7ff fc31 	bl	800582c <w25q20ew_cmd_get_sfdp>
 8005fca:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2202      	movs	r2, #2
 8005fd0:	601a      	str	r2, [r3, #0]
	
	return ret;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	20071638 	.word	0x20071638

08005fe0 <w25q20ew_ctrl_cmd_get_device_id>:

// 
static void w25q20ew_ctrl_cmd_get_device_id(void)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
	uint8_t id[2];
	uint32_t ret;
	uint32_t i;
	
	// 
	memset(id, 0, sizeof(id));
 8005fe6:	1d3b      	adds	r3, r7, #4
 8005fe8:	2202      	movs	r2, #2
 8005fea:	2100      	movs	r1, #0
 8005fec:	4618      	mov	r0, r3
 8005fee:	f004 f8a5 	bl	800a13c <memset>
	
	// ID
	ret = w25q20ew_get_devise_id(id);
 8005ff2:	1d3b      	adds	r3, r7, #4
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7ff ffb7 	bl	8005f68 <w25q20ew_get_devise_id>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	60bb      	str	r3, [r7, #8]
	if (ret != 0) {
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <w25q20ew_ctrl_cmd_get_device_id+0x2a>
		console_str_send("w25q20ew_get_devise_id error\n");
 8006004:	480e      	ldr	r0, [pc, #56]	; (8006040 <w25q20ew_ctrl_cmd_get_device_id+0x60>)
 8006006:	f7fd fddf 	bl	8003bc8 <console_str_send>
	}
	
	// 
	console_str_send("id\n");
 800600a:	480e      	ldr	r0, [pc, #56]	; (8006044 <w25q20ew_ctrl_cmd_get_device_id+0x64>)
 800600c:	f7fd fddc 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 2; i++) {
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]
 8006014:	e00c      	b.n	8006030 <w25q20ew_ctrl_cmd_get_device_id+0x50>
		console_val_send(id[i]);
 8006016:	1d3a      	adds	r2, r7, #4
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4413      	add	r3, r2
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	4618      	mov	r0, r3
 8006020:	f7fd fde8 	bl	8003bf4 <console_val_send>
		console_str_send("\n");
 8006024:	4808      	ldr	r0, [pc, #32]	; (8006048 <w25q20ew_ctrl_cmd_get_device_id+0x68>)
 8006026:	f7fd fdcf 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 2; i++) {
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	3301      	adds	r3, #1
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2b01      	cmp	r3, #1
 8006034:	d9ef      	bls.n	8006016 <w25q20ew_ctrl_cmd_get_device_id+0x36>
	}
}
 8006036:	bf00      	nop
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	0800a930 	.word	0x0800a930
 8006044:	0800a950 	.word	0x0800a950
 8006048:	0800a954 	.word	0x0800a954

0800604c <w25q20ew_ctrl_cmd_get_sfdp>:

// 
static void w25q20ew_ctrl_cmd_get_sfdp(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b0c4      	sub	sp, #272	; 0x110
 8006050:	af00      	add	r7, sp, #0
	uint8_t sfdp[256];
	uint32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(sfdp, 0, sizeof(sfdp));
 8006052:	463b      	mov	r3, r7
 8006054:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006058:	2100      	movs	r1, #0
 800605a:	4618      	mov	r0, r3
 800605c:	f004 f86e 	bl	800a13c <memset>
	
	// SFDP
	ret = w25q20ew_get_sfdp(sfdp);
 8006060:	463b      	mov	r3, r7
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff ff9e 	bl	8005fa4 <w25q20ew_get_sfdp>
 8006068:	4603      	mov	r3, r0
 800606a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if (ret != 0) {
 800606e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <w25q20ew_ctrl_cmd_get_sfdp+0x30>
		console_str_send("w25q20ew_cmd_get_sfdp error\n");
 8006076:	4829      	ldr	r0, [pc, #164]	; (800611c <w25q20ew_ctrl_cmd_get_sfdp+0xd0>)
 8006078:	f7fd fda6 	bl	8003bc8 <console_str_send>
	}
	
	// 
	console_str_send("==================== SFDP ============================\n");
 800607c:	4828      	ldr	r0, [pc, #160]	; (8006120 <w25q20ew_ctrl_cmd_get_sfdp+0xd4>)
 800607e:	f7fd fda3 	bl	8003bc8 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8006082:	4828      	ldr	r0, [pc, #160]	; (8006124 <w25q20ew_ctrl_cmd_get_sfdp+0xd8>)
 8006084:	f7fd fda0 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8006088:	4827      	ldr	r0, [pc, #156]	; (8006128 <w25q20ew_ctrl_cmd_get_sfdp+0xdc>)
 800608a:	f7fd fd9d 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 800608e:	2300      	movs	r3, #0
 8006090:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006094:	e039      	b.n	800610a <w25q20ew_ctrl_cmd_get_sfdp+0xbe>
		for (j = 0; j < 16; j++) {
 8006096:	2300      	movs	r3, #0
 8006098:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800609c:	e029      	b.n	80060f2 <w25q20ew_ctrl_cmd_get_sfdp+0xa6>
			k = i*16+j;
 800609e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80060a2:	011a      	lsls	r2, r3, #4
 80060a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80060a8:	4413      	add	r3, r2
 80060aa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
			if (j == 0) {
 80060ae:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10c      	bne.n	80060d0 <w25q20ew_ctrl_cmd_get_sfdp+0x84>
				// 
				console_str_send("0x");
 80060b6:	481d      	ldr	r0, [pc, #116]	; (800612c <w25q20ew_ctrl_cmd_get_sfdp+0xe0>)
 80060b8:	f7fd fd86 	bl	8003bc8 <console_str_send>
				console_val_send_hex(k, 2);
 80060bc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2102      	movs	r1, #2
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fd fe07 	bl	8003cd8 <console_val_send_hex>
				console_str_send(" |");
 80060ca:	4819      	ldr	r0, [pc, #100]	; (8006130 <w25q20ew_ctrl_cmd_get_sfdp+0xe4>)
 80060cc:	f7fd fd7c 	bl	8003bc8 <console_str_send>
			}
			console_str_send(" ");
 80060d0:	4818      	ldr	r0, [pc, #96]	; (8006134 <w25q20ew_ctrl_cmd_get_sfdp+0xe8>)
 80060d2:	f7fd fd79 	bl	8003bc8 <console_str_send>
			console_val_send_hex(sfdp[k], 2);
 80060d6:	463a      	mov	r2, r7
 80060d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80060dc:	4413      	add	r3, r2
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	2102      	movs	r1, #2
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fd fdf8 	bl	8003cd8 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 80060e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80060ec:	3301      	adds	r3, #1
 80060ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80060f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80060f6:	2b0f      	cmp	r3, #15
 80060f8:	d9d1      	bls.n	800609e <w25q20ew_ctrl_cmd_get_sfdp+0x52>
		}
		console_str_send("\n");
 80060fa:	480f      	ldr	r0, [pc, #60]	; (8006138 <w25q20ew_ctrl_cmd_get_sfdp+0xec>)
 80060fc:	f7fd fd64 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 8006100:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006104:	3301      	adds	r3, #1
 8006106:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800610a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800610e:	2b0f      	cmp	r3, #15
 8006110:	d9c1      	bls.n	8006096 <w25q20ew_ctrl_cmd_get_sfdp+0x4a>
	}
}
 8006112:	bf00      	nop
 8006114:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	0800a958 	.word	0x0800a958
 8006120:	0800a978 	.word	0x0800a978
 8006124:	0800a9b0 	.word	0x0800a9b0
 8006128:	0800a9e8 	.word	0x0800a9e8
 800612c:	0800aa20 	.word	0x0800aa20
 8006130:	0800aa24 	.word	0x0800aa24
 8006134:	0800aa28 	.word	0x0800aa28
 8006138:	0800a954 	.word	0x0800a954

0800613c <w25q20ew_ctrl_cmd_write_enable>:

// 
static void w25q20ew_ctrl_cmd_write_enable(void)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	console_str_send("write enable\n");
 8006142:	4809      	ldr	r0, [pc, #36]	; (8006168 <w25q20ew_ctrl_cmd_write_enable+0x2c>)
 8006144:	f7fd fd40 	bl	8003bc8 <console_str_send>
	ret = w25q20ew_cmd_write_enable();
 8006148:	f7ff fa6a 	bl	8005620 <w25q20ew_cmd_write_enable>
 800614c:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d004      	beq.n	800615e <w25q20ew_ctrl_cmd_write_enable+0x22>
		console_str_send("write enable error\n");
 8006154:	4805      	ldr	r0, [pc, #20]	; (800616c <w25q20ew_ctrl_cmd_write_enable+0x30>)
 8006156:	f7fd fd37 	bl	8003bc8 <console_str_send>
		goto WRITE_ENABLE_EXIT;
 800615a:	bf00      	nop
	}
	
WRITE_ENABLE_EXIT:
	return;
 800615c:	bf00      	nop
 800615e:	bf00      	nop
}
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	0800aa2c 	.word	0x0800aa2c
 800616c:	0800a834 	.word	0x0800a834

08006170 <w25q20ew_ctrl_cmd_write_disable>:

static void w25q20ew_ctrl_cmd_write_disable(void)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	console_str_send("write disable\n");
 8006176:	4809      	ldr	r0, [pc, #36]	; (800619c <w25q20ew_ctrl_cmd_write_disable+0x2c>)
 8006178:	f7fd fd26 	bl	8003bc8 <console_str_send>
	ret = w25q20ew_cmd_write_disable();
 800617c:	f7ff faba 	bl	80056f4 <w25q20ew_cmd_write_disable>
 8006180:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d004      	beq.n	8006192 <w25q20ew_ctrl_cmd_write_disable+0x22>
		console_str_send("write disable error\n");
 8006188:	4805      	ldr	r0, [pc, #20]	; (80061a0 <w25q20ew_ctrl_cmd_write_disable+0x30>)
 800618a:	f7fd fd1d 	bl	8003bc8 <console_str_send>
		goto WRITE_DISABLE_EXIT;
 800618e:	bf00      	nop
	}
	
WRITE_DISABLE_EXIT:
	return;
 8006190:	bf00      	nop
 8006192:	bf00      	nop
}
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	0800aa3c 	.word	0x0800aa3c
 80061a0:	0800a87c 	.word	0x0800a87c

080061a4 <w25q20ew_ctrl_cmd_read_status_1>:

static void w25q20ew_ctrl_cmd_read_status_1(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80061aa:	2300      	movs	r3, #0
 80061ac:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_read_status_1(&status);
 80061ae:	1cfb      	adds	r3, r7, #3
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7ff faeb 	bl	800578c <w25q20ew_cmd_read_status_1>
 80061b6:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <w25q20ew_ctrl_cmd_read_status_1+0x22>
		console_str_send("status1 read error\n");
 80061be:	4809      	ldr	r0, [pc, #36]	; (80061e4 <w25q20ew_ctrl_cmd_read_status_1+0x40>)
 80061c0:	f7fd fd02 	bl	8003bc8 <console_str_send>
		goto READ_STATUS_EXIT;
 80061c4:	e00a      	b.n	80061dc <w25q20ew_ctrl_cmd_read_status_1+0x38>
	}
	console_str_send("status:");
 80061c6:	4808      	ldr	r0, [pc, #32]	; (80061e8 <w25q20ew_ctrl_cmd_read_status_1+0x44>)
 80061c8:	f7fd fcfe 	bl	8003bc8 <console_str_send>
	console_val_send_hex(status, 2);
 80061cc:	78fb      	ldrb	r3, [r7, #3]
 80061ce:	2102      	movs	r1, #2
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7fd fd81 	bl	8003cd8 <console_val_send_hex>
	console_str_send("\n");
 80061d6:	4805      	ldr	r0, [pc, #20]	; (80061ec <w25q20ew_ctrl_cmd_read_status_1+0x48>)
 80061d8:	f7fd fcf6 	bl	8003bc8 <console_str_send>
	
READ_STATUS_EXIT:
	return;
 80061dc:	bf00      	nop
}
 80061de:	3708      	adds	r7, #8
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	0800aa4c 	.word	0x0800aa4c
 80061e8:	0800aa60 	.word	0x0800aa60
 80061ec:	0800a954 	.word	0x0800a954

080061f0 <w25q20ew_ctrl_cmd_read_status_2>:

static void w25q20ew_ctrl_cmd_read_status_2(void)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80061f6:	2300      	movs	r3, #0
 80061f8:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = w25q20ew_cmd_read_status_2(&status);
 80061fa:	1cfb      	adds	r3, r7, #3
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7ff fad9 	bl	80057b4 <w25q20ew_cmd_read_status_2>
 8006202:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <w25q20ew_ctrl_cmd_read_status_2+0x22>
		console_str_send("status2 read error\n");
 800620a:	4809      	ldr	r0, [pc, #36]	; (8006230 <w25q20ew_ctrl_cmd_read_status_2+0x40>)
 800620c:	f7fd fcdc 	bl	8003bc8 <console_str_send>
		goto READ_STATUS_EXIT;
 8006210:	e00a      	b.n	8006228 <w25q20ew_ctrl_cmd_read_status_2+0x38>
	}
	console_str_send("status:");
 8006212:	4808      	ldr	r0, [pc, #32]	; (8006234 <w25q20ew_ctrl_cmd_read_status_2+0x44>)
 8006214:	f7fd fcd8 	bl	8003bc8 <console_str_send>
	console_val_send_hex(status, 2);
 8006218:	78fb      	ldrb	r3, [r7, #3]
 800621a:	2102      	movs	r1, #2
 800621c:	4618      	mov	r0, r3
 800621e:	f7fd fd5b 	bl	8003cd8 <console_val_send_hex>
	console_str_send("\n");
 8006222:	4805      	ldr	r0, [pc, #20]	; (8006238 <w25q20ew_ctrl_cmd_read_status_2+0x48>)
 8006224:	f7fd fcd0 	bl	8003bc8 <console_str_send>
	
READ_STATUS_EXIT:
	return;
 8006228:	bf00      	nop
}
 800622a:	3708      	adds	r7, #8
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	0800aa68 	.word	0x0800aa68
 8006234:	0800aa60 	.word	0x0800aa60
 8006238:	0800a954 	.word	0x0800a954

0800623c <w25q20ew_ctrl_cmd_erace>:

static void w25q20ew_ctrl_cmd_erace(void)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = w25q20ew_erase(0);
 8006242:	2000      	movs	r0, #0
 8006244:	f7ff fd7a 	bl	8005d3c <w25q20ew_erase>
 8006248:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d004      	beq.n	800625a <w25q20ew_ctrl_cmd_erace+0x1e>
		console_str_send("erace error\n");
 8006250:	4804      	ldr	r0, [pc, #16]	; (8006264 <w25q20ew_ctrl_cmd_erace+0x28>)
 8006252:	f7fd fcb9 	bl	8003bc8 <console_str_send>
		goto ERACE_EXIT;
 8006256:	bf00      	nop
	}
	
ERACE_EXIT:
	return;
 8006258:	bf00      	nop
 800625a:	bf00      	nop
}
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	0800a920 	.word	0x0800a920

08006268 <w25q20ew_ctrl_cmd_chip_erace>:

static void w25q20ew_ctrl_cmd_chip_erace(void)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
	int32_t ret;
	
	console_str_send("chip erace start\n");
 800626e:	480a      	ldr	r0, [pc, #40]	; (8006298 <w25q20ew_ctrl_cmd_chip_erace+0x30>)
 8006270:	f7fd fcaa 	bl	8003bc8 <console_str_send>
	
	// 
	ret = w25q20ew_chip_erase();
 8006274:	f7ff fdd6 	bl	8005e24 <w25q20ew_chip_erase>
 8006278:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d003      	beq.n	8006288 <w25q20ew_ctrl_cmd_chip_erace+0x20>
		console_str_send("chip erace error\n");
 8006280:	4806      	ldr	r0, [pc, #24]	; (800629c <w25q20ew_ctrl_cmd_chip_erace+0x34>)
 8006282:	f7fd fca1 	bl	8003bc8 <console_str_send>
		goto ERACE_EXIT;
 8006286:	e002      	b.n	800628e <w25q20ew_ctrl_cmd_chip_erace+0x26>
	}
	
	console_str_send("chip erace end\n");
 8006288:	4805      	ldr	r0, [pc, #20]	; (80062a0 <w25q20ew_ctrl_cmd_chip_erace+0x38>)
 800628a:	f7fd fc9d 	bl	8003bc8 <console_str_send>
	
ERACE_EXIT:
	return;
 800628e:	bf00      	nop
}
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	0800aa7c 	.word	0x0800aa7c
 800629c:	0800aa90 	.word	0x0800aa90
 80062a0:	0800aaa4 	.word	0x0800aaa4

080062a4 <w25q20ew_ctrl_cmd_read>:

#define W25Q20EW_BUFF_SIZE	(4*1024)
static uint8_t w25q20ew_buff[W25Q20EW_BUFF_SIZE];
static void w25q20ew_ctrl_cmd_read(void)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(w25q20ew_buff, 0, sizeof(W25Q20EW_BUFF_SIZE));
 80062aa:	2204      	movs	r2, #4
 80062ac:	2100      	movs	r1, #0
 80062ae:	4829      	ldr	r0, [pc, #164]	; (8006354 <w25q20ew_ctrl_cmd_read+0xb0>)
 80062b0:	f003 ff44 	bl	800a13c <memset>
	
	// 
	ret = w25q20ew_read(0, w25q20ew_buff, W25Q20EW_BUFF_SIZE);
 80062b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80062b8:	4926      	ldr	r1, [pc, #152]	; (8006354 <w25q20ew_ctrl_cmd_read+0xb0>)
 80062ba:	2000      	movs	r0, #0
 80062bc:	f7ff fe1e 	bl	8005efc <w25q20ew_read>
 80062c0:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <w25q20ew_ctrl_cmd_read+0x2c>
		console_str_send("read error\n");
 80062c8:	4823      	ldr	r0, [pc, #140]	; (8006358 <w25q20ew_ctrl_cmd_read+0xb4>)
 80062ca:	f7fd fc7d 	bl	8003bc8 <console_str_send>
		goto ERACE_EXIT;
 80062ce:	e03c      	b.n	800634a <w25q20ew_ctrl_cmd_read+0xa6>
	}
	
	// 
	console_str_send("==================== BUFF ============================\n");
 80062d0:	4822      	ldr	r0, [pc, #136]	; (800635c <w25q20ew_ctrl_cmd_read+0xb8>)
 80062d2:	f7fd fc79 	bl	8003bc8 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 80062d6:	4822      	ldr	r0, [pc, #136]	; (8006360 <w25q20ew_ctrl_cmd_read+0xbc>)
 80062d8:	f7fd fc76 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 80062dc:	4821      	ldr	r0, [pc, #132]	; (8006364 <w25q20ew_ctrl_cmd_read+0xc0>)
 80062de:	f7fd fc73 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 80062e2:	2300      	movs	r3, #0
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	e02d      	b.n	8006344 <w25q20ew_ctrl_cmd_read+0xa0>
		for (j = 0; j < 16; j++) {
 80062e8:	2300      	movs	r3, #0
 80062ea:	60bb      	str	r3, [r7, #8]
 80062ec:	e021      	b.n	8006332 <w25q20ew_ctrl_cmd_read+0x8e>
			k = i*16+j;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	011a      	lsls	r2, r3, #4
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	4413      	add	r3, r2
 80062f6:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10b      	bne.n	8006316 <w25q20ew_ctrl_cmd_read+0x72>
				// 
				console_str_send("0x");
 80062fe:	481a      	ldr	r0, [pc, #104]	; (8006368 <w25q20ew_ctrl_cmd_read+0xc4>)
 8006300:	f7fd fc62 	bl	8003bc8 <console_str_send>
				console_val_send_hex(k, 2);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2102      	movs	r1, #2
 800630a:	4618      	mov	r0, r3
 800630c:	f7fd fce4 	bl	8003cd8 <console_val_send_hex>
				console_str_send(" |");
 8006310:	4816      	ldr	r0, [pc, #88]	; (800636c <w25q20ew_ctrl_cmd_read+0xc8>)
 8006312:	f7fd fc59 	bl	8003bc8 <console_str_send>
			}
			console_str_send(" ");
 8006316:	4816      	ldr	r0, [pc, #88]	; (8006370 <w25q20ew_ctrl_cmd_read+0xcc>)
 8006318:	f7fd fc56 	bl	8003bc8 <console_str_send>
			console_val_send_hex(w25q20ew_buff[k], 2);
 800631c:	4a0d      	ldr	r2, [pc, #52]	; (8006354 <w25q20ew_ctrl_cmd_read+0xb0>)
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	4413      	add	r3, r2
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	2102      	movs	r1, #2
 8006326:	4618      	mov	r0, r3
 8006328:	f7fd fcd6 	bl	8003cd8 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	3301      	adds	r3, #1
 8006330:	60bb      	str	r3, [r7, #8]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	2b0f      	cmp	r3, #15
 8006336:	d9da      	bls.n	80062ee <w25q20ew_ctrl_cmd_read+0x4a>
		}
		console_str_send("\n");
 8006338:	480e      	ldr	r0, [pc, #56]	; (8006374 <w25q20ew_ctrl_cmd_read+0xd0>)
 800633a:	f7fd fc45 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	3301      	adds	r3, #1
 8006342:	60fb      	str	r3, [r7, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2b0f      	cmp	r3, #15
 8006348:	d9ce      	bls.n	80062e8 <w25q20ew_ctrl_cmd_read+0x44>
	}
	
ERACE_EXIT:
	return;
 800634a:	bf00      	nop
}
 800634c:	3710      	adds	r7, #16
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	20071644 	.word	0x20071644
 8006358:	0800aab4 	.word	0x0800aab4
 800635c:	0800aac0 	.word	0x0800aac0
 8006360:	0800a9b0 	.word	0x0800a9b0
 8006364:	0800a9e8 	.word	0x0800a9e8
 8006368:	0800aa20 	.word	0x0800aa20
 800636c:	0800aa24 	.word	0x0800aa24
 8006370:	0800aa28 	.word	0x0800aa28
 8006374:	0800a954 	.word	0x0800a954

08006378 <w25q20ew_ctrl_cmd_access>:

static void w25q20ew_ctrl_cmd_access(int argc, char *argv[])
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
	int32_t ret;
	int8_t enable;
	
	// 
	if (argc < 2) {
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b01      	cmp	r3, #1
 8006386:	dc03      	bgt.n	8006390 <w25q20ew_ctrl_cmd_access+0x18>
		console_str_send("w25q20ew access <0:quad disable / 1:quad enable>\n");
 8006388:	4813      	ldr	r0, [pc, #76]	; (80063d8 <w25q20ew_ctrl_cmd_access+0x60>)
 800638a:	f7fd fc1d 	bl	8003bc8 <console_str_send>
		return;
 800638e:	e020      	b.n	80063d2 <w25q20ew_ctrl_cmd_access+0x5a>
	}
	
	enable = atoi(argv[2]);
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	3308      	adds	r3, #8
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f003 fe8e 	bl	800a0b8 <atoi>
 800639c:	4603      	mov	r3, r0
 800639e:	72fb      	strb	r3, [r7, #11]
	
	// 
	if (enable != 0) {
 80063a0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d006      	beq.n	80063b6 <w25q20ew_ctrl_cmd_access+0x3e>
		ret = w25q20ew_quad_enable();
 80063a8:	f7ff fad0 	bl	800594c <w25q20ew_quad_enable>
 80063ac:	60f8      	str	r0, [r7, #12]
		console_str_send("quad enable \n");
 80063ae:	480b      	ldr	r0, [pc, #44]	; (80063dc <w25q20ew_ctrl_cmd_access+0x64>)
 80063b0:	f7fd fc0a 	bl	8003bc8 <console_str_send>
 80063b4:	e005      	b.n	80063c2 <w25q20ew_ctrl_cmd_access+0x4a>
		
	// 
	} else {
		ret = w25q20ew_quad_disable();
 80063b6:	f7ff fb3b 	bl	8005a30 <w25q20ew_quad_disable>
 80063ba:	60f8      	str	r0, [r7, #12]
		console_str_send("quad disable \n");
 80063bc:	4808      	ldr	r0, [pc, #32]	; (80063e0 <w25q20ew_ctrl_cmd_access+0x68>)
 80063be:	f7fd fc03 	bl	8003bc8 <console_str_send>
		
	}
	if (ret != E_OK) {
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d003      	beq.n	80063d0 <w25q20ew_ctrl_cmd_access+0x58>
		console_str_send("error\n");
 80063c8:	4806      	ldr	r0, [pc, #24]	; (80063e4 <w25q20ew_ctrl_cmd_access+0x6c>)
 80063ca:	f7fd fbfd 	bl	8003bc8 <console_str_send>
	}
	
	return;
 80063ce:	bf00      	nop
 80063d0:	bf00      	nop
}
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	0800aaf8 	.word	0x0800aaf8
 80063dc:	0800ab2c 	.word	0x0800ab2c
 80063e0:	0800ab3c 	.word	0x0800ab3c
 80063e4:	0800ab4c 	.word	0x0800ab4c

080063e8 <w25q20ew_set_cmd>:

// 
void w25q20ew_set_cmd(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "w25q20ew get_device_id";
 80063ee:	4b2a      	ldr	r3, [pc, #168]	; (8006498 <w25q20ew_set_cmd+0xb0>)
 80063f0:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_get_device_id;
 80063f2:	4b2a      	ldr	r3, [pc, #168]	; (800649c <w25q20ew_set_cmd+0xb4>)
 80063f4:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 80063f6:	463b      	mov	r3, r7
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7fd fd53 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew get_sfdp";
 80063fe:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <w25q20ew_set_cmd+0xb8>)
 8006400:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_get_sfdp;
 8006402:	4b28      	ldr	r3, [pc, #160]	; (80064a4 <w25q20ew_set_cmd+0xbc>)
 8006404:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006406:	463b      	mov	r3, r7
 8006408:	4618      	mov	r0, r3
 800640a:	f7fd fd4b 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew write enable";
 800640e:	4b26      	ldr	r3, [pc, #152]	; (80064a8 <w25q20ew_set_cmd+0xc0>)
 8006410:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_write_enable;
 8006412:	4b26      	ldr	r3, [pc, #152]	; (80064ac <w25q20ew_set_cmd+0xc4>)
 8006414:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006416:	463b      	mov	r3, r7
 8006418:	4618      	mov	r0, r3
 800641a:	f7fd fd43 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew write disable";
 800641e:	4b24      	ldr	r3, [pc, #144]	; (80064b0 <w25q20ew_set_cmd+0xc8>)
 8006420:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_write_disable;
 8006422:	4b24      	ldr	r3, [pc, #144]	; (80064b4 <w25q20ew_set_cmd+0xcc>)
 8006424:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006426:	463b      	mov	r3, r7
 8006428:	4618      	mov	r0, r3
 800642a:	f7fd fd3b 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew read status1";
 800642e:	4b22      	ldr	r3, [pc, #136]	; (80064b8 <w25q20ew_set_cmd+0xd0>)
 8006430:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read_status_1;
 8006432:	4b22      	ldr	r3, [pc, #136]	; (80064bc <w25q20ew_set_cmd+0xd4>)
 8006434:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006436:	463b      	mov	r3, r7
 8006438:	4618      	mov	r0, r3
 800643a:	f7fd fd33 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew read status2";
 800643e:	4b20      	ldr	r3, [pc, #128]	; (80064c0 <w25q20ew_set_cmd+0xd8>)
 8006440:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read_status_2;
 8006442:	4b20      	ldr	r3, [pc, #128]	; (80064c4 <w25q20ew_set_cmd+0xdc>)
 8006444:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006446:	463b      	mov	r3, r7
 8006448:	4618      	mov	r0, r3
 800644a:	f7fd fd2b 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew erace";
 800644e:	4b1e      	ldr	r3, [pc, #120]	; (80064c8 <w25q20ew_set_cmd+0xe0>)
 8006450:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_erace;
 8006452:	4b1e      	ldr	r3, [pc, #120]	; (80064cc <w25q20ew_set_cmd+0xe4>)
 8006454:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006456:	463b      	mov	r3, r7
 8006458:	4618      	mov	r0, r3
 800645a:	f7fd fd23 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew chip_erace";
 800645e:	4b1c      	ldr	r3, [pc, #112]	; (80064d0 <w25q20ew_set_cmd+0xe8>)
 8006460:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_chip_erace;
 8006462:	4b1c      	ldr	r3, [pc, #112]	; (80064d4 <w25q20ew_set_cmd+0xec>)
 8006464:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006466:	463b      	mov	r3, r7
 8006468:	4618      	mov	r0, r3
 800646a:	f7fd fd1b 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew read";
 800646e:	4b1a      	ldr	r3, [pc, #104]	; (80064d8 <w25q20ew_set_cmd+0xf0>)
 8006470:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_read;
 8006472:	4b1a      	ldr	r3, [pc, #104]	; (80064dc <w25q20ew_set_cmd+0xf4>)
 8006474:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006476:	463b      	mov	r3, r7
 8006478:	4618      	mov	r0, r3
 800647a:	f7fd fd13 	bl	8003ea4 <console_set_command>
	cmd.input = "w25q20ew access";
 800647e:	4b18      	ldr	r3, [pc, #96]	; (80064e0 <w25q20ew_set_cmd+0xf8>)
 8006480:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_ctrl_cmd_access;
 8006482:	4b18      	ldr	r3, [pc, #96]	; (80064e4 <w25q20ew_set_cmd+0xfc>)
 8006484:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006486:	463b      	mov	r3, r7
 8006488:	4618      	mov	r0, r3
 800648a:	f7fd fd0b 	bl	8003ea4 <console_set_command>
}
 800648e:	bf00      	nop
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	0800ab54 	.word	0x0800ab54
 800649c:	08005fe1 	.word	0x08005fe1
 80064a0:	0800ab6c 	.word	0x0800ab6c
 80064a4:	0800604d 	.word	0x0800604d
 80064a8:	0800ab80 	.word	0x0800ab80
 80064ac:	0800613d 	.word	0x0800613d
 80064b0:	0800ab98 	.word	0x0800ab98
 80064b4:	08006171 	.word	0x08006171
 80064b8:	0800abb0 	.word	0x0800abb0
 80064bc:	080061a5 	.word	0x080061a5
 80064c0:	0800abc8 	.word	0x0800abc8
 80064c4:	080061f1 	.word	0x080061f1
 80064c8:	0800abe0 	.word	0x0800abe0
 80064cc:	0800623d 	.word	0x0800623d
 80064d0:	0800abf0 	.word	0x0800abf0
 80064d4:	08006269 	.word	0x08006269
 80064d8:	0800ac04 	.word	0x0800ac04
 80064dc:	080062a5 	.word	0x080062a5
 80064e0:	0800ac14 	.word	0x0800ac14
 80064e4:	08006379 	.word	0x08006379

080064e8 <dma_common_handler>:
	15,		// DMA_RESOURCE_SPI3_TX
};

// 
static void dma_common_handler(DMA_CH ch)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08e      	sub	sp, #56	; 0x38
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 80064f2:	4b40      	ldr	r3, [pc, #256]	; (80065f4 <dma_common_handler+0x10c>)
 80064f4:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_CTL *this = get_myself(ch);
 80064f6:	79fa      	ldrb	r2, [r7, #7]
 80064f8:	4613      	mov	r3, r2
 80064fa:	00db      	lsls	r3, r3, #3
 80064fc:	4413      	add	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4a3d      	ldr	r2, [pc, #244]	; (80065f8 <dma_common_handler+0x110>)
 8006502:	4413      	add	r3, r2
 8006504:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t global_bit_pos = ((ch * 4) + 0);
 8006506:	79fb      	ldrb	r3, [r7, #7]
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t comp_bit_pos =   ((ch * 4) + 1);
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	3301      	adds	r3, #1
 8006512:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t half_bit_pos =   ((ch * 4) + 2);
 8006514:	79fb      	ldrb	r3, [r7, #7]
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	3302      	adds	r3, #2
 800651a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t err_bit_pos =    ((ch * 4) + 3);
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	3303      	adds	r3, #3
 8006522:	623b      	str	r3, [r7, #32]
	DMA_SEND send_info;
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	fa22 f303 	lsr.w	r3, r2, r3
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d015      	beq.n	8006562 <dma_common_handler+0x7a>
		// 
		// (*)EN0
		dma->ifcr |= (1UL << err_bit_pos);
 8006536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006538:	685a      	ldr	r2, [r3, #4]
 800653a:	2101      	movs	r1, #1
 800653c:	6a3b      	ldr	r3, [r7, #32]
 800653e:	fa01 f303 	lsl.w	r3, r1, r3
 8006542:	431a      	orrs	r2, r3
 8006544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006546:	605a      	str	r2, [r3, #4]
		// 
		dma_stop(ch);
 8006548:	79fb      	ldrb	r3, [r7, #7]
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fac6 	bl	8006adc <dma_stop>
		// 
		this->callback(ch, -1, this->callback_vp);
 8006550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006556:	6892      	ldr	r2, [r2, #8]
 8006558:	79f8      	ldrb	r0, [r7, #7]
 800655a:	f04f 31ff 	mov.w	r1, #4294967295
 800655e:	4798      	blx	r3
		return;
 8006560:	e045      	b.n	80065ee <dma_common_handler+0x106>
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 8006562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006568:	fa22 f303 	lsr.w	r3, r2, r3
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b00      	cmp	r3, #0
 8006572:	d03b      	beq.n	80065ec <dma_common_handler+0x104>
		// 
		dma->ifcr |= (1UL << half_bit_pos) | (1UL << comp_bit_pos) | (1UL << global_bit_pos);
 8006574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	2101      	movs	r1, #1
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	4099      	lsls	r1, r3
 800657e:	2001      	movs	r0, #1
 8006580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006582:	fa00 f303 	lsl.w	r3, r0, r3
 8006586:	4319      	orrs	r1, r3
 8006588:	2001      	movs	r0, #1
 800658a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658c:	fa00 f303 	lsl.w	r3, r0, r3
 8006590:	430b      	orrs	r3, r1
 8006592:	431a      	orrs	r2, r3
 8006594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006596:	605a      	str	r2, [r3, #4]
		// 
		dma_stop(ch);
 8006598:	79fb      	ldrb	r3, [r7, #7]
 800659a:	4618      	mov	r0, r3
 800659c:	f000 fa9e 	bl	8006adc <dma_stop>
		// 
		if (this->remain_transfer_count != 0) {
 80065a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d019      	beq.n	80065dc <dma_common_handler+0xf4>
			// DMA
			memcpy(&send_info, &(this->send_info), sizeof(DMA_SEND));
 80065a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065aa:	f103 0110 	add.w	r1, r3, #16
 80065ae:	f107 030c 	add.w	r3, r7, #12
 80065b2:	2214      	movs	r2, #20
 80065b4:	4618      	mov	r0, r3
 80065b6:	f003 fdb6 	bl	800a126 <memcpy>
			send_info.src_addr = this->send_info.src_addr + this->send_info.transfer_count;
 80065ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065bc:	691a      	ldr	r2, [r3, #16]
 80065be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	4413      	add	r3, r2
 80065c4:	60fb      	str	r3, [r7, #12]
			send_info.transfer_count = this->remain_transfer_count;
 80065c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	61fb      	str	r3, [r7, #28]
			dma_start_ex(ch, &send_info);
 80065cc:	f107 020c 	add.w	r2, r7, #12
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	4611      	mov	r1, r2
 80065d4:	4618      	mov	r0, r3
 80065d6:	f000 f8e3 	bl	80067a0 <dma_start_ex>
			// 
			this->callback(ch, 0, this->callback_vp);
		}
	}
	
	return;
 80065da:	e007      	b.n	80065ec <dma_common_handler+0x104>
			this->callback(ch, 0, this->callback_vp);
 80065dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065e2:	6892      	ldr	r2, [r2, #8]
 80065e4:	79f8      	ldrb	r0, [r7, #7]
 80065e6:	2100      	movs	r1, #0
 80065e8:	4798      	blx	r3
	return;
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
}
 80065ee:	3738      	adds	r7, #56	; 0x38
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}
 80065f4:	40020000 	.word	0x40020000
 80065f8:	20072644 	.word	0x20072644

080065fc <dma1_handler>:

/*  */
void dma1_handler(void){
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH1);
 8006600:	2000      	movs	r0, #0
 8006602:	f7ff ff71 	bl	80064e8 <dma_common_handler>
}
 8006606:	bf00      	nop
 8006608:	bd80      	pop	{r7, pc}

0800660a <dma2_handler>:

void dma2_handler(void){
 800660a:	b580      	push	{r7, lr}
 800660c:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH2);
 800660e:	2001      	movs	r0, #1
 8006610:	f7ff ff6a 	bl	80064e8 <dma_common_handler>
}
 8006614:	bf00      	nop
 8006616:	bd80      	pop	{r7, pc}

08006618 <dma3_handler>:

void dma3_handler(void){
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH3);
 800661c:	2002      	movs	r0, #2
 800661e:	f7ff ff63 	bl	80064e8 <dma_common_handler>
}
 8006622:	bf00      	nop
 8006624:	bd80      	pop	{r7, pc}

08006626 <dma4_handler>:

void dma4_handler(void){
 8006626:	b580      	push	{r7, lr}
 8006628:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH4);
 800662a:	2003      	movs	r0, #3
 800662c:	f7ff ff5c 	bl	80064e8 <dma_common_handler>
}
 8006630:	bf00      	nop
 8006632:	bd80      	pop	{r7, pc}

08006634 <dma5_handler>:

void dma5_handler(void){
 8006634:	b580      	push	{r7, lr}
 8006636:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH5);
 8006638:	2004      	movs	r0, #4
 800663a:	f7ff ff55 	bl	80064e8 <dma_common_handler>
}
 800663e:	bf00      	nop
 8006640:	bd80      	pop	{r7, pc}

08006642 <dma6_handler>:

void dma6_handler(void){
 8006642:	b580      	push	{r7, lr}
 8006644:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH6);
 8006646:	2005      	movs	r0, #5
 8006648:	f7ff ff4e 	bl	80064e8 <dma_common_handler>
}
 800664c:	bf00      	nop
 800664e:	bd80      	pop	{r7, pc}

08006650 <dma7_handler>:

void dma7_handler(void){
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH7);
 8006654:	2006      	movs	r0, #6
 8006656:	f7ff ff47 	bl	80064e8 <dma_common_handler>
}
 800665a:	bf00      	nop
 800665c:	bd80      	pop	{r7, pc}
	...

08006660 <dma_init>:

// 
// DMA
void dma_init(void)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b082      	sub	sp, #8
 8006664:	af00      	add	r7, sp, #0
	uint32_t ch;
	DMA_CTL *this;
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8006666:	2300      	movs	r3, #0
 8006668:	607b      	str	r3, [r7, #4]
 800666a:	e028      	b.n	80066be <dma_init+0x5e>
		// 
		this = get_myself(ch);
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	4613      	mov	r3, r2
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	4413      	add	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	4a15      	ldr	r2, [pc, #84]	; (80066cc <dma_init+0x6c>)
 8006678:	4413      	add	r3, r2
 800667a:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(DMA_CTL));
 800667c:	2224      	movs	r2, #36	; 0x24
 800667e:	2100      	movs	r1, #0
 8006680:	6838      	ldr	r0, [r7, #0]
 8006682:	f003 fd5b 	bl	800a13c <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8006686:	4912      	ldr	r1, [pc, #72]	; (80066d0 <dma_init+0x70>)
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	4613      	mov	r3, r2
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	4413      	add	r3, r2
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	440b      	add	r3, r1
 8006694:	3308      	adds	r3, #8
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	b218      	sxth	r0, r3
 800669a:	490d      	ldr	r1, [pc, #52]	; (80066d0 <dma_init+0x70>)
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	4613      	mov	r3, r2
 80066a0:	005b      	lsls	r3, r3, #1
 80066a2:	4413      	add	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	440b      	add	r3, r1
 80066a8:	3304      	adds	r3, #4
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4619      	mov	r1, r3
 80066ae:	f003 fa8e 	bl	8009bce <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2201      	movs	r2, #1
 80066b6:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3301      	adds	r3, #1
 80066bc:	607b      	str	r3, [r7, #4]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b06      	cmp	r3, #6
 80066c2:	d9d3      	bls.n	800666c <dma_init+0xc>
	}
	
	return;
 80066c4:	bf00      	nop
}
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	20072644 	.word	0x20072644
 80066d0:	0800b320 	.word	0x0800b320

080066d4 <dma_open>:

// DMA
int32_t dma_open(DMA_CH ch, uint32_t resource, DMA_CALLBACK callback, void * callback_vp)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b086      	sub	sp, #24
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60b9      	str	r1, [r7, #8]
 80066dc:	607a      	str	r2, [r7, #4]
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	4603      	mov	r3, r0
 80066e2:	73fb      	strb	r3, [r7, #15]
	DMA_CTL *this;
	volatile struct stm32l4_dmamux *dmamux = (struct stm32l4_dmamux*)DMAMUX1_BASE_ADDR;
 80066e4:	4b2a      	ldr	r3, [pc, #168]	; (8006790 <dma_open+0xbc>)
 80066e6:	617b      	str	r3, [r7, #20]
	
	// 
	if (ch >= DMA_CH_MAX) {
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
 80066ea:	2b06      	cmp	r3, #6
 80066ec:	d902      	bls.n	80066f4 <dma_open+0x20>
		return -1;
 80066ee:	f04f 33ff 	mov.w	r3, #4294967295
 80066f2:	e048      	b.n	8006786 <dma_open+0xb2>
	}
	
	// 
	this = get_myself(ch);
 80066f4:	7bfa      	ldrb	r2, [r7, #15]
 80066f6:	4613      	mov	r3, r2
 80066f8:	00db      	lsls	r3, r3, #3
 80066fa:	4413      	add	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	4a25      	ldr	r2, [pc, #148]	; (8006794 <dma_open+0xc0>)
 8006700:	4413      	add	r3, r2
 8006702:	613b      	str	r3, [r7, #16]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d002      	beq.n	8006712 <dma_open+0x3e>
		return -1;
 800670c:	f04f 33ff 	mov.w	r3, #4294967295
 8006710:	e039      	b.n	8006786 <dma_open+0xb2>
	}
	
	// 
	if (resource >= DMA_RESOURCE_MAX) {
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	2b09      	cmp	r3, #9
 8006716:	d902      	bls.n	800671e <dma_open+0x4a>
		return -1;
 8006718:	f04f 33ff 	mov.w	r3, #4294967295
 800671c:	e033      	b.n	8006786 <dma_open+0xb2>
	}
	
	// 
	this = get_myself(ch);
 800671e:	7bfa      	ldrb	r2, [r7, #15]
 8006720:	4613      	mov	r3, r2
 8006722:	00db      	lsls	r3, r3, #3
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4a1a      	ldr	r2, [pc, #104]	; (8006794 <dma_open+0xc0>)
 800672a:	4413      	add	r3, r2
 800672c:	613b      	str	r3, [r7, #16]
	
	// 
	this->callback = callback;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	605a      	str	r2, [r3, #4]
	this->callback_vp = callback_vp;
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	609a      	str	r2, [r3, #8]
	
	// 
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 800673a:	7bfa      	ldrb	r2, [r7, #15]
 800673c:	4916      	ldr	r1, [pc, #88]	; (8006798 <dma_open+0xc4>)
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	
	// 
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 800674a:	7bfa      	ldrb	r2, [r7, #15]
 800674c:	4913      	ldr	r1, [pc, #76]	; (800679c <dma_open+0xc8>)
 800674e:	4613      	mov	r3, r2
 8006750:	005b      	lsls	r3, r3, #1
 8006752:	4413      	add	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	440b      	add	r3, r1
 8006758:	f993 3000 	ldrsb.w	r3, [r3]
 800675c:	2200      	movs	r2, #0
 800675e:	2105      	movs	r1, #5
 8006760:	4618      	mov	r0, r3
 8006762:	f7f9 fdfc 	bl	800035e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8006766:	7bfa      	ldrb	r2, [r7, #15]
 8006768:	490c      	ldr	r1, [pc, #48]	; (800679c <dma_open+0xc8>)
 800676a:	4613      	mov	r3, r2
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	4413      	add	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	440b      	add	r3, r1
 8006774:	f993 3000 	ldrsb.w	r3, [r3]
 8006778:	4618      	mov	r0, r3
 800677a:	f7f9 fe0c 	bl	8000396 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	2202      	movs	r2, #2
 8006782:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	40020800 	.word	0x40020800
 8006794:	20072644 	.word	0x20072644
 8006798:	0800b374 	.word	0x0800b374
 800679c:	0800b320 	.word	0x0800b320

080067a0 <dma_start_ex>:
}

// DMA
// (*) transfer_count17bit
int32_t dma_start_ex(DMA_CH ch, DMA_SEND *send_info)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	6039      	str	r1, [r7, #0]
 80067aa:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 80067ac:	4b8a      	ldr	r3, [pc, #552]	; (80069d8 <dma_start_ex+0x238>)
 80067ae:	60fb      	str	r3, [r7, #12]
	DMA_CTL *this;
	DMA_TRANSFER_PTN trans_ptn;
	uint32_t transfer_count;
	
	// 
	if (ch >= DMA_CH_MAX) {
 80067b0:	79fb      	ldrb	r3, [r7, #7]
 80067b2:	2b06      	cmp	r3, #6
 80067b4:	d902      	bls.n	80067bc <dma_start_ex+0x1c>
		return -1;
 80067b6:	f04f 33ff 	mov.w	r3, #4294967295
 80067ba:	e18b      	b.n	8006ad4 <dma_start_ex+0x334>
	}
	
	// 
	this = get_myself(ch);
 80067bc:	79fa      	ldrb	r2, [r7, #7]
 80067be:	4613      	mov	r3, r2
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	4413      	add	r3, r2
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4a85      	ldr	r2, [pc, #532]	; (80069dc <dma_start_ex+0x23c>)
 80067c8:	4413      	add	r3, r2
 80067ca:	60bb      	str	r3, [r7, #8]
	
	// 
	if (this->status != ST_OPENED) {
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2b02      	cmp	r3, #2
 80067d2:	d002      	beq.n	80067da <dma_start_ex+0x3a>
		return -1;
 80067d4:	f04f 33ff 	mov.w	r3, #4294967295
 80067d8:	e17c      	b.n	8006ad4 <dma_start_ex+0x334>
	}
	
	// 
	// RAM
	if (is_ram_addr(send_info->src_addr)) {
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4618      	mov	r0, r3
 80067e0:	f003 faf6 	bl	8009dd0 <is_ram_addr>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d018      	beq.n	800681c <dma_start_ex+0x7c>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f003 faee 	bl	8009dd0 <is_ram_addr>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d002      	beq.n	8006800 <dma_start_ex+0x60>
			trans_ptn = DMA_TRANSFER_PTN_M2M;
 80067fa:	2300      	movs	r3, #0
 80067fc:	75fb      	strb	r3, [r7, #23]
 80067fe:	e031      	b.n	8006864 <dma_start_ex+0xc4>
		// 
		} else if (is_peri_addr(send_info->dst_addr)) {
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	4618      	mov	r0, r3
 8006806:	f003 fafb 	bl	8009e00 <is_peri_addr>
 800680a:	4603      	mov	r3, r0
 800680c:	2b00      	cmp	r3, #0
 800680e:	d002      	beq.n	8006816 <dma_start_ex+0x76>
			trans_ptn = DMA_TRANSFER_PTN_M2P;
 8006810:	2302      	movs	r3, #2
 8006812:	75fb      	strb	r3, [r7, #23]
 8006814:	e026      	b.n	8006864 <dma_start_ex+0xc4>
		// RAM
		} else {
			return -1;
 8006816:	f04f 33ff 	mov.w	r3, #4294967295
 800681a:	e15b      	b.n	8006ad4 <dma_start_ex+0x334>
		}
	// 
	} else if (is_peri_addr(send_info->src_addr)) {
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4618      	mov	r0, r3
 8006822:	f003 faed 	bl	8009e00 <is_peri_addr>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d018      	beq.n	800685e <dma_start_ex+0xbe>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	4618      	mov	r0, r3
 8006832:	f003 facd 	bl	8009dd0 <is_ram_addr>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d002      	beq.n	8006842 <dma_start_ex+0xa2>
			trans_ptn = DMA_TRANSFER_PTN_P2M;
 800683c:	2303      	movs	r3, #3
 800683e:	75fb      	strb	r3, [r7, #23]
 8006840:	e010      	b.n	8006864 <dma_start_ex+0xc4>
		// 
		} else if (is_peri_addr(send_info->dst_addr)) {
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	4618      	mov	r0, r3
 8006848:	f003 fada 	bl	8009e00 <is_peri_addr>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <dma_start_ex+0xb8>
			trans_ptn = DMA_TRANSFER_PTN_P2P;
 8006852:	2301      	movs	r3, #1
 8006854:	75fb      	strb	r3, [r7, #23]
 8006856:	e005      	b.n	8006864 <dma_start_ex+0xc4>
		// RAM
		} else {
			return -1;
 8006858:	f04f 33ff 	mov.w	r3, #4294967295
 800685c:	e13a      	b.n	8006ad4 <dma_start_ex+0x334>
		}
	// RAM
	} else {
		return -1;
 800685e:	f04f 33ff 	mov.w	r3, #4294967295
 8006862:	e137      	b.n	8006ad4 <dma_start_ex+0x334>
		5. Activate the channel by setting the EN bit in the DMA_CCRx register
	*/
	
	// /
	// 
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M) || (trans_ptn == DMA_TRANSFER_PTN_M2P)) {
 8006864:	7dfb      	ldrb	r3, [r7, #23]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <dma_start_ex+0xd0>
 800686a:	7dfb      	ldrb	r3, [r7, #23]
 800686c:	2b02      	cmp	r3, #2
 800686e:	d116      	bne.n	800689e <dma_start_ex+0xfe>
		// 
		dma->commonn_reg[ch].cmar = send_info->src_addr;
 8006870:	79fa      	ldrb	r2, [r7, #7]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	6819      	ldr	r1, [r3, #0]
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4403      	add	r3, r0
 8006882:	3314      	adds	r3, #20
 8006884:	6019      	str	r1, [r3, #0]
		// 
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
 8006886:	79fa      	ldrb	r2, [r7, #7]
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	6899      	ldr	r1, [r3, #8]
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4403      	add	r3, r0
 8006898:	3310      	adds	r3, #16
 800689a:	6019      	str	r1, [r3, #0]
 800689c:	e015      	b.n	80068ca <dma_start_ex+0x12a>
	// periferal
	} else {
		// 
		dma->commonn_reg[ch].cpar = send_info->src_addr;
 800689e:	79fa      	ldrb	r2, [r7, #7]
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	6819      	ldr	r1, [r3, #0]
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	4613      	mov	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	4413      	add	r3, r2
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4403      	add	r3, r0
 80068b0:	3310      	adds	r3, #16
 80068b2:	6019      	str	r1, [r3, #0]
		// 
		dma->commonn_reg[ch].cmar = send_info->dst_addr;
 80068b4:	79fa      	ldrb	r2, [r7, #7]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	6899      	ldr	r1, [r3, #8]
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	4613      	mov	r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4403      	add	r3, r0
 80068c6:	3314      	adds	r3, #20
 80068c8:	6019      	str	r1, [r3, #0]
	}
	
	// 
	// 
	if (send_info->transfer_count > MAX_TRANSFER_COUNT) {
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068d2:	d313      	bcc.n	80068fc <dma_start_ex+0x15c>
		// 
		transfer_count = MAX_TRANSFER_COUNT;
 80068d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80068d8:	613b      	str	r3, [r7, #16]
		// 
		this->remain_transfer_count = send_info->transfer_count - transfer_count;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	691a      	ldr	r2, [r3, #16]
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	1ad2      	subs	r2, r2, r3
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	60da      	str	r2, [r3, #12]
		// 
		memcpy(&(this->send_info), send_info, sizeof(DMA_SEND));
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	3310      	adds	r3, #16
 80068ea:	2214      	movs	r2, #20
 80068ec:	6839      	ldr	r1, [r7, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	f003 fc19 	bl	800a126 <memcpy>
		this->send_info.transfer_count = transfer_count;
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	693a      	ldr	r2, [r7, #16]
 80068f8:	621a      	str	r2, [r3, #32]
 80068fa:	e005      	b.n	8006908 <dma_start_ex+0x168>
	// 
	} else {
		this->remain_transfer_count = 0;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	2200      	movs	r2, #0
 8006900:	60da      	str	r2, [r3, #12]
		transfer_count = send_info->transfer_count;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	613b      	str	r3, [r7, #16]
	}
	dma->commonn_reg[ch].cndtr = transfer_count;
 8006908:	79fa      	ldrb	r2, [r7, #7]
 800690a:	68f9      	ldr	r1, [r7, #12]
 800690c:	4613      	mov	r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4413      	add	r3, r2
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	440b      	add	r3, r1
 8006916:	330c      	adds	r3, #12
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	601a      	str	r2, [r3, #0]
	//                   0x05 0xCC
	//     0x03 0xDD --> 0x06 0x00
	//                   0x07 0xDD
	// 
	// Memory to Memory
	if (trans_ptn == DMA_TRANSFER_PTN_M2M) {
 800691c:	7dfb      	ldrb	r3, [r7, #23]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d10b      	bne.n	800693a <dma_start_ex+0x19a>
		dma->commonn_reg[ch].ccr = _CCR_MEM2MEM | _CCR_DIR;
 8006922:	79fa      	ldrb	r2, [r7, #7]
 8006924:	68f9      	ldr	r1, [r7, #12]
 8006926:	4613      	mov	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	440b      	add	r3, r1
 8006930:	3308      	adds	r3, #8
 8006932:	f244 0210 	movw	r2, #16400	; 0x4010
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	e016      	b.n	8006968 <dma_start_ex+0x1c8>
	// Memory to Periferal 
	} else if (trans_ptn == DMA_TRANSFER_PTN_M2P) {
 800693a:	7dfb      	ldrb	r3, [r7, #23]
 800693c:	2b02      	cmp	r3, #2
 800693e:	d113      	bne.n	8006968 <dma_start_ex+0x1c8>
		dma->commonn_reg[ch].ccr |= _CCR_DIR;
 8006940:	79fa      	ldrb	r2, [r7, #7]
 8006942:	79f9      	ldrb	r1, [r7, #7]
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	460b      	mov	r3, r1
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	440b      	add	r3, r1
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4403      	add	r3, r0
 8006950:	3308      	adds	r3, #8
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f043 0110 	orr.w	r1, r3, #16
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	4613      	mov	r3, r2
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4403      	add	r3, r0
 8006964:	3308      	adds	r3, #8
 8006966:	6019      	str	r1, [r3, #0]
	} else {
		;
	}
	// 
	// Memory
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M)||(trans_ptn == DMA_TRANSFER_PTN_M2P)) {
 8006968:	7dfb      	ldrb	r3, [r7, #23]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d002      	beq.n	8006974 <dma_start_ex+0x1d4>
 800696e:	7dfb      	ldrb	r3, [r7, #23]
 8006970:	2b02      	cmp	r3, #2
 8006972:	d135      	bne.n	80069e0 <dma_start_ex+0x240>
		// 
		
		if (send_info->src_addr_inc) {
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	791b      	ldrb	r3, [r3, #4]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d013      	beq.n	80069a4 <dma_start_ex+0x204>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 800697c:	79fa      	ldrb	r2, [r7, #7]
 800697e:	79f9      	ldrb	r1, [r7, #7]
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	460b      	mov	r3, r1
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	4403      	add	r3, r0
 800698c:	3308      	adds	r3, #8
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	4613      	mov	r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4413      	add	r3, r2
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	4403      	add	r3, r0
 80069a0:	3308      	adds	r3, #8
 80069a2:	6019      	str	r1, [r3, #0]
		}
		if (send_info->dst_addr_inc) {
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	7b1b      	ldrb	r3, [r3, #12]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d049      	beq.n	8006a40 <dma_start_ex+0x2a0>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 80069ac:	79fa      	ldrb	r2, [r7, #7]
 80069ae:	79f9      	ldrb	r1, [r7, #7]
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	460b      	mov	r3, r1
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	440b      	add	r3, r1
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	4403      	add	r3, r0
 80069bc:	3308      	adds	r3, #8
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	4613      	mov	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	4403      	add	r3, r0
 80069d0:	3308      	adds	r3, #8
 80069d2:	6019      	str	r1, [r3, #0]
		if (send_info->dst_addr_inc) {
 80069d4:	e034      	b.n	8006a40 <dma_start_ex+0x2a0>
 80069d6:	bf00      	nop
 80069d8:	40020000 	.word	0x40020000
 80069dc:	20072644 	.word	0x20072644
		}
	// 
	} else {
		if (send_info->src_addr_inc) {
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	791b      	ldrb	r3, [r3, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d013      	beq.n	8006a10 <dma_start_ex+0x270>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 80069e8:	79fa      	ldrb	r2, [r7, #7]
 80069ea:	79f9      	ldrb	r1, [r7, #7]
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	460b      	mov	r3, r1
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	440b      	add	r3, r1
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4403      	add	r3, r0
 80069f8:	3308      	adds	r3, #8
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8006a00:	68f8      	ldr	r0, [r7, #12]
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4403      	add	r3, r0
 8006a0c:	3308      	adds	r3, #8
 8006a0e:	6019      	str	r1, [r3, #0]
		}
		if (send_info->dst_addr_inc) {
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	7b1b      	ldrb	r3, [r3, #12]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d013      	beq.n	8006a40 <dma_start_ex+0x2a0>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8006a18:	79fa      	ldrb	r2, [r7, #7]
 8006a1a:	79f9      	ldrb	r1, [r7, #7]
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	460b      	mov	r3, r1
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	440b      	add	r3, r1
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4403      	add	r3, r0
 8006a28:	3308      	adds	r3, #8
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f043 0180 	orr.w	r1, r3, #128	; 0x80
 8006a30:	68f8      	ldr	r0, [r7, #12]
 8006a32:	4613      	mov	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4403      	add	r3, r0
 8006a3c:	3308      	adds	r3, #8
 8006a3e:	6019      	str	r1, [r3, #0]
		}
	}
	// 
	dma->commonn_reg[ch].ccr |= (_CCR_MSIZE(send_info->transfer_unit) | _CCR_PSIZE(send_info->transfer_unit));
 8006a40:	79fa      	ldrb	r2, [r7, #7]
 8006a42:	79f9      	ldrb	r1, [r7, #7]
 8006a44:	68f8      	ldr	r0, [r7, #12]
 8006a46:	460b      	mov	r3, r1
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	440b      	add	r3, r1
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4403      	add	r3, r0
 8006a50:	3308      	adds	r3, #8
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	7b49      	ldrb	r1, [r1, #13]
 8006a58:	0289      	lsls	r1, r1, #10
 8006a5a:	f401 6040 	and.w	r0, r1, #3072	; 0xc00
 8006a5e:	6839      	ldr	r1, [r7, #0]
 8006a60:	7b49      	ldrb	r1, [r1, #13]
 8006a62:	0209      	lsls	r1, r1, #8
 8006a64:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8006a68:	4301      	orrs	r1, r0
 8006a6a:	4319      	orrs	r1, r3
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4403      	add	r3, r0
 8006a78:	3308      	adds	r3, #8
 8006a7a:	6019      	str	r1, [r3, #0]
	// ()
	dma->commonn_reg[ch].ccr |= (_CCR_TEIE | _CCR_TCIE);
 8006a7c:	79fa      	ldrb	r2, [r7, #7]
 8006a7e:	79f9      	ldrb	r1, [r7, #7]
 8006a80:	68f8      	ldr	r0, [r7, #12]
 8006a82:	460b      	mov	r3, r1
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	440b      	add	r3, r1
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	4403      	add	r3, r0
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f043 010a 	orr.w	r1, r3, #10
 8006a94:	68f8      	ldr	r0, [r7, #12]
 8006a96:	4613      	mov	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4403      	add	r3, r0
 8006aa0:	3308      	adds	r3, #8
 8006aa2:	6019      	str	r1, [r3, #0]
	// 
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8006aa4:	79fa      	ldrb	r2, [r7, #7]
 8006aa6:	79f9      	ldrb	r1, [r7, #7]
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	460b      	mov	r3, r1
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	440b      	add	r3, r1
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4403      	add	r3, r0
 8006ab4:	3308      	adds	r3, #8
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f043 0101 	orr.w	r1, r3, #1
 8006abc:	68f8      	ldr	r0, [r7, #12]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	4403      	add	r3, r0
 8006ac8:	3308      	adds	r3, #8
 8006aca:	6019      	str	r1, [r3, #0]
	
	// 
	this->status = ST_RUN;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	2203      	movs	r2, #3
 8006ad0:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3718      	adds	r7, #24
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <dma_stop>:

// DMA
int32_t dma_stop(DMA_CH ch) 
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 8006ae6:	4b25      	ldr	r3, [pc, #148]	; (8006b7c <dma_stop+0xa0>)
 8006ae8:	617b      	str	r3, [r7, #20]
	DMA_CTL *this;
	uint32_t err_bit_pos = ((ch * 4) + 3);
 8006aea:	79fb      	ldrb	r3, [r7, #7]
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	3303      	adds	r3, #3
 8006af0:	613b      	str	r3, [r7, #16]
	
	// 
	if (ch >= DMA_CH_MAX) {
 8006af2:	79fb      	ldrb	r3, [r7, #7]
 8006af4:	2b06      	cmp	r3, #6
 8006af6:	d902      	bls.n	8006afe <dma_stop+0x22>
		return -1;
 8006af8:	f04f 33ff 	mov.w	r3, #4294967295
 8006afc:	e038      	b.n	8006b70 <dma_stop+0x94>
	}
	
	// 
	this = get_myself(ch);
 8006afe:	79fa      	ldrb	r2, [r7, #7]
 8006b00:	4613      	mov	r3, r2
 8006b02:	00db      	lsls	r3, r3, #3
 8006b04:	4413      	add	r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4a1d      	ldr	r2, [pc, #116]	; (8006b80 <dma_stop+0xa4>)
 8006b0a:	4413      	add	r3, r2
 8006b0c:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_RUN) {
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2b03      	cmp	r3, #3
 8006b14:	d002      	beq.n	8006b1c <dma_stop+0x40>
		return -1;
 8006b16:	f04f 33ff 	mov.w	r3, #4294967295
 8006b1a:	e029      	b.n	8006b70 <dma_stop+0x94>
	}
	// 
	// (*) DMA
	if (dma->isr & (1UL << err_bit_pos)) {
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	fa22 f303 	lsr.w	r3, r2, r3
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d008      	beq.n	8006b40 <dma_stop+0x64>
		// 
		dma->ifcr |= (1UL << err_bit_pos);
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	2101      	movs	r1, #1
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	fa01 f303 	lsl.w	r3, r1, r3
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	605a      	str	r2, [r3, #4]
	}
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8006b40:	79fa      	ldrb	r2, [r7, #7]
 8006b42:	79f9      	ldrb	r1, [r7, #7]
 8006b44:	6978      	ldr	r0, [r7, #20]
 8006b46:	460b      	mov	r3, r1
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	440b      	add	r3, r1
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	4403      	add	r3, r0
 8006b50:	3308      	adds	r3, #8
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f023 0101 	bic.w	r1, r3, #1
 8006b58:	6978      	ldr	r0, [r7, #20]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	4403      	add	r3, r0
 8006b64:	3308      	adds	r3, #8
 8006b66:	6019      	str	r1, [r3, #0]
	
	// 
	this->status = ST_OPENED;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	601a      	str	r2, [r3, #0]
	
	return 0;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	371c      	adds	r7, #28
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	40020000 	.word	0x40020000
 8006b80:	20072644 	.word	0x20072644

08006b84 <I2C1_EV_IRQHandler>:
	while(1) {} ;
}

// 
static void I2C1_EV_IRQHandler(void)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8006b8a:	4b07      	ldr	r3, [pc, #28]	; (8006ba8 <I2C1_EV_IRQHandler+0x24>)
 8006b8c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	3304      	adds	r3, #4
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d004      	beq.n	8006ba0 <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	3304      	adds	r3, #4
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7f9 fe46 	bl	800082c <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8006ba0:	bf00      	nop
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	20072740 	.word	0x20072740

08006bac <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8006bb2:	4b07      	ldr	r3, [pc, #28]	; (8006bd0 <I2C1_ER_IRQHandler+0x24>)
 8006bb4:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	3304      	adds	r3, #4
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d004      	beq.n	8006bc8 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7f9 fe4c 	bl	8000860 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8006bc8:	bf00      	nop
 8006bca:	3708      	adds	r7, #8
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	20072740 	.word	0x20072740

08006bd4 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8006bda:	4b07      	ldr	r3, [pc, #28]	; (8006bf8 <I2C2_EV_IRQHandler+0x24>)
 8006bdc:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	3304      	adds	r3, #4
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d004      	beq.n	8006bf0 <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	3304      	adds	r3, #4
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7f9 fe1e 	bl	800082c <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8006bf0:	bf00      	nop
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	200727d4 	.word	0x200727d4

08006bfc <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8006c02:	4b07      	ldr	r3, [pc, #28]	; (8006c20 <I2C2_ER_IRQHandler+0x24>)
 8006c04:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	3304      	adds	r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d004      	beq.n	8006c18 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	3304      	adds	r3, #4
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7f9 fe24 	bl	8000860 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8006c18:	bf00      	nop
 8006c1a:	3708      	adds	r7, #8
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	200727d4 	.word	0x200727d4

08006c24 <i2c_wrapper_init>:
}

// 
// I2C
void i2c_wrapper_init(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	607b      	str	r3, [r7, #4]
 8006c2e:	e03d      	b.n	8006cac <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2294      	movs	r2, #148	; 0x94
 8006c34:	fb02 f303 	mul.w	r3, r2, r3
 8006c38:	4a20      	ldr	r2, [pc, #128]	; (8006cbc <i2c_wrapper_init+0x98>)
 8006c3a:	4413      	add	r3, r2
 8006c3c:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8006c3e:	2294      	movs	r2, #148	; 0x94
 8006c40:	2100      	movs	r1, #0
 8006c42:	6838      	ldr	r0, [r7, #0]
 8006c44:	f003 fa7a 	bl	800a13c <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8006c48:	491d      	ldr	r1, [pc, #116]	; (8006cc0 <i2c_wrapper_init+0x9c>)
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	00db      	lsls	r3, r3, #3
 8006c50:	1a9b      	subs	r3, r3, r2
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	440b      	add	r3, r1
 8006c56:	330c      	adds	r3, #12
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	b218      	sxth	r0, r3
 8006c5c:	4918      	ldr	r1, [pc, #96]	; (8006cc0 <i2c_wrapper_init+0x9c>)
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	4613      	mov	r3, r2
 8006c62:	00db      	lsls	r3, r3, #3
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	440b      	add	r3, r1
 8006c6a:	3308      	adds	r3, #8
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4619      	mov	r1, r3
 8006c70:	f002 ffad 	bl	8009bce <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8006c74:	4912      	ldr	r1, [pc, #72]	; (8006cc0 <i2c_wrapper_init+0x9c>)
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	00db      	lsls	r3, r3, #3
 8006c7c:	1a9b      	subs	r3, r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	440b      	add	r3, r1
 8006c82:	3318      	adds	r3, #24
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	b218      	sxth	r0, r3
 8006c88:	490d      	ldr	r1, [pc, #52]	; (8006cc0 <i2c_wrapper_init+0x9c>)
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	00db      	lsls	r3, r3, #3
 8006c90:	1a9b      	subs	r3, r3, r2
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	440b      	add	r3, r1
 8006c96:	3314      	adds	r3, #20
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	f002 ff97 	bl	8009bce <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	607b      	str	r3, [r7, #4]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d9be      	bls.n	8006c30 <i2c_wrapper_init+0xc>
	}
}
 8006cb2:	bf00      	nop
 8006cb4:	3708      	adds	r7, #8
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20072740 	.word	0x20072740
 8006cc0:	0800b39c 	.word	0x0800b39c

08006cc4 <opctspi_common_handler>:
static OCTSPI_CTL octspi_ctl[OCTOSPI_CH_MAX];
#define get_myself(n) (&octspi_ctl[(n)])

// common interrupt handler
void opctspi_common_handler(uint32_t ch)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
	// not used
}
 8006ccc:	bf00      	nop
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <opctspi1_handler>:

// interrupt handler CH1
static void opctspi1_handler(void) {
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_1);
 8006cdc:	2000      	movs	r0, #0
 8006cde:	f7ff fff1 	bl	8006cc4 <opctspi_common_handler>
}
 8006ce2:	bf00      	nop
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <opctspi2_handler>:

// interrupt handler CH2
static void opctspi2_handler(void) {
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_2);
 8006cea:	2001      	movs	r0, #1
 8006cec:	f7ff ffea 	bl	8006cc4 <opctspi_common_handler>
}
 8006cf0:	bf00      	nop
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <get_expornent>:

// get expornent
static uint8_t get_expornent(uint32_t value)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t base = 1;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	613b      	str	r3, [r7, #16]
	uint8_t expornent = 0;
 8006d00:	2300      	movs	r3, #0
 8006d02:	73fb      	strb	r3, [r7, #15]
	
	/* up to 256 */
	for (i = 1; i < 256; i++) {
 8006d04:	2301      	movs	r3, #1
 8006d06:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	005b      	lsls	r3, r3, #1
 8006d0c:	613b      	str	r3, [r7, #16]
		if (base >= value) {
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d302      	bcc.n	8006d1c <get_expornent+0x28>
			expornent = i;
 8006d16:	7dfb      	ldrb	r3, [r7, #23]
 8006d18:	73fb      	strb	r3, [r7, #15]
			break;
 8006d1a:	e003      	b.n	8006d24 <get_expornent+0x30>
	for (i = 1; i < 256; i++) {
 8006d1c:	7dfb      	ldrb	r3, [r7, #23]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 8006d22:	e7f1      	b.n	8006d08 <get_expornent+0x14>
		}
	}
	
	return expornent;
 8006d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	371c      	adds	r7, #28
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
	...

08006d34 <set_clk>:

// clock setting
static void set_clk(OCTOSPI_CH ch, uint32_t clk)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	6039      	str	r1, [r7, #0]
 8006d3e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr = get_reg(ch);
 8006d40:	79fa      	ldrb	r2, [r7, #7]
 8006d42:	4913      	ldr	r1, [pc, #76]	; (8006d90 <set_clk+0x5c>)
 8006d44:	4613      	mov	r3, r2
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	4413      	add	r3, r2
 8006d4a:	00db      	lsls	r3, r3, #3
 8006d4c:	440b      	add	r3, r1
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	613b      	str	r3, [r7, #16]
	uint32_t octospi_clk;
	uint32_t prescale;
	
	// get octospi clok
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8006d52:	79fa      	ldrb	r2, [r7, #7]
 8006d54:	490e      	ldr	r1, [pc, #56]	; (8006d90 <set_clk+0x5c>)
 8006d56:	4613      	mov	r3, r2
 8006d58:	005b      	lsls	r3, r3, #1
 8006d5a:	4413      	add	r3, r2
 8006d5c:	00db      	lsls	r3, r3, #3
 8006d5e:	440b      	add	r3, r1
 8006d60:	3314      	adds	r3, #20
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7fb fcd1 	bl	800270c <HAL_RCCEx_GetPeriphCLKFreq>
 8006d6a:	60f8      	str	r0, [r7, #12]
	// calc prescaler
	prescale = octospi_clk/clk;
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d74:	617b      	str	r3, [r7, #20]
	if (prescale == 0) {
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d101      	bne.n	8006d80 <set_clk+0x4c>
		prescale = 1;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	617b      	str	r3, [r7, #20]
	}
	// 
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	b2da      	uxtb	r2, r3
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	60da      	str	r2, [r3, #12]
}
 8006d88:	bf00      	nop
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	0800b3d4 	.word	0x0800b3d4

08006d94 <pin_config>:

// pin function setting
static void pin_config(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b087      	sub	sp, #28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	6039      	str	r1, [r7, #0]
 8006d9e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspim *octspim_base_addr = (volatile struct stm32l4_octspim*)OCTSPIM_BASE_ADDR;
 8006da0:	4b0e      	ldr	r3, [pc, #56]	; (8006ddc <pin_config+0x48>)
 8006da2:	617b      	str	r3, [r7, #20]
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
		(uint32_t)(&(octspim_base_addr->p1cr)),
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	3304      	adds	r3, #4
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8006da8:	60bb      	str	r3, [r7, #8]
		(uint32_t)(&(octspim_base_addr->p2cr)),
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	3308      	adds	r3, #8
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8006dae:	60fb      	str	r3, [r7, #12]
	// OCTOSPIM
	// 
	//octspim_base_addr->cr =
	
	// pcr
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8006db0:	79fb      	ldrb	r3, [r7, #7]
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	f107 0218 	add.w	r2, r7, #24
 8006db8:	4413      	add	r3, r2
 8006dba:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8006dbe:	613b      	str	r3, [r7, #16]
	
	// 
	//*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
	*pcr_reg |= (PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	6013      	str	r3, [r2, #0]
}
 8006dd0:	bf00      	nop
 8006dd2:	371c      	adds	r7, #28
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr
 8006ddc:	50061c00 	.word	0x50061c00

08006de0 <wait_status_set>:

// 
static int32_t wait_status_set(OCTOSPI_CH ch, uint32_t bit, uint32_t timeout)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b087      	sub	sp, #28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	4603      	mov	r3, r0
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
 8006dec:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	
	// 
	octspi_base_addr = get_reg(ch);
 8006dee:	7bfa      	ldrb	r2, [r7, #15]
 8006df0:	490e      	ldr	r1, [pc, #56]	; (8006e2c <wait_status_set+0x4c>)
 8006df2:	4613      	mov	r3, r2
 8006df4:	005b      	lsls	r3, r3, #1
 8006df6:	4413      	add	r3, r2
 8006df8:	00db      	lsls	r3, r3, #3
 8006dfa:	440b      	add	r3, r1
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	617b      	str	r3, [r7, #20]
	
	while((octspi_base_addr->sr & bit) == 0) {
 8006e00:	e007      	b.n	8006e12 <wait_status_set+0x32>
		// 
		if (timeout-- == 0) {
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	1e5a      	subs	r2, r3, #1
 8006e06:	607a      	str	r2, [r7, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d102      	bne.n	8006e12 <wait_status_set+0x32>
			return E_TMOUT;
 8006e0c:	f06f 0301 	mvn.w	r3, #1
 8006e10:	e006      	b.n	8006e20 <wait_status_set+0x40>
	while((octspi_base_addr->sr & bit) == 0) {
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	6a1a      	ldr	r2, [r3, #32]
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	4013      	ands	r3, r2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d0f1      	beq.n	8006e02 <wait_status_set+0x22>
		}
	}
	
	return E_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	371c      	adds	r7, #28
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr
 8006e2c:	0800b3d4 	.word	0x0800b3d4

08006e30 <wait_status_clear>:

// 
static int32_t wait_status_clear(OCTOSPI_CH ch, uint32_t bit, uint32_t timeout)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	4603      	mov	r3, r0
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]
 8006e3c:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	
	// 
	octspi_base_addr = get_reg(ch);
 8006e3e:	7bfa      	ldrb	r2, [r7, #15]
 8006e40:	490e      	ldr	r1, [pc, #56]	; (8006e7c <wait_status_clear+0x4c>)
 8006e42:	4613      	mov	r3, r2
 8006e44:	005b      	lsls	r3, r3, #1
 8006e46:	4413      	add	r3, r2
 8006e48:	00db      	lsls	r3, r3, #3
 8006e4a:	440b      	add	r3, r1
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	617b      	str	r3, [r7, #20]
	
	while((octspi_base_addr->sr & bit) != 0) {
 8006e50:	e007      	b.n	8006e62 <wait_status_clear+0x32>
		// 
		if (timeout-- == 0) {
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	1e5a      	subs	r2, r3, #1
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d102      	bne.n	8006e62 <wait_status_clear+0x32>
			return E_TMOUT;
 8006e5c:	f06f 0301 	mvn.w	r3, #1
 8006e60:	e006      	b.n	8006e70 <wait_status_clear+0x40>
	while((octspi_base_addr->sr & bit) != 0) {
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	6a1a      	ldr	r2, [r3, #32]
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	4013      	ands	r3, r2
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1f1      	bne.n	8006e52 <wait_status_clear+0x22>
		}
	}
	
	return E_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	371c      	adds	r7, #28
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	0800b3d4 	.word	0x0800b3d4

08006e80 <octospi_init>:

// 
void octospi_init(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b082      	sub	sp, #8
 8006e84:	af00      	add	r7, sp, #0
	OCTSPI_CTL *this;
	uint8_t ch;
	
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 8006e86:	2300      	movs	r3, #0
 8006e88:	71fb      	strb	r3, [r7, #7]
 8006e8a:	e025      	b.n	8006ed8 <octospi_init+0x58>
		// 
		this = get_myself(ch);
 8006e8c:	79fb      	ldrb	r3, [r7, #7]
 8006e8e:	011b      	lsls	r3, r3, #4
 8006e90:	4a15      	ldr	r2, [pc, #84]	; (8006ee8 <octospi_init+0x68>)
 8006e92:	4413      	add	r3, r2
 8006e94:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(OCTSPI_CTL));
 8006e96:	2210      	movs	r2, #16
 8006e98:	2100      	movs	r1, #0
 8006e9a:	6838      	ldr	r0, [r7, #0]
 8006e9c:	f003 f94e 	bl	800a13c <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8006ea0:	79fa      	ldrb	r2, [r7, #7]
 8006ea2:	4912      	ldr	r1, [pc, #72]	; (8006eec <octospi_init+0x6c>)
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	005b      	lsls	r3, r3, #1
 8006ea8:	4413      	add	r3, r2
 8006eaa:	00db      	lsls	r3, r3, #3
 8006eac:	440b      	add	r3, r1
 8006eae:	330c      	adds	r3, #12
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	b218      	sxth	r0, r3
 8006eb4:	79fa      	ldrb	r2, [r7, #7]
 8006eb6:	490d      	ldr	r1, [pc, #52]	; (8006eec <octospi_init+0x6c>)
 8006eb8:	4613      	mov	r3, r2
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	4413      	add	r3, r2
 8006ebe:	00db      	lsls	r3, r3, #3
 8006ec0:	440b      	add	r3, r1
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	f002 fe81 	bl	8009bce <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 8006ed2:	79fb      	ldrb	r3, [r7, #7]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	71fb      	strb	r3, [r7, #7]
 8006ed8:	79fb      	ldrb	r3, [r7, #7]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d9d6      	bls.n	8006e8c <octospi_init+0xc>
	}
}
 8006ede:	bf00      	nop
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	20072868 	.word	0x20072868
 8006eec:	0800b3d4 	.word	0x0800b3d4

08006ef0 <octospi_open>:

// 
int32_t octospi_open(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8006ef0:	b590      	push	{r4, r7, lr}
 8006ef2:	b085      	sub	sp, #20
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	6039      	str	r1, [r7, #0]
 8006efa:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8006efc:	79fb      	ldrb	r3, [r7, #7]
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d902      	bls.n	8006f08 <octospi_open+0x18>
		return E_PAR;
 8006f02:	f04f 33ff 	mov.w	r3, #4294967295
 8006f06:	e096      	b.n	8007036 <octospi_open+0x146>
	}
	
	// 
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	799b      	ldrb	r3, [r3, #6]
 8006f0c:	2b05      	cmp	r3, #5
 8006f0e:	d902      	bls.n	8006f16 <octospi_open+0x26>
		return E_PAR;
 8006f10:	f04f 33ff 	mov.w	r3, #4294967295
 8006f14:	e08f      	b.n	8007036 <octospi_open+0x146>
	}
	
	//  (*) OCTO
	if (par->interface >= OCTOSPI_IF_OCTO) {
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	795b      	ldrb	r3, [r3, #5]
 8006f1a:	2b03      	cmp	r3, #3
 8006f1c:	d902      	bls.n	8006f24 <octospi_open+0x34>
		return E_PAR;
 8006f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f22:	e088      	b.n	8007036 <octospi_open+0x146>
	}
	
	// 
	this = get_myself(ch);
 8006f24:	79fb      	ldrb	r3, [r7, #7]
 8006f26:	011b      	lsls	r3, r3, #4
 8006f28:	4a45      	ldr	r2, [pc, #276]	; (8007040 <octospi_open+0x150>)
 8006f2a:	4413      	add	r3, r2
 8006f2c:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d002      	beq.n	8006f3c <octospi_open+0x4c>
		return E_PAR;
 8006f36:	f04f 33ff 	mov.w	r3, #4294967295
 8006f3a:	e07c      	b.n	8007036 <octospi_open+0x146>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 8006f3c:	79fa      	ldrb	r2, [r7, #7]
 8006f3e:	4941      	ldr	r1, [pc, #260]	; (8007044 <octospi_open+0x154>)
 8006f40:	4613      	mov	r3, r2
 8006f42:	005b      	lsls	r3, r3, #1
 8006f44:	4413      	add	r3, r2
 8006f46:	00db      	lsls	r3, r3, #3
 8006f48:	440b      	add	r3, r1
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	60bb      	str	r3, [r7, #8]
		7. OCTOSPI_WIR
		8. OCTOSPI_WABRalternate
	*/
	
	// DCR1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	799b      	ldrb	r3, [r3, #6]
 8006f52:	061b      	lsls	r3, r3, #24
 8006f54:	f003 64e0 	and.w	r4, r3, #117440512	; 0x7000000
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff fec9 	bl	8006cf4 <get_expornent>
 8006f62:	4603      	mov	r3, r0
 8006f64:	3b01      	subs	r3, #1
 8006f66:	041b      	lsls	r3, r3, #16
 8006f68:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8006f6c:	4323      	orrs	r3, r4
 8006f6e:	461a      	mov	r2, r3
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	7bdb      	ldrb	r3, [r3, #15]
 8006f74:	f003 0301 	and.w	r3, r3, #1
 8006f78:	431a      	orrs	r2, r3
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	609a      	str	r2, [r3, #8]
	// CR
	// FTHRESFIFO
	//octspi_base_addr->cr |= CR_FTHRES(FIFO_SIZE/2);
	// 1FTF
	// 
	if (par->dual_mode != FALSE) {
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	7b1b      	ldrb	r3, [r3, #12]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d005      	beq.n	8006f92 <octospi_open+0xa2>
		octspi_base_addr->cr |= CR_DMM;
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	601a      	str	r2, [r3, #0]
	}
	
	// 
	// DCR2
	set_clk(ch, par->clk);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	79fb      	ldrb	r3, [r7, #7]
 8006f98:	4611      	mov	r1, r2
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7ff feca 	bl	8006d34 <set_clk>
	
	// DQSSSIO
	if (par->ssio_used != FALSE) {
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	7c1b      	ldrb	r3, [r3, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d007      	beq.n	8006fb8 <octospi_open+0xc8>
		octspi_base_addr->ccr |= CCR_SIOO;
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006fae:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	if (par->dqs_used != FALSE) {
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	7b5b      	ldrb	r3, [r3, #13]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d007      	beq.n	8006fd0 <octospi_open+0xe0>
		octspi_base_addr->ccr |= CCR_DQSE;
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006fc6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	
	// 
	pin_config(ch, par);
 8006fd0:	79fb      	ldrb	r3, [r7, #7]
 8006fd2:	6839      	ldr	r1, [r7, #0]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7ff fedd 	bl	8006d94 <pin_config>
	
	// OCTOSPI
	octspi_base_addr->cr |= CR_EN;
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f043 0201 	orr.w	r2, r3, #1
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	601a      	str	r2, [r3, #0]
	
    // 
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8006fe6:	79fa      	ldrb	r2, [r7, #7]
 8006fe8:	4916      	ldr	r1, [pc, #88]	; (8007044 <octospi_open+0x154>)
 8006fea:	4613      	mov	r3, r2
 8006fec:	005b      	lsls	r3, r3, #1
 8006fee:	4413      	add	r3, r2
 8006ff0:	00db      	lsls	r3, r3, #3
 8006ff2:	440b      	add	r3, r1
 8006ff4:	3304      	adds	r3, #4
 8006ff6:	f993 0000 	ldrsb.w	r0, [r3]
 8006ffa:	79fa      	ldrb	r2, [r7, #7]
 8006ffc:	4911      	ldr	r1, [pc, #68]	; (8007044 <octospi_open+0x154>)
 8006ffe:	4613      	mov	r3, r2
 8007000:	005b      	lsls	r3, r3, #1
 8007002:	4413      	add	r3, r2
 8007004:	00db      	lsls	r3, r3, #3
 8007006:	440b      	add	r3, r1
 8007008:	3310      	adds	r3, #16
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2200      	movs	r2, #0
 800700e:	4619      	mov	r1, r3
 8007010:	f7f9 f9a5 	bl	800035e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8007014:	79fa      	ldrb	r2, [r7, #7]
 8007016:	490b      	ldr	r1, [pc, #44]	; (8007044 <octospi_open+0x154>)
 8007018:	4613      	mov	r3, r2
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	4413      	add	r3, r2
 800701e:	00db      	lsls	r3, r3, #3
 8007020:	440b      	add	r3, r1
 8007022:	3304      	adds	r3, #4
 8007024:	f993 3000 	ldrsb.w	r3, [r3]
 8007028:	4618      	mov	r0, r3
 800702a:	f7f9 f9b4 	bl	8000396 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2202      	movs	r2, #2
 8007032:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3714      	adds	r7, #20
 800703a:	46bd      	mov	sp, r7
 800703c:	bd90      	pop	{r4, r7, pc}
 800703e:	bf00      	nop
 8007040:	20072868 	.word	0x20072868
 8007044:	0800b3d4 	.word	0x0800b3d4

08007048 <octospi_memory_mapped>:

//  (*)
int32_t octospi_memory_mapped(OCTOSPI_CH ch, OCTOSPI_COM_CFG *read_cfg, OCTOSPI_COM_CFG *write_cfg)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b088      	sub	sp, #32
 800704c:	af00      	add	r7, sp, #0
 800704e:	4603      	mov	r3, r0
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 8007056:	2300      	movs	r3, #0
 8007058:	61fb      	str	r3, [r7, #28]
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 800705a:	7bfb      	ldrb	r3, [r7, #15]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d902      	bls.n	8007066 <octospi_memory_mapped+0x1e>
		return E_PAR;
 8007060:	f04f 33ff 	mov.w	r3, #4294967295
 8007064:	e09d      	b.n	80071a2 <octospi_memory_mapped+0x15a>
	}
	
	// NULL
	if ((read_cfg == NULL) || (write_cfg == NULL)) {
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d002      	beq.n	8007072 <octospi_memory_mapped+0x2a>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d102      	bne.n	8007078 <octospi_memory_mapped+0x30>
		return E_PAR;
 8007072:	f04f 33ff 	mov.w	r3, #4294967295
 8007076:	e094      	b.n	80071a2 <octospi_memory_mapped+0x15a>
	}
	
	// 
	this = get_myself(ch);
 8007078:	7bfb      	ldrb	r3, [r7, #15]
 800707a:	011b      	lsls	r3, r3, #4
 800707c:	4a4b      	ldr	r2, [pc, #300]	; (80071ac <octospi_memory_mapped+0x164>)
 800707e:	4413      	add	r3, r2
 8007080:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	2b02      	cmp	r3, #2
 8007088:	d002      	beq.n	8007090 <octospi_memory_mapped+0x48>
		return E_PAR;
 800708a:	f04f 33ff 	mov.w	r3, #4294967295
 800708e:	e088      	b.n	80071a2 <octospi_memory_mapped+0x15a>
	}
	
	// BUSY
	if (wait_status_clear(ch, SR_BUSY, TIMEOUT) != E_OK) {
 8007090:	7bfb      	ldrb	r3, [r7, #15]
 8007092:	4a47      	ldr	r2, [pc, #284]	; (80071b0 <octospi_memory_mapped+0x168>)
 8007094:	2120      	movs	r1, #32
 8007096:	4618      	mov	r0, r3
 8007098:	f7ff feca 	bl	8006e30 <wait_status_clear>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <octospi_memory_mapped+0x66>
		console_str_send("octospi busy wait error\n");
 80070a2:	4844      	ldr	r0, [pc, #272]	; (80071b4 <octospi_memory_mapped+0x16c>)
 80070a4:	f7fc fd90 	bl	8003bc8 <console_str_send>
		return E_TMOUT;
 80070a8:	f06f 0301 	mvn.w	r3, #1
 80070ac:	e079      	b.n	80071a2 <octospi_memory_mapped+0x15a>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 80070ae:	7bfa      	ldrb	r2, [r7, #15]
 80070b0:	4941      	ldr	r1, [pc, #260]	; (80071b8 <octospi_memory_mapped+0x170>)
 80070b2:	4613      	mov	r3, r2
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	4413      	add	r3, r2
 80070b8:	00db      	lsls	r3, r3, #3
 80070ba:	440b      	add	r3, r1
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	617b      	str	r3, [r7, #20]
		8. Specify the optional alternate byte to be sent right after the address phase in OCTOSPI_WABR for read operation.
	*/
	
	//octspi_base_addr->dcr3 = DCR3_CSBOUND(3);
	
	octspi_base_addr->dcr4 = DCR4_REFRESH(47);
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	222f      	movs	r2, #47	; 0x2f
 80070c4:	615a      	str	r2, [r3, #20]
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	601a      	str	r2, [r3, #0]
	octspi_base_addr->cr |= CR_FMODE(FMODE_MEMORY_MAPPED);
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f043 5240 	orr.w	r2, r3, #805306368	; 0x30000000
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	601a      	str	r2, [r3, #0]
	
	// 
	octspi_base_addr->tcr = 0x00000000;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	octspi_base_addr->ccr = 0x00000000;
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	// 
	//octspi_base_addr->lptr |= 0x00000020;
	
	//  (*) IRCCR
	// TCR
	octspi_base_addr->tcr |= read_cfg->dummy_cycle;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	691b      	ldr	r3, [r3, #16]
 80070f8:	431a      	orrs	r2, r3
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	//octspi_base_addr->tcr |= TCR_SSHIFT;
	
	// CCR
	// 
	tmp_ccr |= CCR_DMODE(read_cfg->data_if);
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	7d1b      	ldrb	r3, [r3, #20]
 8007104:	061b      	lsls	r3, r3, #24
 8007106:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800710a:	69fa      	ldr	r2, [r7, #28]
 800710c:	4313      	orrs	r3, r2
 800710e:	61fb      	str	r3, [r7, #28]
	// 
	if (read_cfg->alternate_all_size > 0) {
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d013      	beq.n	8007140 <octospi_memory_mapped+0xf8>
		octspi_base_addr->abr = read_cfg->alternate_all_size;
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	699a      	ldr	r2, [r3, #24]
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
		tmp_ccr |= CCR_ABSIZE(read_cfg->alternate_size) | CCR_ABMODE(read_cfg->alternate_if);
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	7d5b      	ldrb	r3, [r3, #21]
 8007126:	051b      	lsls	r3, r3, #20
 8007128:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	7d9b      	ldrb	r3, [r3, #22]
 8007130:	041b      	lsls	r3, r3, #16
 8007132:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8007136:	4313      	orrs	r3, r2
 8007138:	461a      	mov	r2, r3
 800713a:	69fb      	ldr	r3, [r7, #28]
 800713c:	4313      	orrs	r3, r2
 800713e:	61fb      	str	r3, [r7, #28]
	}
	// 
	if ((read_cfg->addr_if != OCTOSPI_IF_NONE) && (read_cfg->addr_if != OCTOSPI_IF_MAX)) {
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	7b5b      	ldrb	r3, [r3, #13]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d012      	beq.n	800716e <octospi_memory_mapped+0x126>
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	7b5b      	ldrb	r3, [r3, #13]
 800714c:	2b05      	cmp	r3, #5
 800714e:	d00e      	beq.n	800716e <octospi_memory_mapped+0x126>
		tmp_ccr |= CCR_ADSIZE(read_cfg->addr_size) | CCR_ADMODE(read_cfg->addr_if);
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	7b1b      	ldrb	r3, [r3, #12]
 8007154:	031b      	lsls	r3, r3, #12
 8007156:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	7b5b      	ldrb	r3, [r3, #13]
 800715e:	021b      	lsls	r3, r3, #8
 8007160:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007164:	4313      	orrs	r3, r2
 8007166:	461a      	mov	r2, r3
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	4313      	orrs	r3, r2
 800716c:	61fb      	str	r3, [r7, #28]
	}
	// 
	tmp_ccr |= CCR_ISIZE(read_cfg->inst_size) | CCR_IMODE(read_cfg->inst_if);
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	791b      	ldrb	r3, [r3, #4]
 8007172:	011b      	lsls	r3, r3, #4
 8007174:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	795b      	ldrb	r3, [r3, #5]
 800717c:	f003 0307 	and.w	r3, r3, #7
 8007180:	4313      	orrs	r3, r2
 8007182:	461a      	mov	r2, r3
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	4313      	orrs	r3, r2
 8007188:	61fb      	str	r3, [r7, #28]
	// 
	//tmp_ccr |= CCR_SIOO;
	// 
	octspi_base_addr->ccr = tmp_ccr;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	69fa      	ldr	r2, [r7, #28]
 800718e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	// 
	octspi_base_addr->ir = read_cfg->inst;
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	
	// 
	tmp_ccr = 0UL;
 800719c:	2300      	movs	r3, #0
 800719e:	61fb      	str	r3, [r7, #28]
	// 
	tmp_ccr |= CCR_ISIZE(write_cfg->inst_size) | CCR_IMODE(write_cfg->inst_if);
	// 
	octspi_base_addr->wccr = tmp_ccr;
#endif
	return E_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3720      	adds	r7, #32
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	20072868 	.word	0x20072868
 80071b0:	000186a0 	.word	0x000186a0
 80071b4:	0800ac24 	.word	0x0800ac24
 80071b8:	0800b3d4 	.word	0x0800b3d4

080071bc <octospi_close>:

// 
int32_t octospi_close(OCTOSPI_CH ch)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	4603      	mov	r3, r0
 80071c4:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 80071c6:	79fb      	ldrb	r3, [r7, #7]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d902      	bls.n	80071d2 <octospi_close+0x16>
		return E_PAR;
 80071cc:	f04f 33ff 	mov.w	r3, #4294967295
 80071d0:	e02b      	b.n	800722a <octospi_close+0x6e>
	}
	
	// 
	this = get_myself(ch);
 80071d2:	79fb      	ldrb	r3, [r7, #7]
 80071d4:	011b      	lsls	r3, r3, #4
 80071d6:	4a17      	ldr	r2, [pc, #92]	; (8007234 <octospi_close+0x78>)
 80071d8:	4413      	add	r3, r2
 80071da:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_OPENED) {
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d002      	beq.n	80071ea <octospi_close+0x2e>
		return E_PAR;
 80071e4:	f04f 33ff 	mov.w	r3, #4294967295
 80071e8:	e01f      	b.n	800722a <octospi_close+0x6e>
	}
		
	// 
	octspi_base_addr = get_reg(ch);
 80071ea:	79fa      	ldrb	r2, [r7, #7]
 80071ec:	4912      	ldr	r1, [pc, #72]	; (8007238 <octospi_close+0x7c>)
 80071ee:	4613      	mov	r3, r2
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	4413      	add	r3, r2
 80071f4:	00db      	lsls	r3, r3, #3
 80071f6:	440b      	add	r3, r1
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	60bb      	str	r3, [r7, #8]
	
	// OCTOSPI
	octspi_base_addr->cr &= ~CR_EN;
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f023 0201 	bic.w	r2, r3, #1
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	601a      	str	r2, [r3, #0]
	
	// 
	HAL_NVIC_DisableIRQ(get_ire_type(ch));
 8007208:	79fa      	ldrb	r2, [r7, #7]
 800720a:	490b      	ldr	r1, [pc, #44]	; (8007238 <octospi_close+0x7c>)
 800720c:	4613      	mov	r3, r2
 800720e:	005b      	lsls	r3, r3, #1
 8007210:	4413      	add	r3, r2
 8007212:	00db      	lsls	r3, r3, #3
 8007214:	440b      	add	r3, r1
 8007216:	3304      	adds	r3, #4
 8007218:	f993 3000 	ldrsb.w	r3, [r3]
 800721c:	4618      	mov	r0, r3
 800721e:	f7f9 f8c8 	bl	80003b2 <HAL_NVIC_DisableIRQ>
	
	// 
	this->status = ST_INTIALIZED;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2201      	movs	r2, #1
 8007226:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3710      	adds	r7, #16
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20072868 	.word	0x20072868
 8007238:	0800b3d4 	.word	0x0800b3d4

0800723c <octospi_proc>:

// 
static int32_t octospi_proc(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint32_t mode, uint8_t *data, uint32_t size)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b088      	sub	sp, #32
 8007240:	af00      	add	r7, sp, #0
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	607a      	str	r2, [r7, #4]
 8007246:	603b      	str	r3, [r7, #0]
 8007248:	4603      	mov	r3, r0
 800724a:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 800724c:	2300      	movs	r3, #0
 800724e:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 8007250:	7bfb      	ldrb	r3, [r7, #15]
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	4a83      	ldr	r2, [pc, #524]	; (8007464 <octospi_proc+0x228>)
 8007256:	4413      	add	r3, r2
 8007258:	61bb      	str	r3, [r7, #24]
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// 
	octspi_base_addr = get_reg(ch);
 800725a:	7bfa      	ldrb	r2, [r7, #15]
 800725c:	4982      	ldr	r1, [pc, #520]	; (8007468 <octospi_proc+0x22c>)
 800725e:	4613      	mov	r3, r2
 8007260:	005b      	lsls	r3, r3, #1
 8007262:	4413      	add	r3, r2
 8007264:	00db      	lsls	r3, r3, #3
 8007266:	440b      	add	r3, r1
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	617b      	str	r3, [r7, #20]
	
	// BUSY
	if (wait_status_clear(ch, SR_BUSY, TIMEOUT) != E_OK) {
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	4a7f      	ldr	r2, [pc, #508]	; (800746c <octospi_proc+0x230>)
 8007270:	2120      	movs	r1, #32
 8007272:	4618      	mov	r0, r3
 8007274:	f7ff fddc 	bl	8006e30 <wait_status_clear>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d005      	beq.n	800728a <octospi_proc+0x4e>
		console_str_send("octospi busy wait error\n");
 800727e:	487c      	ldr	r0, [pc, #496]	; (8007470 <octospi_proc+0x234>)
 8007280:	f7fc fca2 	bl	8003bc8 <console_str_send>
		return E_TMOUT;
 8007284:	f06f 0301 	mvn.w	r3, #1
 8007288:	e0e8      	b.n	800745c <octospi_proc+0x220>
	}
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	601a      	str	r2, [r3, #0]
	// 
	octspi_base_addr->cr |= CR_FMODE(mode);
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	071b      	lsls	r3, r3, #28
 800729e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80072a2:	431a      	orrs	r2, r3
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	601a      	str	r2, [r3, #0]
	
	// 
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d003      	beq.n	80072b6 <octospi_proc+0x7a>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	f040 80d2 	bne.w	800745a <octospi_proc+0x21e>
		// 
		octspi_base_addr->tcr = 0x00000000;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		octspi_base_addr->ccr = 0x00000000;
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->tcr |= cfg->dummy_cycle;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	431a      	orrs	r2, r3
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		//octspi_base_addr->tcr |= TCR_SSHIFT;
		
		// 
		// 
		if (size > 0) {
 80072d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00b      	beq.n	80072f6 <octospi_proc+0xba>
			// 
			octspi_base_addr->dlr = size - 1;
 80072de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e0:	1e5a      	subs	r2, r3, #1
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	641a      	str	r2, [r3, #64]	; 0x40
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	7d1b      	ldrb	r3, [r3, #20]
 80072ea:	061b      	lsls	r3, r3, #24
 80072ec:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80072f0:	69fa      	ldr	r2, [r7, #28]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	61fb      	str	r3, [r7, #28]
		}
		// 
		if (cfg->alternate_all_size > 0) {
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d013      	beq.n	8007326 <octospi_proc+0xea>
			octspi_base_addr->abr = cfg->alternate_all_size;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	699a      	ldr	r2, [r3, #24]
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	7d5b      	ldrb	r3, [r3, #21]
 800730c:	051b      	lsls	r3, r3, #20
 800730e:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	7d9b      	ldrb	r3, [r3, #22]
 8007316:	041b      	lsls	r3, r3, #16
 8007318:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800731c:	4313      	orrs	r3, r2
 800731e:	461a      	mov	r2, r3
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	4313      	orrs	r3, r2
 8007324:	61fb      	str	r3, [r7, #28]
		}
		// 
		if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	7b5b      	ldrb	r3, [r3, #13]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d012      	beq.n	8007354 <octospi_proc+0x118>
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	7b5b      	ldrb	r3, [r3, #13]
 8007332:	2b05      	cmp	r3, #5
 8007334:	d00e      	beq.n	8007354 <octospi_proc+0x118>
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	7b1b      	ldrb	r3, [r3, #12]
 800733a:	031b      	lsls	r3, r3, #12
 800733c:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	7b5b      	ldrb	r3, [r3, #13]
 8007344:	021b      	lsls	r3, r3, #8
 8007346:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800734a:	4313      	orrs	r3, r2
 800734c:	461a      	mov	r2, r3
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	4313      	orrs	r3, r2
 8007352:	61fb      	str	r3, [r7, #28]
		}
		
		// 
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	791b      	ldrb	r3, [r3, #4]
 8007358:	011b      	lsls	r3, r3, #4
 800735a:	f003 0230 	and.w	r2, r3, #48	; 0x30
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	795b      	ldrb	r3, [r3, #5]
 8007362:	f003 0307 	and.w	r3, r3, #7
 8007366:	4313      	orrs	r3, r2
 8007368:	461a      	mov	r2, r3
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	4313      	orrs	r3, r2
 800736e:	61fb      	str	r3, [r7, #28]
		
		// CCR
		octspi_base_addr->ccr = tmp_ccr;
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	69fa      	ldr	r2, [r7, #28]
 8007374:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->ir = cfg->inst;
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		
		// 
		// (*) 
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	7b5b      	ldrb	r3, [r3, #13]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d003      	beq.n	8007392 <octospi_proc+0x156>
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	7b5b      	ldrb	r3, [r3, #13]
 800738e:	2b05      	cmp	r3, #5
 8007390:	d102      	bne.n	8007398 <octospi_proc+0x15c>
 8007392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007394:	2b00      	cmp	r3, #0
 8007396:	d03f      	beq.n	8007418 <octospi_proc+0x1dc>
			;
		// 
		} else {
			// 
			if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	7b5b      	ldrb	r3, [r3, #13]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d007      	beq.n	80073b0 <octospi_proc+0x174>
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	7b5b      	ldrb	r3, [r3, #13]
 80073a4:	2b05      	cmp	r3, #5
 80073a6:	d003      	beq.n	80073b0 <octospi_proc+0x174>
				// 
				octspi_base_addr->ar = cfg->addr;
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	689a      	ldr	r2, [r3, #8]
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	649a      	str	r2, [r3, #72]	; 0x48
			}
			// 
			if (size > 0) {
 80073b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d030      	beq.n	8007418 <octospi_proc+0x1dc>
				// 
				this->data = data;
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	683a      	ldr	r2, [r7, #0]
 80073ba:	609a      	str	r2, [r3, #8]
				// 
				this->data_size = size;
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073c0:	60da      	str	r2, [r3, #12]
				
				// 
				while (this->data_size-- > 0) {
 80073c2:	e022      	b.n	800740a <octospi_proc+0x1ce>
					// 10ms
					//kz_tsleep(10);
					// FIFO/
					if (wait_status_set(ch, SR_FTF, TIMEOUT) != E_OK) {
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
 80073c6:	4a29      	ldr	r2, [pc, #164]	; (800746c <octospi_proc+0x230>)
 80073c8:	2104      	movs	r1, #4
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7ff fd08 	bl	8006de0 <wait_status_set>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d002      	beq.n	80073dc <octospi_proc+0x1a0>
						return E_TMOUT;
 80073d6:	f06f 0301 	mvn.w	r3, #1
 80073da:	e03f      	b.n	800745c <octospi_proc+0x220>
					}
					// 
					if (mode == FMODE_INDIRECT_WRITE) {
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d109      	bne.n	80073f6 <octospi_proc+0x1ba>
						// 
						octspi_base_addr->dr.byte[0] = *(this->data++);
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	1c59      	adds	r1, r3, #1
 80073e8:	69ba      	ldr	r2, [r7, #24]
 80073ea:	6091      	str	r1, [r2, #8]
 80073ec:	781a      	ldrb	r2, [r3, #0]
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80073f4:	e009      	b.n	800740a <octospi_proc+0x1ce>
						
					// 
					} else {
						// 
						*(this->data++) = octspi_base_addr->dr.byte[0];
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	1c59      	adds	r1, r3, #1
 80073fc:	69ba      	ldr	r2, [r7, #24]
 80073fe:	6091      	str	r1, [r2, #8]
 8007400:	697a      	ldr	r2, [r7, #20]
 8007402:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 8007406:	b2d2      	uxtb	r2, r2
 8007408:	701a      	strb	r2, [r3, #0]
				while (this->data_size-- > 0) {
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	1e59      	subs	r1, r3, #1
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	60d1      	str	r1, [r2, #12]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1d5      	bne.n	80073c4 <octospi_proc+0x188>
					}
				}
			}
		}
		// 
		if (wait_status_set(ch, SR_TCF, TIMEOUT) != 0) {
 8007418:	7bfb      	ldrb	r3, [r7, #15]
 800741a:	4a14      	ldr	r2, [pc, #80]	; (800746c <octospi_proc+0x230>)
 800741c:	2102      	movs	r1, #2
 800741e:	4618      	mov	r0, r3
 8007420:	f7ff fcde 	bl	8006de0 <wait_status_set>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d002      	beq.n	8007430 <octospi_proc+0x1f4>
			return E_TMOUT;
 800742a:	f06f 0301 	mvn.w	r3, #1
 800742e:	e015      	b.n	800745c <octospi_proc+0x220>
		}
		// 
		octspi_base_addr->fcr |= FCR_CTCF;
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007434:	f043 0202 	orr.w	r2, r3, #2
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	625a      	str	r2, [r3, #36]	; 0x24
		
		// 
		if ((octspi_base_addr->sr & SR_TEF) != 0) {
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	f003 0301 	and.w	r3, r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	d008      	beq.n	800745a <octospi_proc+0x21e>
			// 
			octspi_base_addr->fcr |= FCR_CTEF;
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744c:	f043 0201 	orr.w	r2, r3, #1
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	625a      	str	r2, [r3, #36]	; 0x24
			return E_STS;
 8007454:	f06f 0302 	mvn.w	r3, #2
 8007458:	e000      	b.n	800745c <octospi_proc+0x220>
	}
	
	// 
	//octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
	
	return E_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3720      	adds	r7, #32
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	20072868 	.word	0x20072868
 8007468:	0800b3d4 	.word	0x0800b3d4
 800746c:	000186a0 	.word	0x000186a0
 8007470:	0800ac24 	.word	0x0800ac24

08007474 <octospi_send>:

int32_t octospi_send(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b088      	sub	sp, #32
 8007478:	af02      	add	r7, sp, #8
 800747a:	60b9      	str	r1, [r7, #8]
 800747c:	607a      	str	r2, [r7, #4]
 800747e:	603b      	str	r3, [r7, #0]
 8007480:	4603      	mov	r3, r0
 8007482:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8007484:	7bfb      	ldrb	r3, [r7, #15]
 8007486:	2b01      	cmp	r3, #1
 8007488:	d902      	bls.n	8007490 <octospi_send+0x1c>
		return -1;
 800748a:	f04f 33ff 	mov.w	r3, #4294967295
 800748e:	e01b      	b.n	80074c8 <octospi_send+0x54>
	}
	
	// 
	this = get_myself(ch);
 8007490:	7bfb      	ldrb	r3, [r7, #15]
 8007492:	011b      	lsls	r3, r3, #4
 8007494:	4a0e      	ldr	r2, [pc, #56]	; (80074d0 <octospi_send+0x5c>)
 8007496:	4413      	add	r3, r2
 8007498:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d002      	beq.n	80074a8 <octospi_send+0x34>
		return E_PAR;
 80074a2:	f04f 33ff 	mov.w	r3, #4294967295
 80074a6:	e00f      	b.n	80074c8 <octospi_send+0x54>
	}
	
	// 
	this->status = ST_RUN;
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	2203      	movs	r2, #3
 80074ac:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 80074ae:	7bf8      	ldrb	r0, [r7, #15]
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	68b9      	ldr	r1, [r7, #8]
 80074ba:	f7ff febf 	bl	800723c <octospi_proc>
 80074be:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	2202      	movs	r2, #2
 80074c4:	605a      	str	r2, [r3, #4]
	
	return ret;
 80074c6:	693b      	ldr	r3, [r7, #16]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	20072868 	.word	0x20072868

080074d4 <octospi_recv>:

int32_t octospi_recv(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b088      	sub	sp, #32
 80074d8:	af02      	add	r7, sp, #8
 80074da:	60b9      	str	r1, [r7, #8]
 80074dc:	607a      	str	r2, [r7, #4]
 80074de:	603b      	str	r3, [r7, #0]
 80074e0:	4603      	mov	r3, r0
 80074e2:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 80074e4:	7bfb      	ldrb	r3, [r7, #15]
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d902      	bls.n	80074f0 <octospi_recv+0x1c>
		return -1;
 80074ea:	f04f 33ff 	mov.w	r3, #4294967295
 80074ee:	e01b      	b.n	8007528 <octospi_recv+0x54>
	}
	
	// 
	this = get_myself(ch);
 80074f0:	7bfb      	ldrb	r3, [r7, #15]
 80074f2:	011b      	lsls	r3, r3, #4
 80074f4:	4a0e      	ldr	r2, [pc, #56]	; (8007530 <octospi_recv+0x5c>)
 80074f6:	4413      	add	r3, r2
 80074f8:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d002      	beq.n	8007508 <octospi_recv+0x34>
		return -1;
 8007502:	f04f 33ff 	mov.w	r3, #4294967295
 8007506:	e00f      	b.n	8007528 <octospi_recv+0x54>
	}
	
	// 
	this->status = ST_RUN;
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	2203      	movs	r2, #3
 800750c:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 800750e:	7bf8      	ldrb	r0, [r7, #15]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	68b9      	ldr	r1, [r7, #8]
 800751a:	f7ff fe8f 	bl	800723c <octospi_proc>
 800751e:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	2202      	movs	r2, #2
 8007524:	605a      	str	r2, [r3, #4]
	
	return ret;
 8007526:	693b      	ldr	r3, [r7, #16]
}
 8007528:	4618      	mov	r0, r3
 800752a:	3718      	adds	r7, #24
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	20072868 	.word	0x20072868

08007534 <sai_common_handler>:
	}
}

// 
static void sai_common_handler(SAI_CH ch)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b088      	sub	sp, #32
 8007538:	af00      	add	r7, sp, #0
 800753a:	4603      	mov	r3, r0
 800753c:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 800753e:	79fa      	ldrb	r2, [r7, #7]
 8007540:	493a      	ldr	r1, [pc, #232]	; (800762c <sai_common_handler+0xf8>)
 8007542:	4613      	mov	r3, r2
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	4413      	add	r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	440b      	add	r3, r1
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	69db      	ldr	r3, [r3, #28]
 8007554:	f043 0201 	orr.w	r2, r3, #1
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b00      	cmp	r3, #0
 8007566:	d05d      	beq.n	8007624 <sai_common_handler+0xf0>
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	f003 0308 	and.w	r3, r3, #8
 8007570:	2b00      	cmp	r3, #0
 8007572:	d057      	beq.n	8007624 <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 8007574:	79fa      	ldrb	r2, [r7, #7]
 8007576:	4613      	mov	r3, r2
 8007578:	02db      	lsls	r3, r3, #11
 800757a:	4413      	add	r3, r2
 800757c:	015b      	lsls	r3, r3, #5
 800757e:	4a2c      	ldr	r2, [pc, #176]	; (8007630 <sai_common_handler+0xfc>)
 8007580:	4413      	add	r3, r2
 8007582:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	3304      	adds	r3, #4
 8007588:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	3304      	adds	r3, #4
 800758e:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8007590:	2300      	movs	r3, #0
 8007592:	77fb      	strb	r3, [r7, #31]
 8007594:	e041      	b.n	800761a <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800759c:	3304      	adds	r3, #4
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d014      	beq.n	80075d6 <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3301      	adds	r3, #1
 80075c8:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80075d2:	601a      	str	r2, [r3, #0]
 80075d4:	e01e      	b.n	8007614 <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	f023 0208 	bic.w	r2, r3, #8
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075e8:	3314      	adds	r3, #20
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00c      	beq.n	800760a <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075f6:	3314      	adds	r3, #20
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007600:	3318      	adds	r3, #24
 8007602:	6819      	ldr	r1, [r3, #0]
 8007604:	79fb      	ldrb	r3, [r7, #7]
 8007606:	4618      	mov	r0, r3
 8007608:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	2202      	movs	r2, #2
 800760e:	705a      	strb	r2, [r3, #1]
				break;
 8007610:	bf00      	nop
			}
		}
	}
}
 8007612:	e007      	b.n	8007624 <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 8007614:	7ffb      	ldrb	r3, [r7, #31]
 8007616:	3301      	adds	r3, #1
 8007618:	77fb      	strb	r3, [r7, #31]
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	789b      	ldrb	r3, [r3, #2]
 800761e:	7ffa      	ldrb	r2, [r7, #31]
 8007620:	429a      	cmp	r2, r3
 8007622:	d3b8      	bcc.n	8007596 <sai_common_handler+0x62>
}
 8007624:	bf00      	nop
 8007626:	3720      	adds	r7, #32
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	0800b404 	.word	0x0800b404
 8007630:	20072888 	.word	0x20072888

08007634 <sai1_handler>:

// 
void sai1_handler(void){
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 8007638:	2000      	movs	r0, #0
 800763a:	f7ff ff7b 	bl	8007534 <sai_common_handler>
}
 800763e:	bf00      	nop
 8007640:	bd80      	pop	{r7, pc}
	...

08007644 <sai_init>:
}

// 
// SAI
void sai_init(void)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 800764a:	2300      	movs	r3, #0
 800764c:	607b      	str	r3, [r7, #4]
 800764e:	e02c      	b.n	80076aa <sai_init+0x66>
		// 
		this = get_myself(ch);
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	4613      	mov	r3, r2
 8007654:	02db      	lsls	r3, r3, #11
 8007656:	4413      	add	r3, r2
 8007658:	015b      	lsls	r3, r3, #5
 800765a:	4a17      	ldr	r2, [pc, #92]	; (80076b8 <sai_init+0x74>)
 800765c:	4413      	add	r3, r2
 800765e:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 8007660:	4a16      	ldr	r2, [pc, #88]	; (80076bc <sai_init+0x78>)
 8007662:	2100      	movs	r1, #0
 8007664:	6838      	ldr	r0, [r7, #0]
 8007666:	f002 fd69 	bl	800a13c <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 800766a:	4915      	ldr	r1, [pc, #84]	; (80076c0 <sai_init+0x7c>)
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	4613      	mov	r3, r2
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	4413      	add	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	440b      	add	r3, r1
 8007678:	330c      	adds	r3, #12
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	b218      	sxth	r0, r3
 800767e:	4910      	ldr	r1, [pc, #64]	; (80076c0 <sai_init+0x7c>)
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	4613      	mov	r3, r2
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	440b      	add	r3, r1
 800768c:	3308      	adds	r3, #8
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4619      	mov	r1, r3
 8007692:	f002 fa9c 	bl	8009bce <kz_setintr>
		// 
		this->ch = ch;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	b2da      	uxtb	r2, r3
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	701a      	strb	r2, [r3, #0]
		// 
		this->status = ST_INTIALIZED;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2201      	movs	r2, #1
 80076a2:	705a      	strb	r2, [r3, #1]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	3301      	adds	r3, #1
 80076a8:	607b      	str	r3, [r7, #4]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d0cf      	beq.n	8007650 <sai_init+0xc>
	}
	
	return;
 80076b0:	bf00      	nop
}
 80076b2:	3708      	adds	r7, #8
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	20072888 	.word	0x20072888
 80076bc:	00010020 	.word	0x00010020
 80076c0:	0800b404 	.word	0x0800b404

080076c4 <spi_common_handler>:
	{DMA_CH5,	DMA_CH6,	DMA_RESOURCE_SPI3_TX,	DMA_RESOURCE_SPI3_RX},	// SPI3DMA
};

// 
static void spi_common_handler(DMA_CH ch)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b086      	sub	sp, #24
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	4603      	mov	r3, r0
 80076cc:	71fb      	strb	r3, [r7, #7]
	SPI_CTL *this = get_myself(ch);
 80076ce:	79fa      	ldrb	r2, [r7, #7]
 80076d0:	4613      	mov	r3, r2
 80076d2:	00db      	lsls	r3, r3, #3
 80076d4:	1a9b      	subs	r3, r3, r2
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	4a4a      	ldr	r2, [pc, #296]	; (8007804 <spi_common_handler+0x140>)
 80076da:	4413      	add	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]
	volatile struct stm32l4_spi *spi_base_addr = get_reg(ch);
 80076de:	79fa      	ldrb	r2, [r7, #7]
 80076e0:	4949      	ldr	r1, [pc, #292]	; (8007808 <spi_common_handler+0x144>)
 80076e2:	4613      	mov	r3, r2
 80076e4:	00db      	lsls	r3, r3, #3
 80076e6:	1a9b      	subs	r3, r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	440b      	add	r3, r1
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	613b      	str	r3, [r7, #16]
	uint8_t dummy_data;
	int32_t *ret;
	
	// 
	if (spi_base_addr->sr & (SR_FRE | SR_OVR | SR_MODF)) {
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d014      	beq.n	8007726 <spi_common_handler+0x62>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	605a      	str	r2, [r3, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 8007708:	2004      	movs	r0, #4
 800770a:	f002 fa86 	bl	8009c1a <kx_kmalloc>
 800770e:	60f8      	str	r0, [r7, #12]
		*ret = E_OBJ;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f06f 0203 	mvn.w	r2, #3
 8007716:	601a      	str	r2, [r3, #0]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	7e1b      	ldrb	r3, [r3, #24]
 800771c:	68fa      	ldr	r2, [r7, #12]
 800771e:	2104      	movs	r1, #4
 8007720:	4618      	mov	r0, r3
 8007722:	f002 fa8b 	bl	8009c3c <kx_send>
		
	}
	
	// 
	if (((spi_base_addr->cr2 & CR2_TXEIE) != 0) && (spi_base_addr->sr & SR_TXE) != 0) {
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772e:	2b00      	cmp	r3, #0
 8007730:	d01d      	beq.n	800776e <spi_common_handler+0xaa>
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	f003 0302 	and.w	r3, r3, #2
 800773a:	2b00      	cmp	r3, #0
 800773c:	d017      	beq.n	800776e <spi_common_handler+0xaa>
		// 
		if (this->snd_sz != 0) {
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00d      	beq.n	8007762 <spi_common_handler+0x9e>
			// 
			spi_base_addr->dr[0] = *(this->p_snd_data++);
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	1c59      	adds	r1, r3, #1
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	6091      	str	r1, [r2, #8]
 8007750:	781a      	ldrb	r2, [r3, #0]
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	731a      	strb	r2, [r3, #12]
			this->snd_sz--;
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	1e5a      	subs	r2, r3, #1
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	60da      	str	r2, [r3, #12]
 8007760:	e005      	b.n	800776e <spi_common_handler+0xaa>
			
		// 
		} else {
			// 
			spi_base_addr->cr2 &= ~CR2_TXEIE;
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	605a      	str	r2, [r3, #4]
		}
	}
	// 
	if (((spi_base_addr->cr2 & CR2_RXNEIE) != 0) && (spi_base_addr->sr & SR_RXNE) != 0) {
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007776:	2b00      	cmp	r3, #0
 8007778:	d023      	beq.n	80077c2 <spi_common_handler+0xfe>
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f003 0301 	and.w	r3, r3, #1
 8007782:	2b00      	cmp	r3, #0
 8007784:	d01d      	beq.n	80077c2 <spi_common_handler+0xfe>
		// 
		// 
		if (this->rcv_sz != 0) {
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	695b      	ldr	r3, [r3, #20]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d013      	beq.n	80077b6 <spi_common_handler+0xf2>
			// 
			dummy_data = spi_base_addr->dr[0];
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	7b1b      	ldrb	r3, [r3, #12]
 8007792:	72fb      	strb	r3, [r7, #11]
			if (this->p_rcv_data != NULL) {
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d006      	beq.n	80077aa <spi_common_handler+0xe6>
				*(this->p_rcv_data++) = dummy_data;
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	1c59      	adds	r1, r3, #1
 80077a2:	697a      	ldr	r2, [r7, #20]
 80077a4:	6111      	str	r1, [r2, #16]
 80077a6:	7afa      	ldrb	r2, [r7, #11]
 80077a8:	701a      	strb	r2, [r3, #0]
			}
			this->rcv_sz--;
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	1e5a      	subs	r2, r3, #1
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	615a      	str	r2, [r3, #20]
 80077b4:	e005      	b.n	80077c2 <spi_common_handler+0xfe>
			
		// 
		} else {
			// 
			spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE);
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	605a      	str	r2, [r3, #4]
			
		}
	}
	// /
	if ((this->snd_sz == 0) && (this->rcv_sz == 0)) {
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d117      	bne.n	80077fa <spi_common_handler+0x136>
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d113      	bne.n	80077fa <spi_common_handler+0x136>
		// 
		spi_base_addr->cr2 &= ~(CR2_RXNEIE | CR2_TXEIE | CR2_ERRIE);
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	605a      	str	r2, [r3, #4]
		// 
		ret = kx_kmalloc(sizeof(int32_t));
 80077de:	2004      	movs	r0, #4
 80077e0:	f002 fa1b 	bl	8009c1a <kx_kmalloc>
 80077e4:	60f8      	str	r0, [r7, #12]
		*ret = E_OK;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	601a      	str	r2, [r3, #0]
		kx_send(this->msg_id, sizeof(int32_t), ret);
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	7e1b      	ldrb	r3, [r3, #24]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	2104      	movs	r1, #4
 80077f4:	4618      	mov	r0, r3
 80077f6:	f002 fa21 	bl	8009c3c <kx_send>
		
	}
}
 80077fa:	bf00      	nop
 80077fc:	3718      	adds	r7, #24
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	200828a8 	.word	0x200828a8
 8007808:	0800b418 	.word	0x0800b418

0800780c <spi1_handler>:

/*  */
void spi1_handler(void){
 800780c:	b580      	push	{r7, lr}
 800780e:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH1);
 8007810:	2000      	movs	r0, #0
 8007812:	f7ff ff57 	bl	80076c4 <spi_common_handler>
}
 8007816:	bf00      	nop
 8007818:	bd80      	pop	{r7, pc}

0800781a <spi2_handler>:

void spi2_handler(void){
 800781a:	b580      	push	{r7, lr}
 800781c:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH2);
 800781e:	2001      	movs	r0, #1
 8007820:	f7ff ff50 	bl	80076c4 <spi_common_handler>
}
 8007824:	bf00      	nop
 8007826:	bd80      	pop	{r7, pc}

08007828 <spi3_handler>:

void spi3_handler(void){
 8007828:	b580      	push	{r7, lr}
 800782a:	af00      	add	r7, sp, #0
	spi_common_handler(SPI_CH3);
 800782c:	2002      	movs	r0, #2
 800782e:	f7ff ff49 	bl	80076c4 <spi_common_handler>
}
 8007832:	bf00      	nop
 8007834:	bd80      	pop	{r7, pc}

08007836 <dma_callback>:

// DMA
static void dma_callback(DMA_CH ch, int32_t ret, void *vp)
{
 8007836:	b580      	push	{r7, lr}
 8007838:	b086      	sub	sp, #24
 800783a:	af00      	add	r7, sp, #0
 800783c:	4603      	mov	r3, r0
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	607a      	str	r2, [r7, #4]
 8007842:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_spi *spi_base_addr;
	SPI_CTL *this = (SPI_CTL*)vp;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	617b      	str	r3, [r7, #20]
	int32_t *callback_ret;
	
	// 
	callback_ret = kx_kmalloc(sizeof(int32_t));
 8007848:	2004      	movs	r0, #4
 800784a:	f002 f9e6 	bl	8009c1a <kx_kmalloc>
 800784e:	6138      	str	r0, [r7, #16]
	*callback_ret = ret;
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	601a      	str	r2, [r3, #0]
	kx_send(this->msg_id, sizeof(int32_t), callback_ret);
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	7e1b      	ldrb	r3, [r3, #24]
 800785a:	693a      	ldr	r2, [r7, #16]
 800785c:	2104      	movs	r1, #4
 800785e:	4618      	mov	r0, r3
 8007860:	f002 f9ec 	bl	8009c3c <kx_send>
}
 8007864:	bf00      	nop
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <calc_br>:

// 
static uint32_t calc_br(SPI_CH ch, uint32_t baudrate)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	6039      	str	r1, [r7, #0]
 8007876:	71fb      	strb	r3, [r7, #7]
	uint8_t power_of_2;
	uint8_t i;
	uint8_t br;
	
	// SPI
	spi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8007878:	79fa      	ldrb	r2, [r7, #7]
 800787a:	4917      	ldr	r1, [pc, #92]	; (80078d8 <calc_br+0x6c>)
 800787c:	4613      	mov	r3, r2
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	1a9b      	subs	r3, r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	440b      	add	r3, r1
 8007886:	3314      	adds	r3, #20
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4618      	mov	r0, r3
 800788c:	f7fa ff3e 	bl	800270c <HAL_RCCEx_GetPeriphCLKFreq>
 8007890:	6138      	str	r0, [r7, #16]
	
	// BR
	for(i = 0; i < 8; i++) {
 8007892:	2300      	movs	r3, #0
 8007894:	75fb      	strb	r3, [r7, #23]
 8007896:	e00e      	b.n	80078b6 <calc_br+0x4a>
		power_of_2 = (1 << i);
 8007898:	7dfb      	ldrb	r3, [r7, #23]
 800789a:	2201      	movs	r2, #1
 800789c:	fa02 f303 	lsl.w	r3, r2, r3
 80078a0:	73fb      	strb	r3, [r7, #15]
		if ((spi_clk/power_of_2) < baudrate) {
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d306      	bcc.n	80078be <calc_br+0x52>
	for(i = 0; i < 8; i++) {
 80078b0:	7dfb      	ldrb	r3, [r7, #23]
 80078b2:	3301      	adds	r3, #1
 80078b4:	75fb      	strb	r3, [r7, #23]
 80078b6:	7dfb      	ldrb	r3, [r7, #23]
 80078b8:	2b07      	cmp	r3, #7
 80078ba:	d9ed      	bls.n	8007898 <calc_br+0x2c>
 80078bc:	e000      	b.n	80078c0 <calc_br+0x54>
			break;
 80078be:	bf00      	nop
		}
	}
	
	// br
	if (i > 0) {
 80078c0:	7dfb      	ldrb	r3, [r7, #23]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d002      	beq.n	80078cc <calc_br+0x60>
		br = i - 1;
 80078c6:	7dfb      	ldrb	r3, [r7, #23]
 80078c8:	3b01      	subs	r3, #1
 80078ca:	75bb      	strb	r3, [r7, #22]
	}
	
	return br;
 80078cc:	7dbb      	ldrb	r3, [r7, #22]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3718      	adds	r7, #24
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	0800b418 	.word	0x0800b418

080078dc <spi_disable>:

// SPI
static int32_t spi_disable(SPI_CH ch)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b086      	sub	sp, #24
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	4603      	mov	r3, r0
 80078e4:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_spi *spi_base_addr;
	uint32_t timeout = 10;
 80078e6:	230a      	movs	r3, #10
 80078e8:	617b      	str	r3, [r7, #20]
	int32_t ret = E_OK;
 80078ea:	2300      	movs	r3, #0
 80078ec:	613b      	str	r3, [r7, #16]
	uint8_t dummy_data;
	
	// 
	spi_base_addr = get_reg(ch);
 80078ee:	79fa      	ldrb	r2, [r7, #7]
 80078f0:	4922      	ldr	r1, [pc, #136]	; (800797c <spi_disable+0xa0>)
 80078f2:	4613      	mov	r3, r2
 80078f4:	00db      	lsls	r3, r3, #3
 80078f6:	1a9b      	subs	r3, r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	440b      	add	r3, r1
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	60fb      	str	r3, [r7, #12]
	
	// FIFO0
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 8007900:	e00b      	b.n	800791a <spi_disable+0x3e>
		// 
		if (timeout-- == 0) {
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	1e5a      	subs	r2, r3, #1
 8007906:	617a      	str	r2, [r7, #20]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d103      	bne.n	8007914 <spi_disable+0x38>
			ret = E_TMOUT;
 800790c:	f06f 0301 	mvn.w	r3, #1
 8007910:	613b      	str	r3, [r7, #16]
			goto SPI_DISABLE_EXIT;
 8007912:	e02d      	b.n	8007970 <spi_disable+0x94>
		}
		// 1ms
		kz_tsleep(1);
 8007914:	2001      	movs	r0, #1
 8007916:	f002 f96f 	bl	8009bf8 <kz_tsleep>
	while(((spi_base_addr->sr >> 11) & 0x3) != 0) {
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	0adb      	lsrs	r3, r3, #11
 8007920:	f003 0303 	and.w	r3, r3, #3
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1ec      	bne.n	8007902 <spi_disable+0x26>
	}
	
	// BUSY
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8007928:	e00b      	b.n	8007942 <spi_disable+0x66>
		// 
		if (timeout-- == 0) {
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	1e5a      	subs	r2, r3, #1
 800792e:	617a      	str	r2, [r7, #20]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d103      	bne.n	800793c <spi_disable+0x60>
			ret = E_TMOUT;
 8007934:	f06f 0301 	mvn.w	r3, #1
 8007938:	613b      	str	r3, [r7, #16]
			goto SPI_DISABLE_EXIT;
 800793a:	e019      	b.n	8007970 <spi_disable+0x94>
		}
		// 1ms
		kz_tsleep(1);
 800793c:	2001      	movs	r0, #1
 800793e:	f002 f95b 	bl	8009bf8 <kz_tsleep>
	while((spi_base_addr->sr & SR_BUSY) != 0) {
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1ed      	bne.n	800792a <spi_disable+0x4e>
	}
	
	// SPI
	spi_base_addr->cr1 &= ~CR1_SPE;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	601a      	str	r2, [r3, #0]
	
	// FIFO0
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 800795a:	e002      	b.n	8007962 <spi_disable+0x86>
		// 
		dummy_data = spi_base_addr->dr[0];
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	7b1b      	ldrb	r3, [r3, #12]
 8007960:	72fb      	strb	r3, [r7, #11]
	while(((spi_base_addr->sr >> 9) & 0x3) != 0) {
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	0a5b      	lsrs	r3, r3, #9
 8007968:	f003 0303 	and.w	r3, r3, #3
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1f5      	bne.n	800795c <spi_disable+0x80>
	}
	
SPI_DISABLE_EXIT:
	return ret;
 8007970:	693b      	ldr	r3, [r7, #16]
}
 8007972:	4618      	mov	r0, r3
 8007974:	3718      	adds	r7, #24
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	0800b418 	.word	0x0800b418

08007980 <set_config>:

// 
static void set_config(SPI_CH ch, SPI_OPEN *open_par)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	4603      	mov	r3, r0
 8007988:	6039      	str	r1, [r7, #0]
 800798a:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_spi *spi_base_addr;
	
	// 
	spi_base_addr = get_reg(ch);
 800798c:	79fa      	ldrb	r2, [r7, #7]
 800798e:	4922      	ldr	r1, [pc, #136]	; (8007a18 <set_config+0x98>)
 8007990:	4613      	mov	r3, r2
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	1a9b      	subs	r3, r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	440b      	add	r3, r1
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	60fb      	str	r3, [r7, #12]
	// SSM=1:SSINSS
	// SSM=0:NSS
	//        SSOE=1:NSSSPE=1lowSPE=0HighNSSP=1
	//        SSOE=0:
	//spi_base_addr->cr1 = CR1_BIDIOE | CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
	spi_base_addr->cr1 = CR1_BR(calc_br(ch, open_par->baudrate)) | CR1_MSTR;
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	79fb      	ldrb	r3, [r7, #7]
 80079a4:	4611      	mov	r1, r2
 80079a6:	4618      	mov	r0, r3
 80079a8:	f7ff ff60 	bl	800786c <calc_br>
 80079ac:	4603      	mov	r3, r0
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80079b4:	f043 0204 	orr.w	r2, r3, #4
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	601a      	str	r2, [r3, #0]
	if (open_par->fmt == SPI_FRAME_FMT_LSB_FIRST) {
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	799b      	ldrb	r3, [r3, #6]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d105      	bne.n	80079d0 <set_config+0x50>
		spi_base_addr->cr1 |= CR1_LSBFIRST;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	601a      	str	r2, [r3, #0]
	}
	if (open_par->cpol == SPI_CPOL_NEGATIVE) {
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	791b      	ldrb	r3, [r3, #4]
 80079d4:	2b01      	cmp	r3, #1
 80079d6:	d105      	bne.n	80079e4 <set_config+0x64>
		spi_base_addr->cr1 |= CR1_CPOL;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f043 0202 	orr.w	r2, r3, #2
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	601a      	str	r2, [r3, #0]
	}
	if (open_par->cpha == SPI_CPHA_LAST_EDGE) {
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	795b      	ldrb	r3, [r3, #5]
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d105      	bne.n	80079f8 <set_config+0x78>
		spi_base_addr->cr1 |= CR1_CPHA;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f043 0201 	orr.w	r2, r3, #1
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	601a      	str	r2, [r3, #0]
	}
	
	// CR2
	//spi_base_addr->cr2 = CR2_DS(open_par->size) | CR2_NSSP | CR2_SSOE;
	spi_base_addr->cr2 = CR2_FRXTH | CR2_DS(open_par->size) | CR2_SSOE;
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	79db      	ldrb	r3, [r3, #7]
 80079fc:	021b      	lsls	r3, r3, #8
 80079fe:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007a02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007a06:	f043 0304 	orr.w	r3, r3, #4
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	605a      	str	r2, [r3, #4]
	
}
 8007a10:	bf00      	nop
 8007a12:	3710      	adds	r7, #16
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	0800b418 	.word	0x0800b418

08007a1c <spi_init>:

// 
// 
void spi_init(void)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
	SPI_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8007a22:	2300      	movs	r3, #0
 8007a24:	607b      	str	r3, [r7, #4]
 8007a26:	e037      	b.n	8007a98 <spi_init+0x7c>
		// 
		this = get_myself(ch);
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	4613      	mov	r3, r2
 8007a2c:	00db      	lsls	r3, r3, #3
 8007a2e:	1a9b      	subs	r3, r3, r2
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	4a1d      	ldr	r2, [pc, #116]	; (8007aa8 <spi_init+0x8c>)
 8007a34:	4413      	add	r3, r2
 8007a36:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SPI_CTL));
 8007a38:	221c      	movs	r2, #28
 8007a3a:	2100      	movs	r1, #0
 8007a3c:	6838      	ldr	r0, [r7, #0]
 8007a3e:	f002 fb7d 	bl	800a13c <memset>
		// 
		this->ch = ch;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	b2da      	uxtb	r2, r3
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	701a      	strb	r2, [r3, #0]
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8007a4a:	4918      	ldr	r1, [pc, #96]	; (8007aac <spi_init+0x90>)
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	00db      	lsls	r3, r3, #3
 8007a52:	1a9b      	subs	r3, r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	440b      	add	r3, r1
 8007a58:	330c      	adds	r3, #12
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	b218      	sxth	r0, r3
 8007a5e:	4913      	ldr	r1, [pc, #76]	; (8007aac <spi_init+0x90>)
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	4613      	mov	r3, r2
 8007a64:	00db      	lsls	r3, r3, #3
 8007a66:	1a9b      	subs	r3, r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	440b      	add	r3, r1
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4619      	mov	r1, r3
 8007a72:	f002 f8ac 	bl	8009bce <kz_setintr>
		// ID
		this->msg_id = get_mbx_id(ch);
 8007a76:	490d      	ldr	r1, [pc, #52]	; (8007aac <spi_init+0x90>)
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	00db      	lsls	r3, r3, #3
 8007a7e:	1a9b      	subs	r3, r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	440b      	add	r3, r1
 8007a84:	3318      	adds	r3, #24
 8007a86:	781a      	ldrb	r2, [r3, #0]
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	761a      	strb	r2, [r3, #24]
		// 
		this->status = ST_INTIALIZED;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < SPI_CH_MAX; ch++) {
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	3301      	adds	r3, #1
 8007a96:	607b      	str	r3, [r7, #4]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2b02      	cmp	r3, #2
 8007a9c:	d9c4      	bls.n	8007a28 <spi_init+0xc>
	}
	
	return;
 8007a9e:	bf00      	nop
}
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	200828a8 	.word	0x200828a8
 8007aac:	0800b418 	.word	0x0800b418

08007ab0 <spi_open>:

// 
// (*) 
int32_t spi_open(SPI_CH ch, SPI_OPEN *open_par)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	6039      	str	r1, [r7, #0]
 8007aba:	71fb      	strb	r3, [r7, #7]
	SPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= SPI_CH_MAX) {
 8007abc:	79fb      	ldrb	r3, [r7, #7]
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	d902      	bls.n	8007ac8 <spi_open+0x18>
		return E_PAR;
 8007ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ac6:	e059      	b.n	8007b7c <spi_open+0xcc>
	}
	
	// 
	this = get_myself(ch);
 8007ac8:	79fa      	ldrb	r2, [r7, #7]
 8007aca:	4613      	mov	r3, r2
 8007acc:	00db      	lsls	r3, r3, #3
 8007ace:	1a9b      	subs	r3, r3, r2
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	4a2c      	ldr	r2, [pc, #176]	; (8007b84 <spi_open+0xd4>)
 8007ad4:	4413      	add	r3, r2
 8007ad6:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d002      	beq.n	8007ae6 <spi_open+0x36>
		return -1;
 8007ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8007ae4:	e04a      	b.n	8007b7c <spi_open+0xcc>
	}
	
	// 
	set_config(ch, open_par);
 8007ae6:	79fb      	ldrb	r3, [r7, #7]
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7ff ff48 	bl	8007980 <set_config>
	
	// DMA (*) 
	if (spi_dma_info[ch].tx_ch != DMA_CH_MAX) {
 8007af0:	79fa      	ldrb	r2, [r7, #7]
 8007af2:	4925      	ldr	r1, [pc, #148]	; (8007b88 <spi_open+0xd8>)
 8007af4:	4613      	mov	r3, r2
 8007af6:	005b      	lsls	r3, r3, #1
 8007af8:	4413      	add	r3, r2
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	440b      	add	r3, r1
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	2b07      	cmp	r3, #7
 8007b02:	d01b      	beq.n	8007b3c <spi_open+0x8c>
		ret = dma_open(spi_dma_info[ch].tx_ch, spi_dma_info[ch].tx_resorce, dma_callback, this);
 8007b04:	79fa      	ldrb	r2, [r7, #7]
 8007b06:	4920      	ldr	r1, [pc, #128]	; (8007b88 <spi_open+0xd8>)
 8007b08:	4613      	mov	r3, r2
 8007b0a:	005b      	lsls	r3, r3, #1
 8007b0c:	4413      	add	r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	440b      	add	r3, r1
 8007b12:	7818      	ldrb	r0, [r3, #0]
 8007b14:	79fa      	ldrb	r2, [r7, #7]
 8007b16:	491c      	ldr	r1, [pc, #112]	; (8007b88 <spi_open+0xd8>)
 8007b18:	4613      	mov	r3, r2
 8007b1a:	005b      	lsls	r3, r3, #1
 8007b1c:	4413      	add	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	440b      	add	r3, r1
 8007b22:	3304      	adds	r3, #4
 8007b24:	6819      	ldr	r1, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4a18      	ldr	r2, [pc, #96]	; (8007b8c <spi_open+0xdc>)
 8007b2a:	f7fe fdd3 	bl	80066d4 <dma_open>
 8007b2e:	60b8      	str	r0, [r7, #8]
		if (ret != 0) {
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d002      	beq.n	8007b3c <spi_open+0x8c>
			return -1;
 8007b36:	f04f 33ff 	mov.w	r3, #4294967295
 8007b3a:	e01f      	b.n	8007b7c <spi_open+0xcc>
		}
	}
	
	// 
	HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8007b3c:	79fa      	ldrb	r2, [r7, #7]
 8007b3e:	4914      	ldr	r1, [pc, #80]	; (8007b90 <spi_open+0xe0>)
 8007b40:	4613      	mov	r3, r2
 8007b42:	00db      	lsls	r3, r3, #3
 8007b44:	1a9b      	subs	r3, r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	440b      	add	r3, r1
 8007b4a:	3304      	adds	r3, #4
 8007b4c:	f993 3000 	ldrsb.w	r3, [r3]
 8007b50:	2200      	movs	r2, #0
 8007b52:	2105      	movs	r1, #5
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7f8 fc02 	bl	800035e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8007b5a:	79fa      	ldrb	r2, [r7, #7]
 8007b5c:	490c      	ldr	r1, [pc, #48]	; (8007b90 <spi_open+0xe0>)
 8007b5e:	4613      	mov	r3, r2
 8007b60:	00db      	lsls	r3, r3, #3
 8007b62:	1a9b      	subs	r3, r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	440b      	add	r3, r1
 8007b68:	3304      	adds	r3, #4
 8007b6a:	f993 3000 	ldrsb.w	r3, [r3]
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7f8 fc11 	bl	8000396 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2202      	movs	r2, #2
 8007b78:	605a      	str	r2, [r3, #4]
	
	return 0;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3710      	adds	r7, #16
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	200828a8 	.word	0x200828a8
 8007b88:	0800b46c 	.word	0x0800b46c
 8007b8c:	08007837 	.word	0x08007837
 8007b90:	0800b418 	.word	0x0800b418

08007b94 <spi_send_recv>:

// 
// (*) 
int32_t spi_send_recv(SPI_CH ch, uint8_t *snd_data, uint8_t *rcv_data, uint32_t snd_sz)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b088      	sub	sp, #32
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60b9      	str	r1, [r7, #8]
 8007b9c:	607a      	str	r2, [r7, #4]
 8007b9e:	603b      	str	r3, [r7, #0]
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_spi *spi_base_addr;
	int32_t size;
	int32_t *ercd;
	
	// NULL
	if (snd_data == NULL) {
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d102      	bne.n	8007bb0 <spi_send_recv+0x1c>
		return E_PAR;
 8007baa:	f04f 33ff 	mov.w	r3, #4294967295
 8007bae:	e05d      	b.n	8007c6c <spi_send_recv+0xd8>
	}
	
	// 
	if (ch >= SPI_CH_MAX) {
 8007bb0:	7bfb      	ldrb	r3, [r7, #15]
 8007bb2:	2b02      	cmp	r3, #2
 8007bb4:	d902      	bls.n	8007bbc <spi_send_recv+0x28>
		return E_PAR;
 8007bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8007bba:	e057      	b.n	8007c6c <spi_send_recv+0xd8>
	}
	
	// 
	this = get_myself(ch);
 8007bbc:	7bfa      	ldrb	r2, [r7, #15]
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	00db      	lsls	r3, r3, #3
 8007bc2:	1a9b      	subs	r3, r3, r2
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	4a2b      	ldr	r2, [pc, #172]	; (8007c74 <spi_send_recv+0xe0>)
 8007bc8:	4413      	add	r3, r2
 8007bca:	61fb      	str	r3, [r7, #28]
	
	// 
	if (this->status != ST_OPENED) {
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d002      	beq.n	8007bda <spi_send_recv+0x46>
		return -1;
 8007bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8007bd8:	e048      	b.n	8007c6c <spi_send_recv+0xd8>
	}
	
	// 
	this->status = ST_RUN;
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	2203      	movs	r2, #3
 8007bde:	605a      	str	r2, [r3, #4]
	
	// 
	this->p_snd_data = snd_data;
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	609a      	str	r2, [r3, #8]
	this->snd_sz = snd_sz;
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	60da      	str	r2, [r3, #12]
	this->p_rcv_data = rcv_data;
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	611a      	str	r2, [r3, #16]
	this->rcv_sz = snd_sz;
 8007bf2:	69fb      	ldr	r3, [r7, #28]
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	615a      	str	r2, [r3, #20]
	
	// 
	spi_base_addr = get_reg(ch);
 8007bf8:	7bfa      	ldrb	r2, [r7, #15]
 8007bfa:	491f      	ldr	r1, [pc, #124]	; (8007c78 <spi_send_recv+0xe4>)
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	00db      	lsls	r3, r3, #3
 8007c00:	1a9b      	subs	r3, r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	440b      	add	r3, r1
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	61bb      	str	r3, [r7, #24]
	
	// SPI
	spi_base_addr->cr1 |= CR1_SPE;
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	601a      	str	r2, [r3, #0]
	
	// 
	spi_base_addr->cr2 |= (CR2_TXEIE | CR2_RXNEIE | CR2_ERRIE);
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	f043 02e0 	orr.w	r2, r3, #224	; 0xe0
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	605a      	str	r2, [r3, #4]
	
	// 
	kz_recv(this->msg_id, &size, &ercd);
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	7e1b      	ldrb	r3, [r3, #24]
 8007c26:	f107 0210 	add.w	r2, r7, #16
 8007c2a:	f107 0114 	add.w	r1, r7, #20
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f001 ffb5 	bl	8009b9e <kz_recv>
	// 
	kz_kmfree(ercd);
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	4618      	mov	r0, r3
 8007c38:	f001 ff88 	bl	8009b4c <kz_kmfree>
	
	// 
	this->p_snd_data = NULL;
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	609a      	str	r2, [r3, #8]
	this->snd_sz = 0;
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	2200      	movs	r2, #0
 8007c46:	60da      	str	r2, [r3, #12]
	this->p_rcv_data = NULL;
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	611a      	str	r2, [r3, #16]
	this->rcv_sz = 0;
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	2200      	movs	r2, #0
 8007c52:	615a      	str	r2, [r3, #20]
	
	// SPI
	spi_disable(ch);
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7ff fe40 	bl	80078dc <spi_disable>
	
	// 1ms
	kz_tsleep(1);
 8007c5c:	2001      	movs	r0, #1
 8007c5e:	f001 ffcb 	bl	8009bf8 <kz_tsleep>
	
	// 
	this->status = ST_OPENED;
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	2202      	movs	r2, #2
 8007c66:	605a      	str	r2, [r3, #4]
	
	return *ercd;
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	681b      	ldr	r3, [r3, #0]
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3720      	adds	r7, #32
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	200828a8 	.word	0x200828a8
 8007c78:	0800b418 	.word	0x0800b418

08007c7c <usart_common_handler>:
#define get_vec_no(ch)		(usart_cfg[ch].vec_no)				// 
#define get_int_prio(ch)	(usart_cfg[ch].int_priority)		// 
#define get_clk_no(ch)		(usart_cfg[ch].clk)					// 

/*  */
static void usart_common_handler(USART_CH ch){
 8007c7c:	b480      	push	{r7}
 8007c7e:	b087      	sub	sp, #28
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4603      	mov	r3, r0
 8007c84:	71fb      	strb	r3, [r7, #7]
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 8007c86:	79fa      	ldrb	r2, [r7, #7]
 8007c88:	4939      	ldr	r1, [pc, #228]	; (8007d70 <usart_common_handler+0xf4>)
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	005b      	lsls	r3, r3, #1
 8007c8e:	4413      	add	r3, r2
 8007c90:	00db      	lsls	r3, r3, #3
 8007c92:	440b      	add	r3, r1
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 8007c98:	79fb      	ldrb	r3, [r7, #7]
 8007c9a:	f640 022c 	movw	r2, #2092	; 0x82c
 8007c9e:	fb02 f303 	mul.w	r3, r2, r3
 8007ca2:	4a34      	ldr	r2, [pc, #208]	; (8007d74 <usart_common_handler+0xf8>)
 8007ca4:	4413      	add	r3, r2
 8007ca6:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	69db      	ldr	r3, [r3, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	69db      	ldr	r3, [r3, #28]
 8007cb0:	f003 0320 	and.w	r3, r3, #32
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d022      	beq.n	8007cfe <usart_common_handler+0x82>
		// 
		data = usart_base_addr->rdr;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cbc:	73fb      	strb	r3, [r7, #15]
		// 
		buf_info = &(this->r_buf);
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	3314      	adds	r3, #20
 8007cc2:	60bb      	str	r3, [r7, #8]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007cca:	3301      	adds	r3, #1
 8007ccc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cd0:	68ba      	ldr	r2, [r7, #8]
 8007cd2:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d011      	beq.n	8007cfe <usart_common_handler+0x82>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	7bfa      	ldrb	r2, [r7, #15]
 8007ce6:	545a      	strb	r2, [r3, r1]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007cee:	3301      	adds	r3, #1
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cf6:	b29a      	uxth	r2, r3
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d02c      	beq.n	8007d64 <usart_common_handler+0xe8>
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d026      	beq.n	8007d64 <usart_common_handler+0xe8>
		// 
		buf_info = &(this->s_buf);
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8007d1c:	60bb      	str	r3, [r7, #8]
		if (buf_info->w_idx != buf_info->r_idx) {
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d014      	beq.n	8007d58 <usart_common_handler+0xdc>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d34:	461a      	mov	r2, r3
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	5c9b      	ldrb	r3, [r3, r2]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8007d46:	3301      	adds	r3, #1
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8007d56:	e005      	b.n	8007d64 <usart_common_handler+0xe8>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	609a      	str	r2, [r3, #8]
}
 8007d64:	bf00      	nop
 8007d66:	371c      	adds	r7, #28
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr
 8007d70:	0800b490 	.word	0x0800b490
 8007d74:	200828fc 	.word	0x200828fc

08007d78 <usart1_handler>:

/*  */
void usart1_handler(void){
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	f7ff ff7d 	bl	8007c7c <usart_common_handler>
}
 8007d82:	bf00      	nop
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <usart2_handler>:

void usart2_handler(void){
 8007d86:	b580      	push	{r7, lr}
 8007d88:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 8007d8a:	2001      	movs	r0, #1
 8007d8c:	f7ff ff76 	bl	8007c7c <usart_common_handler>
}
 8007d90:	bf00      	nop
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <usart3_handler>:

void usart3_handler(void){
 8007d94:	b580      	push	{r7, lr}
 8007d96:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH3);
 8007d98:	2002      	movs	r0, #2
 8007d9a:	f7ff ff6f 	bl	8007c7c <usart_common_handler>
}
 8007d9e:	bf00      	nop
 8007da0:	bd80      	pop	{r7, pc}
	...

08007da4 <calc_brr>:

// 
static uint32_t calc_brr(USART_CH ch, uint32_t baudrate)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	4603      	mov	r3, r0
 8007dac:	6039      	str	r1, [r7, #0]
 8007dae:	71fb      	strb	r3, [r7, #7]
	uint32_t clk;
	
	// 
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8007db0:	79fa      	ldrb	r2, [r7, #7]
 8007db2:	490a      	ldr	r1, [pc, #40]	; (8007ddc <calc_brr+0x38>)
 8007db4:	4613      	mov	r3, r2
 8007db6:	005b      	lsls	r3, r3, #1
 8007db8:	4413      	add	r3, r2
 8007dba:	00db      	lsls	r3, r3, #3
 8007dbc:	440b      	add	r3, r1
 8007dbe:	3314      	adds	r3, #20
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7fa fca2 	bl	800270c <HAL_RCCEx_GetPeriphCLKFreq>
 8007dc8:	60f8      	str	r0, [r7, #12]
	
	return (clk/baudrate);
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	0800b490 	.word	0x0800b490

08007de0 <usart_init>:

// 
// USART
void usart_init(void)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b082      	sub	sp, #8
 8007de4:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8007de6:	2300      	movs	r3, #0
 8007de8:	607b      	str	r3, [r7, #4]
 8007dea:	e029      	b.n	8007e40 <usart_init+0x60>
		// 
		this = get_myself(ch);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f640 022c 	movw	r2, #2092	; 0x82c
 8007df2:	fb02 f303 	mul.w	r3, r2, r3
 8007df6:	4a16      	ldr	r2, [pc, #88]	; (8007e50 <usart_init+0x70>)
 8007df8:	4413      	add	r3, r2
 8007dfa:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8007dfc:	f640 022c 	movw	r2, #2092	; 0x82c
 8007e00:	2100      	movs	r1, #0
 8007e02:	6838      	ldr	r0, [r7, #0]
 8007e04:	f002 f99a 	bl	800a13c <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8007e08:	4912      	ldr	r1, [pc, #72]	; (8007e54 <usart_init+0x74>)
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	4613      	mov	r3, r2
 8007e0e:	005b      	lsls	r3, r3, #1
 8007e10:	4413      	add	r3, r2
 8007e12:	00db      	lsls	r3, r3, #3
 8007e14:	440b      	add	r3, r1
 8007e16:	330c      	adds	r3, #12
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	b218      	sxth	r0, r3
 8007e1c:	490d      	ldr	r1, [pc, #52]	; (8007e54 <usart_init+0x74>)
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	4613      	mov	r3, r2
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	4413      	add	r3, r2
 8007e26:	00db      	lsls	r3, r3, #3
 8007e28:	440b      	add	r3, r1
 8007e2a:	3308      	adds	r3, #8
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4619      	mov	r1, r3
 8007e30:	f001 fecd 	bl	8009bce <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	2201      	movs	r2, #1
 8007e38:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	607b      	str	r3, [r7, #4]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d9d2      	bls.n	8007dec <usart_init+0xc>
	}
	
	return;
 8007e46:	bf00      	nop
}
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	200828fc 	.word	0x200828fc
 8007e54:	0800b490 	.word	0x0800b490

08007e58 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	4603      	mov	r3, r0
 8007e60:	6039      	str	r1, [r7, #0]
 8007e62:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8007e64:	79fb      	ldrb	r3, [r7, #7]
 8007e66:	f640 022c 	movw	r2, #2092	; 0x82c
 8007e6a:	fb02 f303 	mul.w	r3, r2, r3
 8007e6e:	4a37      	ldr	r2, [pc, #220]	; (8007f4c <usart_open+0xf4>)
 8007e70:	4413      	add	r3, r2
 8007e72:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 8007e74:	79fb      	ldrb	r3, [r7, #7]
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d902      	bls.n	8007e80 <usart_open+0x28>
		return -1;
 8007e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e7e:	e061      	b.n	8007f44 <usart_open+0xec>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d002      	beq.n	8007e8e <usart_open+0x36>
		return -1;
 8007e88:	f04f 33ff 	mov.w	r3, #4294967295
 8007e8c:	e05a      	b.n	8007f44 <usart_open+0xec>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8007e8e:	79fa      	ldrb	r2, [r7, #7]
 8007e90:	492f      	ldr	r1, [pc, #188]	; (8007f50 <usart_open+0xf8>)
 8007e92:	4613      	mov	r3, r2
 8007e94:	005b      	lsls	r3, r3, #1
 8007e96:	4413      	add	r3, r2
 8007e98:	00db      	lsls	r3, r3, #3
 8007e9a:	440b      	add	r3, r1
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 8007ea0:	79fb      	ldrb	r3, [r7, #7]
 8007ea2:	6839      	ldr	r1, [r7, #0]
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7ff ff7d 	bl	8007da4 <calc_brr>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007eb8:	f043 030c 	orr.w	r3, r3, #12
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f043 0201 	orr.w	r2, r3, #1
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	689a      	ldr	r2, [r3, #8]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	689a      	ldr	r2, [r3, #8]
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8007ef4:	79fa      	ldrb	r2, [r7, #7]
 8007ef6:	4916      	ldr	r1, [pc, #88]	; (8007f50 <usart_open+0xf8>)
 8007ef8:	4613      	mov	r3, r2
 8007efa:	005b      	lsls	r3, r3, #1
 8007efc:	4413      	add	r3, r2
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	440b      	add	r3, r1
 8007f02:	3304      	adds	r3, #4
 8007f04:	f993 0000 	ldrsb.w	r0, [r3]
 8007f08:	79fa      	ldrb	r2, [r7, #7]
 8007f0a:	4911      	ldr	r1, [pc, #68]	; (8007f50 <usart_open+0xf8>)
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	005b      	lsls	r3, r3, #1
 8007f10:	4413      	add	r3, r2
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	440b      	add	r3, r1
 8007f16:	3310      	adds	r3, #16
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	f7f8 fa1e 	bl	800035e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8007f22:	79fa      	ldrb	r2, [r7, #7]
 8007f24:	490a      	ldr	r1, [pc, #40]	; (8007f50 <usart_open+0xf8>)
 8007f26:	4613      	mov	r3, r2
 8007f28:	005b      	lsls	r3, r3, #1
 8007f2a:	4413      	add	r3, r2
 8007f2c:	00db      	lsls	r3, r3, #3
 8007f2e:	440b      	add	r3, r1
 8007f30:	3304      	adds	r3, #4
 8007f32:	f993 3000 	ldrsb.w	r3, [r3]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7f8 fa2d 	bl	8000396 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3710      	adds	r7, #16
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	200828fc 	.word	0x200828fc
 8007f50:	0800b490 	.word	0x0800b490

08007f54 <usart_send>:
	return 0;
}

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b088      	sub	sp, #32
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	607a      	str	r2, [r7, #4]
 8007f60:	73fb      	strb	r3, [r7, #15]
	USART_CTL *this;
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 8007f62:	7bfb      	ldrb	r3, [r7, #15]
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d902      	bls.n	8007f6e <usart_send+0x1a>
		return -1;
 8007f68:	f04f 33ff 	mov.w	r3, #4294967295
 8007f6c:	e058      	b.n	8008020 <usart_send+0xcc>
	}
	
	// NULL
	if (data == NULL) {
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d102      	bne.n	8007f7a <usart_send+0x26>
		return -1;
 8007f74:	f04f 33ff 	mov.w	r3, #4294967295
 8007f78:	e052      	b.n	8008020 <usart_send+0xcc>
	}
	
	// 
	this = get_myself(ch);
 8007f7a:	7bfb      	ldrb	r3, [r7, #15]
 8007f7c:	f640 022c 	movw	r2, #2092	; 0x82c
 8007f80:	fb02 f303 	mul.w	r3, r2, r3
 8007f84:	4a28      	ldr	r2, [pc, #160]	; (8008028 <usart_send+0xd4>)
 8007f86:	4413      	add	r3, r2
 8007f88:	61fb      	str	r3, [r7, #28]
	
	// 
	if (this->status != ST_OPENED) {
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d002      	beq.n	8007f98 <usart_send+0x44>
		return -1;
 8007f92:	f04f 33ff 	mov.w	r3, #4294967295
 8007f96:	e043      	b.n	8008020 <usart_send+0xcc>
	}
	
	// 
	while (1) {
		// 
		INTR_DISABLE;
 8007f98:	b672      	cpsid	i
		// 
		buf_info = &(this->s_buf);
 8007f9a:	69fb      	ldr	r3, [r7, #28]
 8007f9c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8007fa0:	61bb      	str	r3, [r7, #24]
		
		do {
			// 
			if ((buf_info->w_idx + 1) != buf_info->r_idx) {
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007fa8:	3301      	adds	r3, #1
 8007faa:	69ba      	ldr	r2, [r7, #24]
 8007fac:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d01b      	beq.n	8007fec <usart_send+0x98>
				buf_info->buf[buf_info->w_idx] = *(data++);
 8007fb4:	69bb      	ldr	r3, [r7, #24]
 8007fb6:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007fba:	4619      	mov	r1, r3
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	60ba      	str	r2, [r7, #8]
 8007fc2:	781a      	ldrb	r2, [r3, #0]
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	545a      	strb	r2, [r3, r1]
				buf_info->w_idx = (buf_info->w_idx + 1) & (USART_BUF_SIZE - 1);
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007fce:	3301      	adds	r3, #1
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
				size--;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	607b      	str	r3, [r7, #4]
			} else {
				break;
			}
		} while(size > 0);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1db      	bne.n	8007fa2 <usart_send+0x4e>
 8007fea:	e000      	b.n	8007fee <usart_send+0x9a>
				break;
 8007fec:	bf00      	nop
		
		// USART
		usart_base_addr = get_reg(ch);
 8007fee:	7bfa      	ldrb	r2, [r7, #15]
 8007ff0:	490e      	ldr	r1, [pc, #56]	; (800802c <usart_send+0xd8>)
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	4413      	add	r3, r2
 8007ff8:	00db      	lsls	r3, r3, #3
 8007ffa:	440b      	add	r3, r1
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	617b      	str	r3, [r7, #20]
		usart_base_addr->cr3 |= CR3_TXFTIE;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	609a      	str	r2, [r3, #8]
		
		// 
		INTR_ENABLE;
 800800c:	b662      	cpsie	i
		
		// 
		if (size == 0) break;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d003      	beq.n	800801c <usart_send+0xc8>
		
		// 10ms
		kz_tsleep(10);
 8008014:	200a      	movs	r0, #10
 8008016:	f001 fdef 	bl	8009bf8 <kz_tsleep>
		INTR_DISABLE;
 800801a:	e7bd      	b.n	8007f98 <usart_send+0x44>
		if (size == 0) break;
 800801c:	bf00      	nop
	}
	
	return 0;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3720      	adds	r7, #32
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	200828fc 	.word	0x200828fc
 800802c:	0800b490 	.word	0x0800b490

08008030 <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b088      	sub	sp, #32
 8008034:	af00      	add	r7, sp, #0
 8008036:	4603      	mov	r3, r0
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	607a      	str	r2, [r7, #4]
 800803c:	73fb      	strb	r3, [r7, #15]
	USART_CTL *this;
	RING_BUF *buf_info;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	2b02      	cmp	r3, #2
 8008042:	d902      	bls.n	800804a <usart_recv+0x1a>
		return -1;
 8008044:	f04f 33ff 	mov.w	r3, #4294967295
 8008048:	e04d      	b.n	80080e6 <usart_recv+0xb6>
	}
	
	// NULL
	if (data == NULL) {
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d102      	bne.n	8008056 <usart_recv+0x26>
		return -1;
 8008050:	f04f 33ff 	mov.w	r3, #4294967295
 8008054:	e047      	b.n	80080e6 <usart_recv+0xb6>
	}
	
	// 
	this = get_myself(ch);
 8008056:	7bfb      	ldrb	r3, [r7, #15]
 8008058:	f640 022c 	movw	r2, #2092	; 0x82c
 800805c:	fb02 f303 	mul.w	r3, r2, r3
 8008060:	4a23      	ldr	r2, [pc, #140]	; (80080f0 <usart_recv+0xc0>)
 8008062:	4413      	add	r3, r2
 8008064:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	2b02      	cmp	r3, #2
 800806c:	d002      	beq.n	8008074 <usart_recv+0x44>
		return -1;
 800806e:	f04f 33ff 	mov.w	r3, #4294967295
 8008072:	e038      	b.n	80080e6 <usart_recv+0xb6>
	}
	
	// 
	while(1) {
		// 
		INTR_DISABLE;
 8008074:	b672      	cpsid	i
		// 
		buf_info = &(this->r_buf);
 8008076:	69bb      	ldr	r3, [r7, #24]
 8008078:	3314      	adds	r3, #20
 800807a:	617b      	str	r3, [r7, #20]
		
		// FIFO
		cnt = buf_info->w_idx - buf_info->r_idx;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8008082:	461a      	mov	r2, r3
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	61fb      	str	r3, [r7, #28]
		if (cnt > size) {
 800808e:	69fa      	ldr	r2, [r7, #28]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	429a      	cmp	r2, r3
 8008094:	d918      	bls.n	80080c8 <usart_recv+0x98>
			cnt = size;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	61fb      	str	r3, [r7, #28]
		}
		
		while (cnt--) {
 800809a:	e015      	b.n	80080c8 <usart_recv+0x98>
			// 
			*data = buf_info->buf[buf_info->r_idx];
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80080a2:	461a      	mov	r2, r3
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	5c9a      	ldrb	r2, [r3, r2]
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	701a      	strb	r2, [r3, #0]
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80080b2:	3301      	adds	r3, #1
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			size--;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	3b01      	subs	r3, #1
 80080c6:	607b      	str	r3, [r7, #4]
		while (cnt--) {
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	1e5a      	subs	r2, r3, #1
 80080cc:	61fa      	str	r2, [r7, #28]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e4      	bne.n	800809c <usart_recv+0x6c>
		}
		
		// 
		INTR_ENABLE;
 80080d2:	b662      	cpsie	i
		
		// 
		if (size == 0) break;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d003      	beq.n	80080e2 <usart_recv+0xb2>
			
		// 10ms
		kz_tsleep(10);
 80080da:	200a      	movs	r0, #10
 80080dc:	f001 fd8c 	bl	8009bf8 <kz_tsleep>
		INTR_DISABLE;
 80080e0:	e7c8      	b.n	8008074 <usart_recv+0x44>
		if (size == 0) break;
 80080e2:	bf00      	nop
		
	}
	
	return E_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3720      	adds	r7, #32
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	200828fc 	.word	0x200828fc

080080f4 <start_threads>:
}
#endif

/*  */
static int start_threads(int argc, char *argv[])
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	// periferal initialize
	usart_init();
 80080fe:	f7ff fe6f 	bl	8007de0 <usart_init>
	i2c_wrapper_init();
 8008102:	f7fe fd8f 	bl	8006c24 <i2c_wrapper_init>
	sai_init();
 8008106:	f7ff fa9d 	bl	8007644 <sai_init>
//	tim_init();
	dma_init();
 800810a:	f7fe faa9 	bl	8006660 <dma_init>
	octospi_init();
 800810e:	f7fe feb7 	bl	8006e80 <octospi_init>
	spi_init();
 8008112:	f7ff fc83 	bl	8007a1c <spi_init>
	
	// device initialize
	bt_dev_init();
 8008116:	f7fd f8df 	bl	80052d8 <bt_dev_init>
	msp2807_init();
 800811a:	f7fc feb9 	bl	8004e90 <msp2807_init>
	//pcm3060_init();
	//LCD_dev_init();
	//gysfdmaxb_init();
	mcp2515_dev_init();
 800811e:	f7fd f9b3 	bl	8005488 <mcp2515_dev_init>
	
	// manager initialize
	//wav_init();
	cyc_init();
 8008122:	f000 fa5f 	bl	80085e4 <cyc_init>
	flash_mng_init();
 8008126:	f000 fa83 	bl	8008630 <flash_mng_init>
	//ts_mng_init();
	
	// app initialize
	console_init();
 800812a:	f7fb fd21 	bl	8003b70 <console_init>
	//sound_app_init();
	//lcd_apl_init();
	//test_app_init();
	loading_app_init();
 800812e:	f7fc f86f 	bl	8004210 <loading_app_init>
	
	// command setting
	//bt_dev_set_cmd();
	//sound_app_set_cmd();
	//pcm3060_set_cmd();
	w25q20ew_set_cmd();
 8008132:	f7fe f959 	bl	80063e8 <w25q20ew_set_cmd>
	//gysfdmaxb_set_cmd();
	flash_mng_set_cmd();
 8008136:	f000 fd49 	bl	8008bcc <flash_mng_set_cmd>
	loading_app_set_cmd();
 800813a:	f7fc fc2b 	bl	8004994 <loading_app_set_cmd>
	mcp2515_set_cmd();
 800813e:	f7fd fa4f 	bl	80055e0 <mcp2515_set_cmd>
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk2, "test_tsk1",  3, 0x100, 0, NULL);
	
	// deprioritize
	kz_chpri(15); 
 8008142:	200f      	movs	r0, #15
 8008144:	f001 fcda 	bl	8009afc <kz_chpri>
	
	//CTL_MSG_init();
	
	//INTR_ENABLE;
 	while (1) {
 8008148:	e7fe      	b.n	8008148 <start_threads+0x54>
	...

0800814c <main>:
	
	return 0;
}

int main(void)
{	
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af02      	add	r7, sp, #8
	// clock
	periferal_clock_init();
 8008152:	f7fc fccd 	bl	8004af0 <periferal_clock_init>
	// 
	pin_function_init();
 8008156:	f001 fd89 	bl	8009c6c <pin_function_init>
	
	// OS start
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 800815a:	2300      	movs	r3, #0
 800815c:	9301      	str	r3, [sp, #4]
 800815e:	2300      	movs	r3, #0
 8008160:	9300      	str	r3, [sp, #0]
 8008162:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008166:	2200      	movs	r2, #0
 8008168:	4903      	ldr	r1, [pc, #12]	; (8008178 <main+0x2c>)
 800816a:	4804      	ldr	r0, [pc, #16]	; (800817c <main+0x30>)
 800816c:	f001 fa90 	bl	8009690 <kz_start>
	
	// 
	
	return 0;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	0800ac40 	.word	0x0800ac40
 800817c:	080080f5 	.word	0x080080f5

08008180 <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b082      	sub	sp, #8
 8008184:	af00      	add	r7, sp, #0
	DBG_INT_INFO *int_info = &dbg_int_info;
 8008186:	4b0a      	ldr	r3, [pc, #40]	; (80081b0 <dbg_init+0x30>)
 8008188:	607b      	str	r3, [r7, #4]
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
 800818a:	4b0a      	ldr	r3, [pc, #40]	; (80081b4 <dbg_init+0x34>)
 800818c:	603b      	str	r3, [r7, #0]
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 800818e:	f44f 724d 	mov.w	r2, #820	; 0x334
 8008192:	2100      	movs	r1, #0
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f001 ffd1 	bl	800a13c <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 800819a:	f44f 72a4 	mov.w	r2, #328	; 0x148
 800819e:	2100      	movs	r1, #0
 80081a0:	6838      	ldr	r0, [r7, #0]
 80081a2:	f001 ffcb 	bl	800a13c <memset>
}
 80081a6:	bf00      	nop
 80081a8:	3708      	adds	r7, #8
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
 80081ae:	bf00      	nop
 80081b0:	20084180 	.word	0x20084180
 80081b4:	200844b4 	.word	0x200844b4

080081b8 <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 80081b8:	b5b0      	push	{r4, r5, r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	4603      	mov	r3, r0
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
 80081c4:	81fb      	strh	r3, [r7, #14]
	DBG_INT_INFO *int_info = &dbg_int_info;
 80081c6:	4b58      	ldr	r3, [pc, #352]	; (8008328 <dbg_save_int_info+0x170>)
 80081c8:	617b      	str	r3, [r7, #20]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	613b      	str	r3, [r7, #16]
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	f003 030f 	and.w	r3, r3, #15
 80081da:	b2da      	uxtb	r2, r3
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80081e8:	4619      	mov	r1, r3
 80081ea:	697a      	ldr	r2, [r7, #20]
 80081ec:	460b      	mov	r3, r1
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	440b      	add	r3, r1
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80081fa:	89fa      	ldrh	r2, [r7, #14]
 80081fc:	801a      	strh	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008204:	4618      	mov	r0, r3
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800820a:	6979      	ldr	r1, [r7, #20]
 800820c:	4603      	mov	r3, r0
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	4403      	add	r3, r0
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	440b      	add	r3, r1
 8008216:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800821a:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008222:	4618      	mov	r0, r3
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008228:	6979      	ldr	r1, [r7, #20]
 800822a:	4603      	mov	r3, r0
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	4403      	add	r3, r0
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	440b      	add	r3, r1
 8008234:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008238:	601a      	str	r2, [r3, #0]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 800823a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800823e:	2b0b      	cmp	r3, #11
 8008240:	d003      	beq.n	800824a <dbg_save_int_info+0x92>
 8008242:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008246:	2b0e      	cmp	r3, #14
 8008248:	d110      	bne.n	800826c <dbg_save_int_info+0xb4>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008250:	4619      	mov	r1, r3
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	b2d8      	uxtb	r0, r3
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	460b      	mov	r3, r1
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4413      	add	r3, r2
 8008262:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8008266:	4602      	mov	r2, r0
 8008268:	701a      	strb	r2, [r3, #0]
 800826a:	e00d      	b.n	8008288 <dbg_save_int_info+0xd0>
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8008272:	4619      	mov	r1, r3
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	460b      	mov	r3, r1
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	4413      	add	r3, r2
 8008280:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8008284:	220d      	movs	r2, #13
 8008286:	701a      	strb	r2, [r3, #0]
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800828e:	4618      	mov	r0, r3
 8008290:	4b26      	ldr	r3, [pc, #152]	; (800832c <dbg_save_int_info+0x174>)
 8008292:	685a      	ldr	r2, [r3, #4]
 8008294:	6979      	ldr	r1, [r7, #20]
 8008296:	4603      	mov	r3, r0
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4403      	add	r3, r0
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	440b      	add	r3, r1
 80082a0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80082a4:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 80082ac:	461d      	mov	r5, r3
 80082ae:	f001 fa95 	bl	80097dc <kz_get_time_s>
 80082b2:	4602      	mov	r2, r0
 80082b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80082b8:	fb03 f402 	mul.w	r4, r3, r2
 80082bc:	f001 fa82 	bl	80097c4 <kz_get_time_ms>
 80082c0:	4603      	mov	r3, r0
 80082c2:	4423      	add	r3, r4
 80082c4:	4619      	mov	r1, r3
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	462b      	mov	r3, r5
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	442b      	add	r3, r5
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	4413      	add	r3, r2
 80082d2:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80082d6:	6019      	str	r1, [r3, #0]
	
	
	// 
	int_info->all_cnt++;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80082de:	1c5a      	adds	r2, r3, #1
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 80082e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80082ea:	697a      	ldr	r2, [r7, #20]
 80082ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80082f0:	1c51      	adds	r1, r2, #1
 80082f2:	697a      	ldr	r2, [r7, #20]
 80082f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 80082f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80082fc:	2b0b      	cmp	r3, #11
 80082fe:	d003      	beq.n	8008308 <dbg_save_int_info+0x150>
 8008300:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008304:	2b0e      	cmp	r3, #14
 8008306:	d10a      	bne.n	800831e <dbg_save_int_info+0x166>
		int_info->svc_type[svc_type]++;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	326e      	adds	r2, #110	; 0x6e
 800830e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008312:	1c59      	adds	r1, r3, #1
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	68ba      	ldr	r2, [r7, #8]
 8008318:	326e      	adds	r2, #110	; 0x6e
 800831a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800831e:	bf00      	nop
 8008320:	3718      	adds	r7, #24
 8008322:	46bd      	mov	sp, r7
 8008324:	bdb0      	pop	{r4, r5, r7, pc}
 8008326:	bf00      	nop
 8008328:	20084180 	.word	0x20084180
 800832c:	e000ed00 	.word	0xe000ed00

08008330 <dbg_save_tsk_info>:

// 
void dbg_save_tsk_info(char *tsk_name)
{
 8008330:	b5b0      	push	{r4, r5, r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
 8008338:	4b23      	ldr	r3, [pc, #140]	; (80083c8 <dbg_save_tsk_info+0x98>)
 800833a:	60fb      	str	r3, [r7, #12]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	b2db      	uxtb	r3, r3
 8008342:	f003 030f 	and.w	r3, r3, #15
 8008346:	b2da      	uxtb	r2, r3
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8008354:	4619      	mov	r1, r3
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	460b      	mov	r3, r1
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	440b      	add	r3, r1
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	3308      	adds	r3, #8
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800836e:	4618      	mov	r0, r3
 8008370:	4b16      	ldr	r3, [pc, #88]	; (80083cc <dbg_save_tsk_info+0x9c>)
 8008372:	685a      	ldr	r2, [r3, #4]
 8008374:	68f9      	ldr	r1, [r7, #12]
 8008376:	4603      	mov	r3, r0
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4403      	add	r3, r0
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	440b      	add	r3, r1
 8008380:	3314      	adds	r3, #20
 8008382:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800838a:	461d      	mov	r5, r3
 800838c:	f001 fa26 	bl	80097dc <kz_get_time_s>
 8008390:	4602      	mov	r2, r0
 8008392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008396:	fb03 f402 	mul.w	r4, r3, r2
 800839a:	f001 fa13 	bl	80097c4 <kz_get_time_ms>
 800839e:	4603      	mov	r3, r0
 80083a0:	4423      	add	r3, r4
 80083a2:	4619      	mov	r1, r3
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	462b      	mov	r3, r5
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	442b      	add	r3, r5
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	4413      	add	r3, r2
 80083b0:	3304      	adds	r3, #4
 80083b2:	6019      	str	r1, [r3, #0]
	
	tsk_info->all_cnt++;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	1c5a      	adds	r2, r3, #1
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	601a      	str	r2, [r3, #0]
}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bdb0      	pop	{r4, r5, r7, pc}
 80083c6:	bf00      	nop
 80083c8:	200844b4 	.word	0x200844b4
 80083cc:	e000ed00 	.word	0xe000ed00

080083d0 <dbg_save_dispatch_tsk_info>:

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 80083d0:	b5b0      	push	{r4, r5, r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]
	DBG_TSK_INFO *tsk_info = &dbg_dispatch_tsk_info;
 80083da:	4b32      	ldr	r3, [pc, #200]	; (80084a4 <dbg_save_dispatch_tsk_info+0xd4>)
 80083dc:	60fb      	str	r3, [r7, #12]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	60bb      	str	r3, [r7, #8]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	f003 030f 	and.w	r3, r3, #15
 80083ec:	b2da      	uxtb	r2, r3
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80083fa:	4619      	mov	r1, r3
 80083fc:	68fa      	ldr	r2, [r7, #12]
 80083fe:	460b      	mov	r3, r1
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	440b      	add	r3, r1
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	4413      	add	r3, r2
 8008408:	3308      	adds	r3, #8
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8008414:	4618      	mov	r0, r3
 8008416:	4b24      	ldr	r3, [pc, #144]	; (80084a8 <dbg_save_dispatch_tsk_info+0xd8>)
 8008418:	685a      	ldr	r2, [r3, #4]
 800841a:	68f9      	ldr	r1, [r7, #12]
 800841c:	4603      	mov	r3, r0
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4403      	add	r3, r0
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	440b      	add	r3, r1
 8008426:	3314      	adds	r3, #20
 8008428:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8008430:	461d      	mov	r5, r3
 8008432:	f001 f9d3 	bl	80097dc <kz_get_time_s>
 8008436:	4602      	mov	r2, r0
 8008438:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800843c:	fb03 f402 	mul.w	r4, r3, r2
 8008440:	f001 f9c0 	bl	80097c4 <kz_get_time_ms>
 8008444:	4603      	mov	r3, r0
 8008446:	4423      	add	r3, r4
 8008448:	4619      	mov	r1, r3
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	462b      	mov	r3, r5
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	442b      	add	r3, r5
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	4413      	add	r3, r2
 8008456:	3304      	adds	r3, #4
 8008458:	6019      	str	r1, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8008460:	4618      	mov	r0, r3
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008466:	68f9      	ldr	r1, [r7, #12]
 8008468:	4603      	mov	r3, r0
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	4403      	add	r3, r0
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	440b      	add	r3, r1
 8008472:	330c      	adds	r3, #12
 8008474:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800847c:	4618      	mov	r0, r3
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008482:	68f9      	ldr	r1, [r7, #12]
 8008484:	4603      	mov	r3, r0
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	4403      	add	r3, r0
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	440b      	add	r3, r1
 800848e:	3310      	adds	r3, #16
 8008490:	601a      	str	r2, [r3, #0]
	
	tsk_info->all_cnt++;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	1c5a      	adds	r2, r3, #1
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	601a      	str	r2, [r3, #0]
}
 800849c:	bf00      	nop
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bdb0      	pop	{r4, r5, r7, pc}
 80084a4:	200845fc 	.word	0x200845fc
 80084a8:	e000ed00 	.word	0xe000ed00

080084ac <find_str>:
	return(0);
}

// u
uint8_t find_str(char str, uint8_t *data)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	4603      	mov	r3, r0
 80084b4:	6039      	str	r1, [r7, #0]
 80084b6:	71fb      	strb	r3, [r7, #7]
	uint8_t *start_addr, *end_addr;
	uint8_t pos = 0;
 80084b8:	2300      	movs	r3, #0
 80084ba:	75fb      	strb	r3, [r7, #23]
	
	// JnAhX
	start_addr = data;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	613b      	str	r3, [r7, #16]
	
	// u
	end_addr = strchr(data, str);
 80084c0:	79fb      	ldrb	r3, [r7, #7]
 80084c2:	4619      	mov	r1, r3
 80084c4:	6838      	ldr	r0, [r7, #0]
 80084c6:	f001 fe41 	bl	800a14c <strchr>
 80084ca:	60f8      	str	r0, [r7, #12]
	
	if (end_addr != NULL) {
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d003      	beq.n	80084da <find_str+0x2e>
		pos = (uint8_t)(end_addr - start_addr);
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	1ad3      	subs	r3, r2, r3
 80084d8:	75fb      	strb	r3, [r7, #23]
	}
	
	return pos;
 80084da:	7dfb      	ldrb	r3, [r7, #23]
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3718      	adds	r7, #24
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <hex2num>:
	return ret_char;
}

// AXL[
uint8_t hex2num(char str)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	4603      	mov	r3, r0
 80084ec:	71fb      	strb	r3, [r7, #7]
	uint8_t ret_val = 0xFF;
 80084ee:	23ff      	movs	r3, #255	; 0xff
 80084f0:	73fb      	strb	r3, [r7, #15]
	
	if (('0' <= str) && (str <= '9')) {
 80084f2:	79fb      	ldrb	r3, [r7, #7]
 80084f4:	2b2f      	cmp	r3, #47	; 0x2f
 80084f6:	d906      	bls.n	8008506 <hex2num+0x22>
 80084f8:	79fb      	ldrb	r3, [r7, #7]
 80084fa:	2b39      	cmp	r3, #57	; 0x39
 80084fc:	d803      	bhi.n	8008506 <hex2num+0x22>
		ret_val = str - 0x30;
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	3b30      	subs	r3, #48	; 0x30
 8008502:	73fb      	strb	r3, [r7, #15]
 8008504:	e008      	b.n	8008518 <hex2num+0x34>
	} else if (('A' <= str) && (str <= 'F')){
 8008506:	79fb      	ldrb	r3, [r7, #7]
 8008508:	2b40      	cmp	r3, #64	; 0x40
 800850a:	d905      	bls.n	8008518 <hex2num+0x34>
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	2b46      	cmp	r3, #70	; 0x46
 8008510:	d802      	bhi.n	8008518 <hex2num+0x34>
		ret_val = str - 0x37;
 8008512:	79fb      	ldrb	r3, [r7, #7]
 8008514:	3b37      	subs	r3, #55	; 0x37
 8008516:	73fb      	strb	r3, [r7, #15]
	}
	
	return ret_val;
 8008518:	7bfb      	ldrb	r3, [r7, #15]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3714      	adds	r7, #20
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
	...

08008528 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8008532:	2005      	movs	r0, #5
 8008534:	f001 fb60 	bl	8009bf8 <kz_tsleep>

		node = cycmsg_que[0].head;
 8008538:	4b10      	ldr	r3, [pc, #64]	; (800857c <cycmsg_main+0x54>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 800853e:	4b0f      	ldr	r3, [pc, #60]	; (800857c <cycmsg_main+0x54>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 8008544:	e015      	b.n	8008572 <cycmsg_main+0x4a>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	68db      	ldr	r3, [r3, #12]
 800854a:	2b05      	cmp	r3, #5
 800854c:	d807      	bhi.n	800855e <cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	689a      	ldr	r2, [r3, #8]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	60da      	str	r2, [r3, #12]
 800855c:	e004      	b.n	8008568 <cycmsg_main+0x40>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	1f5a      	subs	r2, r3, #5
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	60bb      	str	r3, [r7, #8]
			node = node->next;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e6      	bne.n	8008546 <cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 8008578:	e7db      	b.n	8008532 <cycmsg_main+0xa>
 800857a:	bf00      	nop
 800857c:	20084744 	.word	0x20084744

08008580 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d102      	bne.n	8008596 <set_cyclic_message+0x16>
		return -1;
 8008590:	f04f 33ff 	mov.w	r3, #4294967295
 8008594:	e01f      	b.n	80085d6 <set_cyclic_message+0x56>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 8008596:	2010      	movs	r0, #16
 8008598:	f001 fac1 	bl	8009b1e <kz_kmalloc>
 800859c:	60f8      	str	r0, [r7, #12]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	683a      	ldr	r2, [r7, #0]
 80085a8:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	683a      	ldr	r2, [r7, #0]
 80085ae:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2200      	movs	r2, #0
 80085b4:	601a      	str	r2, [r3, #0]
	
	if (cycmsg_que[0].tail) {
 80085b6:	4b0a      	ldr	r3, [pc, #40]	; (80085e0 <set_cyclic_message+0x60>)
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d004      	beq.n	80085c8 <set_cyclic_message+0x48>
		cycmsg_que[0].tail->next = new_node;
 80085be:	4b08      	ldr	r3, [pc, #32]	; (80085e0 <set_cyclic_message+0x60>)
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	601a      	str	r2, [r3, #0]
 80085c6:	e002      	b.n	80085ce <set_cyclic_message+0x4e>
	} else {
		cycmsg_que[0].head = new_node;
 80085c8:	4a05      	ldr	r2, [pc, #20]	; (80085e0 <set_cyclic_message+0x60>)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6013      	str	r3, [r2, #0]
	}
	cycmsg_que[0].tail = new_node;
 80085ce:	4a04      	ldr	r2, [pc, #16]	; (80085e0 <set_cyclic_message+0x60>)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6053      	str	r3, [r2, #4]
	
	return 0;
 80085d4:	2300      	movs	r3, #0
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3710      	adds	r7, #16
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	bf00      	nop
 80085e0:	20084744 	.word	0x20084744

080085e4 <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af02      	add	r7, sp, #8
	CYC_CTL *this = &cyc_ctl;
 80085ea:	4b0e      	ldr	r3, [pc, #56]	; (8008624 <cyc_init+0x40>)
 80085ec:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 80085ee:	2208      	movs	r2, #8
 80085f0:	2100      	movs	r1, #0
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 fda2 	bl	800a13c <memset>
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 80085f8:	2300      	movs	r3, #0
 80085fa:	9301      	str	r3, [sp, #4]
 80085fc:	2300      	movs	r3, #0
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008604:	2209      	movs	r2, #9
 8008606:	4908      	ldr	r1, [pc, #32]	; (8008628 <cyc_init+0x44>)
 8008608:	4808      	ldr	r0, [pc, #32]	; (800862c <cyc_init+0x48>)
 800860a:	f001 fa51 	bl	8009ab0 <kz_run>
 800860e:	4602      	mov	r2, r0
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	605a      	str	r2, [r3, #4]
	
	// XV
	this->state = ST_INITIALIZED;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	601a      	str	r2, [r3, #0]
}
 800861a:	bf00      	nop
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
 8008622:	bf00      	nop
 8008624:	2008474c 	.word	0x2008474c
 8008628:	0800ac48 	.word	0x0800ac48
 800862c:	08008529 	.word	0x08008529

08008630 <flash_mng_init>:
#define FLASH_MNG_BUFF_SIZE		(4*1024)
static uint8_t flash_mng_buff[FLASH_MNG_BUFF_SIZE];

// 
int32_t flash_mng_init(void)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
	const FLASH_MNG_FUNC *func;
	uint8_t i;
	int32_t ret;
	
	// Flash
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 8008636:	2300      	movs	r3, #0
 8008638:	73fb      	strb	r3, [r7, #15]
 800863a:	e021      	b.n	8008680 <flash_mng_init+0x50>
		// this
		this = &(fls_mng_ctl[i]);
 800863c:	7bfb      	ldrb	r3, [r7, #15]
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	4a13      	ldr	r2, [pc, #76]	; (8008690 <flash_mng_init+0x60>)
 8008642:	4413      	add	r3, r2
 8008644:	60bb      	str	r3, [r7, #8]
		memset(this, 0, sizeof(FLASH_MNG_CTL));
 8008646:	2204      	movs	r2, #4
 8008648:	2100      	movs	r1, #0
 800864a:	68b8      	ldr	r0, [r7, #8]
 800864c:	f001 fd76 	bl	800a13c <memset>
		
		// 
		func = &(fls_mng_func_tbl[i]);
 8008650:	7bfa      	ldrb	r2, [r7, #15]
 8008652:	4613      	mov	r3, r2
 8008654:	00db      	lsls	r3, r3, #3
 8008656:	1a9b      	subs	r3, r3, r2
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	4a0e      	ldr	r2, [pc, #56]	; (8008694 <flash_mng_init+0x64>)
 800865c:	4413      	add	r3, r2
 800865e:	607b      	str	r3, [r7, #4]
		
		// 
		ret = func->init();
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4798      	blx	r3
 8008666:	6038      	str	r0, [r7, #0]
		if (ret != 0) {
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d002      	beq.n	8008674 <flash_mng_init+0x44>
			return -1;
 800866e:	f04f 33ff 	mov.w	r3, #4294967295
 8008672:	e009      	b.n	8008688 <flash_mng_init+0x58>
		}
		
		// 
		this->state = ST_INITIALIZED;
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2201      	movs	r2, #1
 8008678:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 800867a:	7bfb      	ldrb	r3, [r7, #15]
 800867c:	3301      	adds	r3, #1
 800867e:	73fb      	strb	r3, [r7, #15]
 8008680:	7bfb      	ldrb	r3, [r7, #15]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d0da      	beq.n	800863c <flash_mng_init+0xc>
	}
	
	return 0;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	20084754 	.word	0x20084754
 8008694:	0800b4d8 	.word	0x0800b4d8

08008698 <flash_mng_open>:

// 
int32_t flash_mng_open(uint32_t kind)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d002      	beq.n	80086ac <flash_mng_open+0x14>
		return -1;
 80086a6:	f04f 33ff 	mov.w	r3, #4294967295
 80086aa:	e021      	b.n	80086f0 <flash_mng_open+0x58>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	4a11      	ldr	r2, [pc, #68]	; (80086f8 <flash_mng_open+0x60>)
 80086b2:	4413      	add	r3, r2
 80086b4:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d002      	beq.n	80086c4 <flash_mng_open+0x2c>
		return -1;
 80086be:	f04f 33ff 	mov.w	r3, #4294967295
 80086c2:	e015      	b.n	80086f0 <flash_mng_open+0x58>
	}
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	4613      	mov	r3, r2
 80086c8:	00db      	lsls	r3, r3, #3
 80086ca:	1a9b      	subs	r3, r3, r2
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	4a0b      	ldr	r2, [pc, #44]	; (80086fc <flash_mng_open+0x64>)
 80086d0:	4413      	add	r3, r2
 80086d2:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->open();
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	4798      	blx	r3
 80086da:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d002      	beq.n	80086e8 <flash_mng_open+0x50>
		return -1;
 80086e2:	f04f 33ff 	mov.w	r3, #4294967295
 80086e6:	e003      	b.n	80086f0 <flash_mng_open+0x58>
	}
	
	// 
	this->state = ST_IDLE;
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	2202      	movs	r2, #2
 80086ec:	601a      	str	r2, [r3, #0]
	
	return 0;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3718      	adds	r7, #24
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	20084754 	.word	0x20084754
 80086fc:	0800b4d8 	.word	0x0800b4d8

08008700 <flash_mng_erace>:

// 
int32_t flash_mng_erace(uint32_t kind, uint32_t addr)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b086      	sub	sp, #24
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d002      	beq.n	8008716 <flash_mng_erace+0x16>
		return -1;
 8008710:	f04f 33ff 	mov.w	r3, #4294967295
 8008714:	e022      	b.n	800875c <flash_mng_erace+0x5c>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	4a12      	ldr	r2, [pc, #72]	; (8008764 <flash_mng_erace+0x64>)
 800871c:	4413      	add	r3, r2
 800871e:	617b      	str	r3, [r7, #20]
	
	//  (*) 
	INTR_DISABLE;
 8008720:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b02      	cmp	r3, #2
 8008728:	d003      	beq.n	8008732 <flash_mng_erace+0x32>
		// 
		INTR_ENABLE;
 800872a:	b662      	cpsie	i
		return -1;
 800872c:	f04f 33ff 	mov.w	r3, #4294967295
 8008730:	e014      	b.n	800875c <flash_mng_erace+0x5c>
	}
	// 
	this->state = ST_RUNNING;
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	2203      	movs	r2, #3
 8008736:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8008738:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	4613      	mov	r3, r2
 800873e:	00db      	lsls	r3, r3, #3
 8008740:	1a9b      	subs	r3, r3, r2
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	4a08      	ldr	r2, [pc, #32]	; (8008768 <flash_mng_erace+0x68>)
 8008746:	4413      	add	r3, r2
 8008748:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->erase(addr);
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	6838      	ldr	r0, [r7, #0]
 8008750:	4798      	blx	r3
 8008752:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 8008754:	697b      	ldr	r3, [r7, #20]
 8008756:	2202      	movs	r2, #2
 8008758:	601a      	str	r2, [r3, #0]
	
	return ret;
 800875a:	68fb      	ldr	r3, [r7, #12]
}
 800875c:	4618      	mov	r0, r3
 800875e:	3718      	adds	r7, #24
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}
 8008764:	20084754 	.word	0x20084754
 8008768:	0800b4d8 	.word	0x0800b4d8

0800876c <flash_mng_write>:

// 
int32_t flash_mng_write(uint32_t kind, uint32_t addr, uint8_t *data, uint32_t size)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b088      	sub	sp, #32
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	607a      	str	r2, [r7, #4]
 8008778:	603b      	str	r3, [r7, #0]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d102      	bne.n	8008786 <flash_mng_write+0x1a>
		return -1;
 8008780:	f04f 33ff 	mov.w	r3, #4294967295
 8008784:	e02a      	b.n	80087dc <flash_mng_write+0x70>
	}
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d002      	beq.n	8008792 <flash_mng_write+0x26>
		return -1;
 800878c:	f04f 33ff 	mov.w	r3, #4294967295
 8008790:	e024      	b.n	80087dc <flash_mng_write+0x70>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4a13      	ldr	r2, [pc, #76]	; (80087e4 <flash_mng_write+0x78>)
 8008798:	4413      	add	r3, r2
 800879a:	61fb      	str	r3, [r7, #28]
	
	//  (*) 
	INTR_DISABLE;
 800879c:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d003      	beq.n	80087ae <flash_mng_write+0x42>
		// 
		INTR_ENABLE;
 80087a6:	b662      	cpsie	i
		return -1;
 80087a8:	f04f 33ff 	mov.w	r3, #4294967295
 80087ac:	e016      	b.n	80087dc <flash_mng_write+0x70>
	}
	// 
	this->state = ST_RUNNING;
 80087ae:	69fb      	ldr	r3, [r7, #28]
 80087b0:	2203      	movs	r2, #3
 80087b2:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 80087b4:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	4613      	mov	r3, r2
 80087ba:	00db      	lsls	r3, r3, #3
 80087bc:	1a9b      	subs	r3, r3, r2
 80087be:	009b      	lsls	r3, r3, #2
 80087c0:	4a09      	ldr	r2, [pc, #36]	; (80087e8 <flash_mng_write+0x7c>)
 80087c2:	4413      	add	r3, r2
 80087c4:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = func->write(addr, data, size);
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	6879      	ldr	r1, [r7, #4]
 80087ce:	68b8      	ldr	r0, [r7, #8]
 80087d0:	4798      	blx	r3
 80087d2:	6178      	str	r0, [r7, #20]
	
	// 
	this->state = ST_IDLE;
 80087d4:	69fb      	ldr	r3, [r7, #28]
 80087d6:	2202      	movs	r2, #2
 80087d8:	601a      	str	r2, [r3, #0]
	
	return ret;
 80087da:	697b      	ldr	r3, [r7, #20]
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3720      	adds	r7, #32
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	20084754 	.word	0x20084754
 80087e8:	0800b4d8 	.word	0x0800b4d8

080087ec <flash_mng_read>:

// 
int32_t flash_mng_read(uint32_t kind, uint32_t addr, uint8_t *data, uint32_t size)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b088      	sub	sp, #32
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
 80087f8:	603b      	str	r3, [r7, #0]
	FLASH_MNG_CTL *this = (FLASH_MNG_CTL*)&fls_mng_ctl;
 80087fa:	4b1b      	ldr	r3, [pc, #108]	; (8008868 <flash_mng_read+0x7c>)
 80087fc:	61fb      	str	r3, [r7, #28]
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d102      	bne.n	800880a <flash_mng_read+0x1e>
		return -1;
 8008804:	f04f 33ff 	mov.w	r3, #4294967295
 8008808:	e02a      	b.n	8008860 <flash_mng_read+0x74>
	}
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <flash_mng_read+0x2a>
		return -1;
 8008810:	f04f 33ff 	mov.w	r3, #4294967295
 8008814:	e024      	b.n	8008860 <flash_mng_read+0x74>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	4a13      	ldr	r2, [pc, #76]	; (8008868 <flash_mng_read+0x7c>)
 800881c:	4413      	add	r3, r2
 800881e:	61fb      	str	r3, [r7, #28]
	
	//  (*) 
	INTR_DISABLE;
 8008820:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2b02      	cmp	r3, #2
 8008828:	d003      	beq.n	8008832 <flash_mng_read+0x46>
		// 
		INTR_ENABLE;
 800882a:	b662      	cpsie	i
		return -1;
 800882c:	f04f 33ff 	mov.w	r3, #4294967295
 8008830:	e016      	b.n	8008860 <flash_mng_read+0x74>
	}
	// 
	this->state = ST_RUNNING;
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	2203      	movs	r2, #3
 8008836:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8008838:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	4613      	mov	r3, r2
 800883e:	00db      	lsls	r3, r3, #3
 8008840:	1a9b      	subs	r3, r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	4a09      	ldr	r2, [pc, #36]	; (800886c <flash_mng_read+0x80>)
 8008846:	4413      	add	r3, r2
 8008848:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = func->read(addr, data, size);
 800884a:	69bb      	ldr	r3, [r7, #24]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	6879      	ldr	r1, [r7, #4]
 8008852:	68b8      	ldr	r0, [r7, #8]
 8008854:	4798      	blx	r3
 8008856:	6178      	str	r0, [r7, #20]
	
	// 
	this->state = ST_IDLE;
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	2202      	movs	r2, #2
 800885c:	601a      	str	r2, [r3, #0]
	
	return ret;
 800885e:	697b      	ldr	r3, [r7, #20]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3720      	adds	r7, #32
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	20084754 	.word	0x20084754
 800886c:	0800b4d8 	.word	0x0800b4d8

08008870 <flash_mng_set_memory_mapped>:

// 
int32_t flash_mng_set_memory_mapped(uint32_t kind)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b086      	sub	sp, #24
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this = (FLASH_MNG_CTL*)&fls_mng_ctl;
 8008878:	4b16      	ldr	r3, [pc, #88]	; (80088d4 <flash_mng_set_memory_mapped+0x64>)
 800887a:	617b      	str	r3, [r7, #20]
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d002      	beq.n	8008888 <flash_mng_set_memory_mapped+0x18>
		return -1;
 8008882:	f04f 33ff 	mov.w	r3, #4294967295
 8008886:	e021      	b.n	80088cc <flash_mng_set_memory_mapped+0x5c>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	4a11      	ldr	r2, [pc, #68]	; (80088d4 <flash_mng_set_memory_mapped+0x64>)
 800888e:	4413      	add	r3, r2
 8008890:	617b      	str	r3, [r7, #20]
	
	//  (*) 
	INTR_DISABLE;
 8008892:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2b02      	cmp	r3, #2
 800889a:	d003      	beq.n	80088a4 <flash_mng_set_memory_mapped+0x34>
		// 
		INTR_ENABLE;
 800889c:	b662      	cpsie	i
		return -1;
 800889e:	f04f 33ff 	mov.w	r3, #4294967295
 80088a2:	e013      	b.n	80088cc <flash_mng_set_memory_mapped+0x5c>
	}
	// 
	this->state = ST_RUNNING;
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	2203      	movs	r2, #3
 80088a8:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 80088aa:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	4613      	mov	r3, r2
 80088b0:	00db      	lsls	r3, r3, #3
 80088b2:	1a9b      	subs	r3, r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4a08      	ldr	r2, [pc, #32]	; (80088d8 <flash_mng_set_memory_mapped+0x68>)
 80088b8:	4413      	add	r3, r2
 80088ba:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->set_mem_mapped();
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	4798      	blx	r3
 80088c2:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	2202      	movs	r2, #2
 80088c8:	601a      	str	r2, [r3, #0]
	
	return ret;
 80088ca:	68fb      	ldr	r3, [r7, #12]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3718      	adds	r7, #24
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	20084754 	.word	0x20084754
 80088d8:	0800b4d8 	.word	0x0800b4d8

080088dc <flash_mng_cmd_write>:
// argv[1] : write
// argv[2] : addr
// argv[3] : size
// argv[4] : val
static void flash_mng_cmd_write(int argc, char *argv[])
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
	uint32_t addr;
	uint32_t size;
	uint8_t val;
	
	// 
	if (argc < 5) {
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b04      	cmp	r3, #4
 80088ea:	dc03      	bgt.n	80088f4 <flash_mng_cmd_write+0x18>
		console_str_send("flash_mng write <addr> <size> <val>\n");
 80088ec:	481c      	ldr	r0, [pc, #112]	; (8008960 <flash_mng_cmd_write+0x84>)
 80088ee:	f7fb f96b 	bl	8003bc8 <console_str_send>
		return;
 80088f2:	e032      	b.n	800895a <flash_mng_cmd_write+0x7e>
	}
	
	// 
	addr = atoi(argv[2]);
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	3308      	adds	r3, #8
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f001 fbdc 	bl	800a0b8 <atoi>
 8008900:	4603      	mov	r3, r0
 8008902:	617b      	str	r3, [r7, #20]
	size = atoi(argv[3]);
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	330c      	adds	r3, #12
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4618      	mov	r0, r3
 800890c:	f001 fbd4 	bl	800a0b8 <atoi>
 8008910:	4603      	mov	r3, r0
 8008912:	613b      	str	r3, [r7, #16]
	val = atoi(argv[4]);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	3310      	adds	r3, #16
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4618      	mov	r0, r3
 800891c:	f001 fbcc 	bl	800a0b8 <atoi>
 8008920:	4603      	mov	r3, r0
 8008922:	73fb      	strb	r3, [r7, #15]
	
	// 
	if (size >= FLASH_MNG_BUFF_SIZE) {
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800892a:	d302      	bcc.n	8008932 <flash_mng_cmd_write+0x56>
		console_str_send("Size should be set to 10 or less\n");
 800892c:	480d      	ldr	r0, [pc, #52]	; (8008964 <flash_mng_cmd_write+0x88>)
 800892e:	f7fb f94b 	bl	8003bc8 <console_str_send>
	}
	
	// 
	memset(flash_mng_buff, val, sizeof(flash_mng_buff));
 8008932:	7bfb      	ldrb	r3, [r7, #15]
 8008934:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008938:	4619      	mov	r1, r3
 800893a:	480b      	ldr	r0, [pc, #44]	; (8008968 <flash_mng_cmd_write+0x8c>)
 800893c:	f001 fbfe 	bl	800a13c <memset>
	
	ret = flash_mng_write(FLASH_MNG_KIND_W25Q20EW, addr, flash_mng_buff, size);
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	4a09      	ldr	r2, [pc, #36]	; (8008968 <flash_mng_cmd_write+0x8c>)
 8008944:	6979      	ldr	r1, [r7, #20]
 8008946:	2000      	movs	r0, #0
 8008948:	f7ff ff10 	bl	800876c <flash_mng_write>
 800894c:	60b8      	str	r0, [r7, #8]
	if (ret != E_OK) {
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d002      	beq.n	800895a <flash_mng_cmd_write+0x7e>
		console_str_send("flash_mng_write error\n");
 8008954:	4805      	ldr	r0, [pc, #20]	; (800896c <flash_mng_cmd_write+0x90>)
 8008956:	f7fb f937 	bl	8003bc8 <console_str_send>
	}
}
 800895a:	3718      	adds	r7, #24
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}
 8008960:	0800ac54 	.word	0x0800ac54
 8008964:	0800ac7c 	.word	0x0800ac7c
 8008968:	20084758 	.word	0x20084758
 800896c:	0800aca0 	.word	0x0800aca0

08008970 <flash_mng_cmd_erace>:
// 
// argv[0] : flash_mng
// argv[1] : erace
// argv[2] : addr
static void flash_mng_cmd_erace(int argc, char *argv[])
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint32_t addr;
	
	// 
	if (argc < 3) {
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2b02      	cmp	r3, #2
 800897e:	dc03      	bgt.n	8008988 <flash_mng_cmd_erace+0x18>
		console_str_send("flash_mng write <addr>\n");
 8008980:	480c      	ldr	r0, [pc, #48]	; (80089b4 <flash_mng_cmd_erace+0x44>)
 8008982:	f7fb f921 	bl	8003bc8 <console_str_send>
		return;
 8008986:	e012      	b.n	80089ae <flash_mng_cmd_erace+0x3e>
	}
	
	// 
	addr = atoi(argv[2]);
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	3308      	adds	r3, #8
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4618      	mov	r0, r3
 8008990:	f001 fb92 	bl	800a0b8 <atoi>
 8008994:	4603      	mov	r3, r0
 8008996:	60fb      	str	r3, [r7, #12]
	
	ret = flash_mng_erace(FLASH_MNG_KIND_W25Q20EW, addr);
 8008998:	68f9      	ldr	r1, [r7, #12]
 800899a:	2000      	movs	r0, #0
 800899c:	f7ff feb0 	bl	8008700 <flash_mng_erace>
 80089a0:	60b8      	str	r0, [r7, #8]
	if (ret != E_OK) {
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d002      	beq.n	80089ae <flash_mng_cmd_erace+0x3e>
		console_str_send("flash_mng_erace error\n");
 80089a8:	4803      	ldr	r0, [pc, #12]	; (80089b8 <flash_mng_cmd_erace+0x48>)
 80089aa:	f7fb f90d 	bl	8003bc8 <console_str_send>
	}
}
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	0800acb8 	.word	0x0800acb8
 80089b8:	0800acd0 	.word	0x0800acd0

080089bc <flash_mng_cmd_read>:
// 
// argv[0] : flash_mng
// argv[1] : read
// argv[2] : addr
static void flash_mng_cmd_read(int argc, char *argv[])
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08a      	sub	sp, #40	; 0x28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint32_t i, j, k;
	uint8_t data = 0;
 80089c6:	2300      	movs	r3, #0
 80089c8:	73fb      	strb	r3, [r7, #15]
		console_str_send("\n");
	}
#endif
	
	// 
	if (argc < 4) {
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2b03      	cmp	r3, #3
 80089ce:	dc03      	bgt.n	80089d8 <flash_mng_cmd_read+0x1c>
		console_str_send("flash_mng read <addr> <size>\n");
 80089d0:	4835      	ldr	r0, [pc, #212]	; (8008aa8 <flash_mng_cmd_read+0xec>)
 80089d2:	f7fb f8f9 	bl	8003bc8 <console_str_send>
		return;
 80089d6:	e064      	b.n	8008aa2 <flash_mng_cmd_read+0xe6>
	}
	
	// 
	base_addr = atoi(argv[2]);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	3308      	adds	r3, #8
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f001 fb6a 	bl	800a0b8 <atoi>
 80089e4:	4603      	mov	r3, r0
 80089e6:	61fb      	str	r3, [r7, #28]
	size = atoi(argv[3]);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	330c      	adds	r3, #12
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4618      	mov	r0, r3
 80089f0:	f001 fb62 	bl	800a0b8 <atoi>
 80089f4:	4603      	mov	r3, r0
 80089f6:	61bb      	str	r3, [r7, #24]
	
	// 
	console_str_send("==================== read ============================\n");
 80089f8:	482c      	ldr	r0, [pc, #176]	; (8008aac <flash_mng_cmd_read+0xf0>)
 80089fa:	f7fb f8e5 	bl	8003bc8 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 80089fe:	482c      	ldr	r0, [pc, #176]	; (8008ab0 <flash_mng_cmd_read+0xf4>)
 8008a00:	f7fb f8e2 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8008a04:	482b      	ldr	r0, [pc, #172]	; (8008ab4 <flash_mng_cmd_read+0xf8>)
 8008a06:	f7fb f8df 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8008a0e:	e03f      	b.n	8008a90 <flash_mng_cmd_read+0xd4>
		for (j = 0; j < 16; j++) {
 8008a10:	2300      	movs	r3, #0
 8008a12:	623b      	str	r3, [r7, #32]
 8008a14:	e033      	b.n	8008a7e <flash_mng_cmd_read+0xc2>
			k = i*16+j;
 8008a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a18:	011a      	lsls	r2, r3, #4
 8008a1a:	6a3b      	ldr	r3, [r7, #32]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	617b      	str	r3, [r7, #20]
			// 
			if (size <= k) goto EXIT;
 8008a20:	69ba      	ldr	r2, [r7, #24]
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d937      	bls.n	8008a98 <flash_mng_cmd_read+0xdc>
			
			// 
			ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, (base_addr + k), &data, 1);
 8008a28:	69fa      	ldr	r2, [r7, #28]
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	18d1      	adds	r1, r2, r3
 8008a2e:	f107 020f 	add.w	r2, r7, #15
 8008a32:	2301      	movs	r3, #1
 8008a34:	2000      	movs	r0, #0
 8008a36:	f7ff fed9 	bl	80087ec <flash_mng_read>
 8008a3a:	6138      	str	r0, [r7, #16]
			if (ret != E_OK) {
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d003      	beq.n	8008a4a <flash_mng_cmd_read+0x8e>
				console_str_send("flash_mng_erace error\n");
 8008a42:	481d      	ldr	r0, [pc, #116]	; (8008ab8 <flash_mng_cmd_read+0xfc>)
 8008a44:	f7fb f8c0 	bl	8003bc8 <console_str_send>
				return;
 8008a48:	e02b      	b.n	8008aa2 <flash_mng_cmd_read+0xe6>
			}
			
			if (j == 0) {
 8008a4a:	6a3b      	ldr	r3, [r7, #32]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10b      	bne.n	8008a68 <flash_mng_cmd_read+0xac>
				// 
				console_str_send("0x");
 8008a50:	481a      	ldr	r0, [pc, #104]	; (8008abc <flash_mng_cmd_read+0x100>)
 8008a52:	f7fb f8b9 	bl	8003bc8 <console_str_send>
				console_val_send_hex(k, 2);
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	2102      	movs	r1, #2
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7fb f93b 	bl	8003cd8 <console_val_send_hex>
				console_str_send(" |");
 8008a62:	4817      	ldr	r0, [pc, #92]	; (8008ac0 <flash_mng_cmd_read+0x104>)
 8008a64:	f7fb f8b0 	bl	8003bc8 <console_str_send>
			}
			console_str_send(" ");
 8008a68:	4816      	ldr	r0, [pc, #88]	; (8008ac4 <flash_mng_cmd_read+0x108>)
 8008a6a:	f7fb f8ad 	bl	8003bc8 <console_str_send>
			console_val_send_hex(data, 2);
 8008a6e:	7bfb      	ldrb	r3, [r7, #15]
 8008a70:	2102      	movs	r1, #2
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7fb f930 	bl	8003cd8 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8008a78:	6a3b      	ldr	r3, [r7, #32]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	623b      	str	r3, [r7, #32]
 8008a7e:	6a3b      	ldr	r3, [r7, #32]
 8008a80:	2b0f      	cmp	r3, #15
 8008a82:	d9c8      	bls.n	8008a16 <flash_mng_cmd_read+0x5a>
		}
		console_str_send("\n");
 8008a84:	4810      	ldr	r0, [pc, #64]	; (8008ac8 <flash_mng_cmd_read+0x10c>)
 8008a86:	f7fb f89f 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 8008a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8008a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a92:	2b0f      	cmp	r3, #15
 8008a94:	d9bc      	bls.n	8008a10 <flash_mng_cmd_read+0x54>
 8008a96:	e000      	b.n	8008a9a <flash_mng_cmd_read+0xde>
			if (size <= k) goto EXIT;
 8008a98:	bf00      	nop
	}
EXIT:
	console_str_send("\n");
 8008a9a:	480b      	ldr	r0, [pc, #44]	; (8008ac8 <flash_mng_cmd_read+0x10c>)
 8008a9c:	f7fb f894 	bl	8003bc8 <console_str_send>
	return;
 8008aa0:	bf00      	nop
}
 8008aa2:	3728      	adds	r7, #40	; 0x28
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	0800ace8 	.word	0x0800ace8
 8008aac:	0800ad08 	.word	0x0800ad08
 8008ab0:	0800ad40 	.word	0x0800ad40
 8008ab4:	0800ad78 	.word	0x0800ad78
 8008ab8:	0800acd0 	.word	0x0800acd0
 8008abc:	0800adb0 	.word	0x0800adb0
 8008ac0:	0800adb4 	.word	0x0800adb4
 8008ac4:	0800adb8 	.word	0x0800adb8
 8008ac8:	0800adbc 	.word	0x0800adbc

08008acc <flash_mng_cmd_set_mem_mapped>:

static void flash_mng_cmd_set_mem_mapped(void)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
	int32_t ret;
	
	ret = flash_mng_set_memory_mapped(FLASH_MNG_KIND_W25Q20EW);
 8008ad2:	2000      	movs	r0, #0
 8008ad4:	f7ff fecc 	bl	8008870 <flash_mng_set_memory_mapped>
 8008ad8:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d002      	beq.n	8008ae6 <flash_mng_cmd_set_mem_mapped+0x1a>
		console_str_send("flash_mng_set_memory_mapped error\n");
 8008ae0:	4803      	ldr	r0, [pc, #12]	; (8008af0 <flash_mng_cmd_set_mem_mapped+0x24>)
 8008ae2:	f7fb f871 	bl	8003bc8 <console_str_send>
	}
}
 8008ae6:	bf00      	nop
 8008ae8:	3708      	adds	r7, #8
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	0800adc0 	.word	0x0800adc0

08008af4 <flash_mng_cmdt_mem_mapped_read>:

static void flash_mng_cmdt_mem_mapped_read(int argc, char *argv[])
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b088      	sub	sp, #32
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
	uint8_t *base_addr = (uint8_t*)0x90000000;
 8008afe:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8008b02:	617b      	str	r3, [r7, #20]
	uint32_t i, j, k;
	uint32_t ofst;
	
	// 
	if (argc < 3) {
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	dc03      	bgt.n	8008b12 <flash_mng_cmdt_mem_mapped_read+0x1e>
		console_str_send("flash_mng read <addr> <byte access 0: 1byte access 1: 4byte access>\n");
 8008b0a:	4828      	ldr	r0, [pc, #160]	; (8008bac <flash_mng_cmdt_mem_mapped_read+0xb8>)
 8008b0c:	f7fb f85c 	bl	8003bc8 <console_str_send>
		return;
 8008b10:	e048      	b.n	8008ba4 <flash_mng_cmdt_mem_mapped_read+0xb0>
	}
	
	ofst = atoi(argv[2]);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	3308      	adds	r3, #8
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f001 facd 	bl	800a0b8 <atoi>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	613b      	str	r3, [r7, #16]
	
	base_addr = base_addr + ofst;
 8008b22:	697a      	ldr	r2, [r7, #20]
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	4413      	add	r3, r2
 8008b28:	617b      	str	r3, [r7, #20]
	
	// 
	console_str_send("==================== read ============================\n");
 8008b2a:	4821      	ldr	r0, [pc, #132]	; (8008bb0 <flash_mng_cmdt_mem_mapped_read+0xbc>)
 8008b2c:	f7fb f84c 	bl	8003bc8 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8008b30:	4820      	ldr	r0, [pc, #128]	; (8008bb4 <flash_mng_cmdt_mem_mapped_read+0xc0>)
 8008b32:	f7fb f849 	bl	8003bc8 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8008b36:	4820      	ldr	r0, [pc, #128]	; (8008bb8 <flash_mng_cmdt_mem_mapped_read+0xc4>)
 8008b38:	f7fb f846 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	61fb      	str	r3, [r7, #28]
 8008b40:	e02d      	b.n	8008b9e <flash_mng_cmdt_mem_mapped_read+0xaa>
		for (j = 0; j < 16; j++) {
 8008b42:	2300      	movs	r3, #0
 8008b44:	61bb      	str	r3, [r7, #24]
 8008b46:	e021      	b.n	8008b8c <flash_mng_cmdt_mem_mapped_read+0x98>
			k = i*16+j;
 8008b48:	69fb      	ldr	r3, [r7, #28]
 8008b4a:	011a      	lsls	r2, r3, #4
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	4413      	add	r3, r2
 8008b50:	60fb      	str	r3, [r7, #12]
			if (j == 0) {
 8008b52:	69bb      	ldr	r3, [r7, #24]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d10b      	bne.n	8008b70 <flash_mng_cmdt_mem_mapped_read+0x7c>
				// 
				console_str_send("0x");
 8008b58:	4818      	ldr	r0, [pc, #96]	; (8008bbc <flash_mng_cmdt_mem_mapped_read+0xc8>)
 8008b5a:	f7fb f835 	bl	8003bc8 <console_str_send>
				console_val_send_hex(k, 2);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	2102      	movs	r1, #2
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7fb f8b7 	bl	8003cd8 <console_val_send_hex>
				console_str_send(" |");
 8008b6a:	4815      	ldr	r0, [pc, #84]	; (8008bc0 <flash_mng_cmdt_mem_mapped_read+0xcc>)
 8008b6c:	f7fb f82c 	bl	8003bc8 <console_str_send>
			}
			console_str_send(" ");
 8008b70:	4814      	ldr	r0, [pc, #80]	; (8008bc4 <flash_mng_cmdt_mem_mapped_read+0xd0>)
 8008b72:	f7fb f829 	bl	8003bc8 <console_str_send>
			console_val_send_hex(*(base_addr+k), 2);
 8008b76:	697a      	ldr	r2, [r7, #20]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	4413      	add	r3, r2
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	2102      	movs	r1, #2
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fb f8a9 	bl	8003cd8 <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	61bb      	str	r3, [r7, #24]
 8008b8c:	69bb      	ldr	r3, [r7, #24]
 8008b8e:	2b0f      	cmp	r3, #15
 8008b90:	d9da      	bls.n	8008b48 <flash_mng_cmdt_mem_mapped_read+0x54>
		}
		console_str_send("\n");
 8008b92:	480d      	ldr	r0, [pc, #52]	; (8008bc8 <flash_mng_cmdt_mem_mapped_read+0xd4>)
 8008b94:	f7fb f818 	bl	8003bc8 <console_str_send>
	for (i = 0; i < 16; i++) {
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	61fb      	str	r3, [r7, #28]
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	2b0f      	cmp	r3, #15
 8008ba2:	d9ce      	bls.n	8008b42 <flash_mng_cmdt_mem_mapped_read+0x4e>
	}
}
 8008ba4:	3720      	adds	r7, #32
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	0800ade4 	.word	0x0800ade4
 8008bb0:	0800ad08 	.word	0x0800ad08
 8008bb4:	0800ad40 	.word	0x0800ad40
 8008bb8:	0800ad78 	.word	0x0800ad78
 8008bbc:	0800adb0 	.word	0x0800adb0
 8008bc0:	0800adb4 	.word	0x0800adb4
 8008bc4:	0800adb8 	.word	0x0800adb8
 8008bc8:	0800adbc 	.word	0x0800adbc

08008bcc <flash_mng_set_cmd>:

// 
void flash_mng_set_cmd(void)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "flash_mng erace";
 8008bd2:	4b16      	ldr	r3, [pc, #88]	; (8008c2c <flash_mng_set_cmd+0x60>)
 8008bd4:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_erace;
 8008bd6:	4b16      	ldr	r3, [pc, #88]	; (8008c30 <flash_mng_set_cmd+0x64>)
 8008bd8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8008bda:	463b      	mov	r3, r7
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7fb f961 	bl	8003ea4 <console_set_command>
	// 
	cmd.input = "flash_mng read";
 8008be2:	4b14      	ldr	r3, [pc, #80]	; (8008c34 <flash_mng_set_cmd+0x68>)
 8008be4:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_read;
 8008be6:	4b14      	ldr	r3, [pc, #80]	; (8008c38 <flash_mng_set_cmd+0x6c>)
 8008be8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8008bea:	463b      	mov	r3, r7
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7fb f959 	bl	8003ea4 <console_set_command>
	// 
	cmd.input = "flash_mng write";
 8008bf2:	4b12      	ldr	r3, [pc, #72]	; (8008c3c <flash_mng_set_cmd+0x70>)
 8008bf4:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_write;
 8008bf6:	4b12      	ldr	r3, [pc, #72]	; (8008c40 <flash_mng_set_cmd+0x74>)
 8008bf8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8008bfa:	463b      	mov	r3, r7
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7fb f951 	bl	8003ea4 <console_set_command>
	// 
	cmd.input = "flash_mng set_mem_mapped";
 8008c02:	4b10      	ldr	r3, [pc, #64]	; (8008c44 <flash_mng_set_cmd+0x78>)
 8008c04:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_set_mem_mapped;
 8008c06:	4b10      	ldr	r3, [pc, #64]	; (8008c48 <flash_mng_set_cmd+0x7c>)
 8008c08:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8008c0a:	463b      	mov	r3, r7
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f7fb f949 	bl	8003ea4 <console_set_command>
	// 
	cmd.input = "flash_mng mem_mapped_read";
 8008c12:	4b0e      	ldr	r3, [pc, #56]	; (8008c4c <flash_mng_set_cmd+0x80>)
 8008c14:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmdt_mem_mapped_read;
 8008c16:	4b0e      	ldr	r3, [pc, #56]	; (8008c50 <flash_mng_set_cmd+0x84>)
 8008c18:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8008c1a:	463b      	mov	r3, r7
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f7fb f941 	bl	8003ea4 <console_set_command>
}
 8008c22:	bf00      	nop
 8008c24:	3708      	adds	r7, #8
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	0800ae2c 	.word	0x0800ae2c
 8008c30:	08008971 	.word	0x08008971
 8008c34:	0800ae3c 	.word	0x0800ae3c
 8008c38:	080089bd 	.word	0x080089bd
 8008c3c:	0800ae4c 	.word	0x0800ae4c
 8008c40:	080088dd 	.word	0x080088dd
 8008c44:	0800ae5c 	.word	0x0800ae5c
 8008c48:	08008acd 	.word	0x08008acd
 8008c4c:	0800ae78 	.word	0x0800ae78
 8008c50:	08008af5 	.word	0x08008af5

08008c54 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8008c54:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8008c56:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8008c58:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8008c5a:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8008c5c:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8008c5e:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8008c60:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8008c62:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8008c64:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8008c66:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8008c6a:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8008c6e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8008c72:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8008c76:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8008c7a:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8008c7c:	bd00      	pop	{pc}

08008c7e <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8008c7e:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8008c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c84 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8008c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8008c88:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8008c8c:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8008c90:	f000 fcbc 	bl	800960c <thread_intr>
  pop  {r4-r11,PC}
 8008c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c98 <NVIC_SetPriority>:
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	6039      	str	r1, [r7, #0]
 8008ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8008ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	da0b      	bge.n	8008cc4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cac:	490d      	ldr	r1, [pc, #52]	; (8008ce4 <NVIC_SetPriority+0x4c>)
 8008cae:	79fb      	ldrb	r3, [r7, #7]
 8008cb0:	f003 030f 	and.w	r3, r3, #15
 8008cb4:	3b04      	subs	r3, #4
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	b2d2      	uxtb	r2, r2
 8008cba:	0112      	lsls	r2, r2, #4
 8008cbc:	b2d2      	uxtb	r2, r2
 8008cbe:	440b      	add	r3, r1
 8008cc0:	761a      	strb	r2, [r3, #24]
}
 8008cc2:	e009      	b.n	8008cd8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cc4:	4908      	ldr	r1, [pc, #32]	; (8008ce8 <NVIC_SetPriority+0x50>)
 8008cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cca:	683a      	ldr	r2, [r7, #0]
 8008ccc:	b2d2      	uxtb	r2, r2
 8008cce:	0112      	lsls	r2, r2, #4
 8008cd0:	b2d2      	uxtb	r2, r2
 8008cd2:	440b      	add	r3, r1
 8008cd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr
 8008ce4:	e000ed00 	.word	0xe000ed00
 8008ce8:	e000e100 	.word	0xe000e100

08008cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008cfc:	d301      	bcc.n	8008d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e00f      	b.n	8008d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008d02:	4a0a      	ldr	r2, [pc, #40]	; (8008d2c <SysTick_Config+0x40>)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	3b01      	subs	r3, #1
 8008d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 8008d0a:	2105      	movs	r1, #5
 8008d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d10:	f7ff ffc2 	bl	8008c98 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008d14:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <SysTick_Config+0x40>)
 8008d16:	2200      	movs	r2, #0
 8008d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008d1a:	4b04      	ldr	r3, [pc, #16]	; (8008d2c <SysTick_Config+0x40>)
 8008d1c:	2207      	movs	r2, #7
 8008d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3708      	adds	r7, #8
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	e000e010 	.word	0xe000e010

08008d30 <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 8008d30:	b480      	push	{r7}
 8008d32:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8008d34:	4b1d      	ldr	r3, [pc, #116]	; (8008dac <getcurrent+0x7c>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d102      	bne.n	8008d42 <getcurrent+0x12>
		return -1;
 8008d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d40:	e02e      	b.n	8008da0 <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8008d42:	4b1a      	ldr	r3, [pc, #104]	; (8008dac <getcurrent+0x7c>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d48:	f003 0301 	and.w	r3, r3, #1
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d101      	bne.n	8008d54 <getcurrent+0x24>
		/*  */
		return 1;
 8008d50:	2301      	movs	r3, #1
 8008d52:	e025      	b.n	8008da0 <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8008d54:	4b15      	ldr	r3, [pc, #84]	; (8008dac <getcurrent+0x7c>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	4a14      	ldr	r2, [pc, #80]	; (8008dac <getcurrent+0x7c>)
 8008d5c:	6812      	ldr	r2, [r2, #0]
 8008d5e:	6812      	ldr	r2, [r2, #0]
 8008d60:	4913      	ldr	r1, [pc, #76]	; (8008db0 <getcurrent+0x80>)
 8008d62:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 8008d66:	4b11      	ldr	r3, [pc, #68]	; (8008dac <getcurrent+0x7c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	69db      	ldr	r3, [r3, #28]
 8008d6c:	4a10      	ldr	r2, [pc, #64]	; (8008db0 <getcurrent+0x80>)
 8008d6e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d107      	bne.n	8008d86 <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 8008d76:	4b0d      	ldr	r3, [pc, #52]	; (8008dac <getcurrent+0x7c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	69db      	ldr	r3, [r3, #28]
 8008d7c:	4a0c      	ldr	r2, [pc, #48]	; (8008db0 <getcurrent+0x80>)
 8008d7e:	00db      	lsls	r3, r3, #3
 8008d80:	4413      	add	r3, r2
 8008d82:	2200      	movs	r2, #0
 8008d84:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 8008d86:	4b09      	ldr	r3, [pc, #36]	; (8008dac <getcurrent+0x7c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a08      	ldr	r2, [pc, #32]	; (8008dac <getcurrent+0x7c>)
 8008d8c:	6812      	ldr	r2, [r2, #0]
 8008d8e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008d90:	f022 0201 	bic.w	r2, r2, #1
 8008d94:	629a      	str	r2, [r3, #40]	; 0x28
	current->next = NULL;
 8008d96:	4b05      	ldr	r3, [pc, #20]	; (8008dac <getcurrent+0x7c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	601a      	str	r2, [r3, #0]
	
	return 0;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	20085758 	.word	0x20085758
 8008db0:	20085e08 	.word	0x20085e08

08008db4 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 8008db4:	b480      	push	{r7}
 8008db6:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8008db8:	4b21      	ldr	r3, [pc, #132]	; (8008e40 <putcurrent+0x8c>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d102      	bne.n	8008dc6 <putcurrent+0x12>
		return -1;
 8008dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc4:	e036      	b.n	8008e34 <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8008dc6:	4b1e      	ldr	r3, [pc, #120]	; (8008e40 <putcurrent+0x8c>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dcc:	f003 0301 	and.w	r3, r3, #1
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d001      	beq.n	8008dd8 <putcurrent+0x24>
		/* L */
		return 1;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e02d      	b.n	8008e34 <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8008dd8:	4b19      	ldr	r3, [pc, #100]	; (8008e40 <putcurrent+0x8c>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	69db      	ldr	r3, [r3, #28]
 8008dde:	4a19      	ldr	r2, [pc, #100]	; (8008e44 <putcurrent+0x90>)
 8008de0:	00db      	lsls	r3, r3, #3
 8008de2:	4413      	add	r3, r2
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00a      	beq.n	8008e00 <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 8008dea:	4b15      	ldr	r3, [pc, #84]	; (8008e40 <putcurrent+0x8c>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	69db      	ldr	r3, [r3, #28]
 8008df0:	4a14      	ldr	r2, [pc, #80]	; (8008e44 <putcurrent+0x90>)
 8008df2:	00db      	lsls	r3, r3, #3
 8008df4:	4413      	add	r3, r2
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4a11      	ldr	r2, [pc, #68]	; (8008e40 <putcurrent+0x8c>)
 8008dfa:	6812      	ldr	r2, [r2, #0]
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	e007      	b.n	8008e10 <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 8008e00:	4b0f      	ldr	r3, [pc, #60]	; (8008e40 <putcurrent+0x8c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	4a0e      	ldr	r2, [pc, #56]	; (8008e40 <putcurrent+0x8c>)
 8008e08:	6812      	ldr	r2, [r2, #0]
 8008e0a:	490e      	ldr	r1, [pc, #56]	; (8008e44 <putcurrent+0x90>)
 8008e0c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 8008e10:	4b0b      	ldr	r3, [pc, #44]	; (8008e40 <putcurrent+0x8c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	69db      	ldr	r3, [r3, #28]
 8008e16:	4a0a      	ldr	r2, [pc, #40]	; (8008e40 <putcurrent+0x8c>)
 8008e18:	6812      	ldr	r2, [r2, #0]
 8008e1a:	490a      	ldr	r1, [pc, #40]	; (8008e44 <putcurrent+0x90>)
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	440b      	add	r3, r1
 8008e20:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 8008e22:	4b07      	ldr	r3, [pc, #28]	; (8008e40 <putcurrent+0x8c>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a06      	ldr	r2, [pc, #24]	; (8008e40 <putcurrent+0x8c>)
 8008e28:	6812      	ldr	r2, [r2, #0]
 8008e2a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008e2c:	f042 0201 	orr.w	r2, r2, #1
 8008e30:	629a      	str	r2, [r3, #40]	; 0x28

	return 0;
 8008e32:	2300      	movs	r3, #0
}
 8008e34:	4618      	mov	r0, r3
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	20085758 	.word	0x20085758
 8008e44:	20085e08 	.word	0x20085e08

08008e48 <thread_end>:

static void thread_end(void)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	af00      	add	r7, sp, #0
	kz_exit();
 8008e4c:	f000 fe4e 	bl	8009aec <kz_exit>
}
 8008e50:	bf00      	nop
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008e68:	4611      	mov	r1, r2
 8008e6a:	4798      	blx	r3
	thread_end();
 8008e6c:	f7ff ffec 	bl	8008e48 <thread_end>
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b088      	sub	sp, #32
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	603b      	str	r3, [r7, #0]
	extern char _task_stack_end;   /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 8008e86:	2300      	movs	r3, #0
 8008e88:	61fb      	str	r3, [r7, #28]
 8008e8a:	e00e      	b.n	8008eaa <thread_run+0x32>
		thp = &threads[i];
 8008e8c:	69fa      	ldr	r2, [r7, #28]
 8008e8e:	4613      	mov	r3, r2
 8008e90:	011b      	lsls	r3, r3, #4
 8008e92:	4413      	add	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4a94      	ldr	r2, [pc, #592]	; (80090e8 <thread_run+0x270>)
 8008e98:	4413      	add	r3, r2
 8008e9a:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 8008e9c:	69bb      	ldr	r3, [r7, #24]
 8008e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d006      	beq.n	8008eb2 <thread_run+0x3a>
	for (i = 0; i < THREAD_NUM; i++) {
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	61fb      	str	r3, [r7, #28]
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	2b0e      	cmp	r3, #14
 8008eae:	dded      	ble.n	8008e8c <thread_run+0x14>
 8008eb0:	e000      	b.n	8008eb4 <thread_run+0x3c>
			break;
 8008eb2:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	2b0f      	cmp	r3, #15
 8008eb8:	d102      	bne.n	8008ec0 <thread_run+0x48>
	return -1;
 8008eba:	f04f 33ff 	mov.w	r3, #4294967295
 8008ebe:	e10f      	b.n	80090e0 <thread_run+0x268>
	
	memset(thp, 0, sizeof(*thp));
 8008ec0:	2244      	movs	r2, #68	; 0x44
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	69b8      	ldr	r0, [r7, #24]
 8008ec6:	f001 f939 	bl	800a13c <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	330c      	adds	r3, #12
 8008ece:	68b9      	ldr	r1, [r7, #8]
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	f001 f949 	bl	800a168 <strcpy>
	thp->next     = NULL;
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 8008ee2:	69bb      	ldr	r3, [r7, #24]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	629a      	str	r2, [r3, #40]	; 0x28
	
	thp->init.func = func;
 8008ee8:	69bb      	ldr	r3, [r7, #24]
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argc = argc;
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ef2:	631a      	str	r2, [r3, #48]	; 0x30
	thp->init.argv = argv;
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ef8:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 8008efa:	4b7c      	ldr	r3, [pc, #496]	; (80090ec <thread_run+0x274>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	683a      	ldr	r2, [r7, #0]
 8008f00:	2100      	movs	r1, #0
 8008f02:	4618      	mov	r0, r3
 8008f04:	f001 f91a 	bl	800a13c <memset>
	thread_stack += stacksize;
 8008f08:	4b78      	ldr	r3, [pc, #480]	; (80090ec <thread_run+0x274>)
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	4413      	add	r3, r2
 8008f10:	4a76      	ldr	r2, [pc, #472]	; (80090ec <thread_run+0x274>)
 8008f12:	6013      	str	r3, [r2, #0]
	
	thp->stack_size = stacksize;
 8008f14:	683a      	ldr	r2, [r7, #0]
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->stack = thread_stack; /* X^bN */
 8008f1a:	4b74      	ldr	r3, [pc, #464]	; (80090ec <thread_run+0x274>)
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 8008f28:	4b71      	ldr	r3, [pc, #452]	; (80090f0 <thread_run+0x278>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d15d      	bne.n	8008fec <thread_run+0x174>
		*(--sp) = (uint32_t)thread_end;
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	3b04      	subs	r3, #4
 8008f34:	617b      	str	r3, [r7, #20]
 8008f36:	4a6f      	ldr	r2, [pc, #444]	; (80090f4 <thread_run+0x27c>)
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	3b04      	subs	r3, #4
 8008f40:	617b      	str	r3, [r7, #20]
 8008f42:	4a6d      	ldr	r2, [pc, #436]	; (80090f8 <thread_run+0x280>)
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	3b04      	subs	r3, #4
 8008f4c:	617b      	str	r3, [r7, #20]
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	2200      	movs	r2, #0
 8008f52:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	3b04      	subs	r3, #4
 8008f58:	617b      	str	r3, [r7, #20]
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	3b04      	subs	r3, #4
 8008f64:	617b      	str	r3, [r7, #20]
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	3b04      	subs	r3, #4
 8008f70:	617b      	str	r3, [r7, #20]
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	2200      	movs	r2, #0
 8008f76:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	3b04      	subs	r3, #4
 8008f7c:	617b      	str	r3, [r7, #20]
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	2200      	movs	r2, #0
 8008f82:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	3b04      	subs	r3, #4
 8008f88:	617b      	str	r3, [r7, #20]
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	3b04      	subs	r3, #4
 8008f94:	617b      	str	r3, [r7, #20]
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	3b04      	subs	r3, #4
 8008fa0:	617b      	str	r3, [r7, #20]
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	3b04      	subs	r3, #4
 8008fac:	617b      	str	r3, [r7, #20]
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	3b04      	subs	r3, #4
 8008fb8:	617b      	str	r3, [r7, #20]
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	3b04      	subs	r3, #4
 8008fc4:	617b      	str	r3, [r7, #20]
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	3b04      	subs	r3, #4
 8008fd0:	617b      	str	r3, [r7, #20]
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	3b04      	subs	r3, #4
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	69ba      	ldr	r2, [r7, #24]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8008fe4:	4b42      	ldr	r3, [pc, #264]	; (80090f0 <thread_run+0x278>)
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	e06d      	b.n	80090c8 <thread_run+0x250>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	3b04      	subs	r3, #4
 8008ff0:	617b      	str	r3, [r7, #20]
 8008ff2:	4a40      	ldr	r2, [pc, #256]	; (80090f4 <thread_run+0x27c>)
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	3b04      	subs	r3, #4
 8008ffc:	617b      	str	r3, [r7, #20]
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009004:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	3b04      	subs	r3, #4
 800900a:	617b      	str	r3, [r7, #20]
 800900c:	4a3a      	ldr	r2, [pc, #232]	; (80090f8 <thread_run+0x280>)
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	3b04      	subs	r3, #4
 8009016:	617b      	str	r3, [r7, #20]
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	3b04      	subs	r3, #4
 8009022:	617b      	str	r3, [r7, #20]
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	2200      	movs	r2, #0
 8009028:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	3b04      	subs	r3, #4
 800902e:	617b      	str	r3, [r7, #20]
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	2200      	movs	r2, #0
 8009034:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	3b04      	subs	r3, #4
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	2200      	movs	r2, #0
 8009040:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	3b04      	subs	r3, #4
 8009046:	617b      	str	r3, [r7, #20]
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2200      	movs	r2, #0
 800904c:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	3b04      	subs	r3, #4
 8009052:	617b      	str	r3, [r7, #20]
 8009054:	69ba      	ldr	r2, [r7, #24]
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	3b04      	subs	r3, #4
 800905e:	617b      	str	r3, [r7, #20]
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	f06f 0206 	mvn.w	r2, #6
 8009066:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	3b04      	subs	r3, #4
 800906c:	617b      	str	r3, [r7, #20]
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	2200      	movs	r2, #0
 8009072:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	3b04      	subs	r3, #4
 8009078:	617b      	str	r3, [r7, #20]
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	2200      	movs	r2, #0
 800907e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	3b04      	subs	r3, #4
 8009084:	617b      	str	r3, [r7, #20]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2200      	movs	r2, #0
 800908a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	3b04      	subs	r3, #4
 8009090:	617b      	str	r3, [r7, #20]
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	2200      	movs	r2, #0
 8009096:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	3b04      	subs	r3, #4
 800909c:	617b      	str	r3, [r7, #20]
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	2200      	movs	r2, #0
 80090a2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	3b04      	subs	r3, #4
 80090a8:	617b      	str	r3, [r7, #20]
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	2200      	movs	r2, #0
 80090ae:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	3b04      	subs	r3, #4
 80090b4:	617b      	str	r3, [r7, #20]
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	2200      	movs	r2, #0
 80090ba:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	3b04      	subs	r3, #4
 80090c0:	617b      	str	r3, [r7, #20]
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	2200      	movs	r2, #0
 80090c6:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 80090c8:	697a      	ldr	r2, [r7, #20]
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	641a      	str	r2, [r3, #64]	; 0x40
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 80090ce:	f7ff fe71 	bl	8008db4 <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 80090d2:	4a0a      	ldr	r2, [pc, #40]	; (80090fc <thread_run+0x284>)
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	6013      	str	r3, [r2, #0]
	putcurrent();
 80090d8:	f7ff fe6c 	bl	8008db4 <putcurrent>
	
	return (kz_thread_id_t)current;
 80090dc:	4b07      	ldr	r3, [pc, #28]	; (80090fc <thread_run+0x284>)
 80090de:	681b      	ldr	r3, [r3, #0]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3720      	adds	r7, #32
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	2008575c 	.word	0x2008575c
 80090ec:	20040020 	.word	0x20040020
 80090f0:	20085e90 	.word	0x20085e90
 80090f4:	08008e49 	.word	0x08008e49
 80090f8:	08008e55 	.word	0x08008e55
 80090fc:	20085758 	.word	0x20085758

08009100 <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 8009104:	4b09      	ldr	r3, [pc, #36]	; (800912c <thread_exit+0x2c>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	330c      	adds	r3, #12
 800910a:	4618      	mov	r0, r3
 800910c:	f000 ffa8 	bl	800a060 <puts>
	puts(" EXIT.\n");
 8009110:	4807      	ldr	r0, [pc, #28]	; (8009130 <thread_exit+0x30>)
 8009112:	f000 ffa5 	bl	800a060 <puts>
	memset(current, 0, sizeof(*current));
 8009116:	4b05      	ldr	r3, [pc, #20]	; (800912c <thread_exit+0x2c>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	2244      	movs	r2, #68	; 0x44
 800911c:	2100      	movs	r1, #0
 800911e:	4618      	mov	r0, r3
 8009120:	f001 f80c 	bl	800a13c <memset>
	return 0;
 8009124:	2300      	movs	r3, #0
	}
 8009126:	4618      	mov	r0, r3
 8009128:	bd80      	pop	{r7, pc}
 800912a:	bf00      	nop
 800912c:	20085758 	.word	0x20085758
 8009130:	0800ae94 	.word	0x0800ae94

08009134 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	af00      	add	r7, sp, #0
	putcurrent();
 8009138:	f7ff fe3c 	bl	8008db4 <putcurrent>
	return 0;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	bd80      	pop	{r7, pc}

08009142 <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8009142:	b480      	push	{r7}
 8009144:	af00      	add	r7, sp, #0
	return 0;
 8009146:	2300      	movs	r3, #0
}
 8009148:	4618      	mov	r0, r3
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
	...

08009154 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b082      	sub	sp, #8
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 800915c:	f7ff fe2a 	bl	8008db4 <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a04      	ldr	r2, [pc, #16]	; (8009174 <thread_wakeup+0x20>)
 8009164:	6013      	str	r3, [r2, #0]
	putcurrent();
 8009166:	f7ff fe25 	bl	8008db4 <putcurrent>

	return 0;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}
 8009174:	20085758 	.word	0x20085758

08009178 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	af00      	add	r7, sp, #0
	putcurrent();
 800917c:	f7ff fe1a 	bl	8008db4 <putcurrent>
	return (kz_thread_id_t)current;
 8009180:	4b01      	ldr	r3, [pc, #4]	; (8009188 <thread_getid+0x10>)
 8009182:	681b      	ldr	r3, [r3, #0]
}
 8009184:	4618      	mov	r0, r3
 8009186:	bd80      	pop	{r7, pc}
 8009188:	20085758 	.word	0x20085758

0800918c <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 8009194:	4b08      	ldr	r3, [pc, #32]	; (80091b8 <thread_chpri+0x2c>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	69db      	ldr	r3, [r3, #28]
 800919a:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	db03      	blt.n	80091aa <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 80091a2:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <thread_chpri+0x2c>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 80091aa:	f7ff fe03 	bl	8008db4 <putcurrent>
	return old;
 80091ae:	68fb      	ldr	r3, [r7, #12]
}
 80091b0:	4618      	mov	r0, r3
 80091b2:	3710      	adds	r7, #16
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	20085758 	.word	0x20085758

080091bc <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
	putcurrent();
 80091c4:	f7ff fdf6 	bl	8008db4 <putcurrent>
	return kzmem_alloc(size);
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 fc07 	bl	80099dc <kzmem_alloc>
 80091ce:	4603      	mov	r3, r0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f000 fc37 	bl	8009a54 <kzmem_free>
	putcurrent();
 80091e6:	f7ff fde5 	bl	8008db4 <putcurrent>
	return 0;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3708      	adds	r7, #8
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b086      	sub	sp, #24
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8009202:	2010      	movs	r0, #16
 8009204:	f000 fbea 	bl	80099dc <kzmem_alloc>
 8009208:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d101      	bne.n	8009214 <sendmsg+0x20>
		kz_sysdown();
 8009210:	f000 faa6 	bl	8009760 <kz_sysdown>
	
	mp->next       = NULL;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	2200      	movs	r2, #0
 8009218:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	683a      	ldr	r2, [r7, #0]
 800922a:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d004      	beq.n	800923e <sendmsg+0x4a>
		mboxp->tail->next = mp;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	697a      	ldr	r2, [r7, #20]
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	e002      	b.n	8009244 <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	697a      	ldr	r2, [r7, #20]
 8009242:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	697a      	ldr	r2, [r7, #20]
 8009248:	609a      	str	r2, [r3, #8]
}
 800924a:	bf00      	nop
 800924c:	3718      	adds	r7, #24
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}

08009252 <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 8009252:	b580      	push	{r7, lr}
 8009254:	b084      	sub	sp, #16
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d102      	bne.n	8009276 <recvmsg+0x24>
		mboxp->tail = NULL;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2200      	movs	r2, #0
 800927a:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009282:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	461a      	mov	r2, r3
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d004      	beq.n	80092a0 <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	6892      	ldr	r2, [r2, #8]
 800929e:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d004      	beq.n	80092b2 <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	68d2      	ldr	r2, [r2, #12]
 80092b0:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 80092b8:	68f8      	ldr	r0, [r7, #12]
 80092ba:	f000 fbcb 	bl	8009a54 <kzmem_free>
}
 80092be:	bf00      	nop
 80092c0:	3710      	adds	r7, #16
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
	...

080092c8 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b086      	sub	sp, #24
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	4603      	mov	r3, r0
 80092d0:	60b9      	str	r1, [r7, #8]
 80092d2:	607a      	str	r2, [r7, #4]
 80092d4:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	011b      	lsls	r3, r3, #4
 80092da:	4a0f      	ldr	r2, [pc, #60]	; (8009318 <thread_send+0x50>)
 80092dc:	4413      	add	r3, r2
 80092de:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 80092e0:	f7ff fd68 	bl	8008db4 <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 80092e4:	4b0d      	ldr	r3, [pc, #52]	; (800931c <thread_send+0x54>)
 80092e6:	6819      	ldr	r1, [r3, #0]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	6978      	ldr	r0, [r7, #20]
 80092ee:	f7ff ff81 	bl	80091f4 <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d008      	beq.n	800930c <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a07      	ldr	r2, [pc, #28]	; (800931c <thread_send+0x54>)
 8009300:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 8009302:	6978      	ldr	r0, [r7, #20]
 8009304:	f7ff ffa5 	bl	8009252 <recvmsg>
		putcurrent(); /* M\CubN */
 8009308:	f7ff fd54 	bl	8008db4 <putcurrent>
	}
	
	return size;
 800930c:	68bb      	ldr	r3, [r7, #8]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3718      	adds	r7, #24
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	20085d10 	.word	0x20085d10
 800931c:	20085758 	.word	0x20085758

08009320 <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b086      	sub	sp, #24
 8009324:	af00      	add	r7, sp, #0
 8009326:	4603      	mov	r3, r0
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	607a      	str	r2, [r7, #4]
 800932c:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 800932e:	7bfb      	ldrb	r3, [r7, #15]
 8009330:	011b      	lsls	r3, r3, #4
 8009332:	4a10      	ldr	r2, [pc, #64]	; (8009374 <thread_recv+0x54>)
 8009334:	4413      	add	r3, r2
 8009336:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d001      	beq.n	8009344 <thread_recv+0x24>
		kz_sysdown();
 8009340:	f000 fa0e 	bl	8009760 <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 8009344:	4b0c      	ldr	r3, [pc, #48]	; (8009378 <thread_recv+0x58>)
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d102      	bne.n	800935a <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 8009354:	f04f 33ff 	mov.w	r3, #4294967295
 8009358:	e008      	b.n	800936c <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 800935a:	6978      	ldr	r0, [r7, #20]
 800935c:	f7ff ff79 	bl	8009252 <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8009360:	f7ff fd28 	bl	8008db4 <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8009364:	4b04      	ldr	r3, [pc, #16]	; (8009378 <thread_recv+0x58>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800936a:	68db      	ldr	r3, [r3, #12]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3718      	adds	r7, #24
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}
 8009374:	20085d10 	.word	0x20085d10
 8009378:	20085758 	.word	0x20085758

0800937c <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	4603      	mov	r3, r0
 8009384:	6039      	str	r1, [r7, #0]
 8009386:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8009388:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800938c:	4905      	ldr	r1, [pc, #20]	; (80093a4 <thread_setintr+0x28>)
 800938e:	683a      	ldr	r2, [r7, #0]
 8009390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 8009394:	f7ff fd0e 	bl	8008db4 <putcurrent>
	
	return 0;
 8009398:	2300      	movs	r3, #0
}
 800939a:	4618      	mov	r0, r3
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	20085b58 	.word	0x20085b58

080093a8 <thread_tsleep>:

static int thread_tsleep(int time)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b083      	sub	sp, #12
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 80093b0:	4b0e      	ldr	r3, [pc, #56]	; (80093ec <thread_tsleep+0x44>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 80093b8:	4b0d      	ldr	r3, [pc, #52]	; (80093f0 <thread_tsleep+0x48>)
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d005      	beq.n	80093cc <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 80093c0:	4b0b      	ldr	r3, [pc, #44]	; (80093f0 <thread_tsleep+0x48>)
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	4a09      	ldr	r2, [pc, #36]	; (80093ec <thread_tsleep+0x44>)
 80093c6:	6812      	ldr	r2, [r2, #0]
 80093c8:	605a      	str	r2, [r3, #4]
 80093ca:	e003      	b.n	80093d4 <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 80093cc:	4b07      	ldr	r3, [pc, #28]	; (80093ec <thread_tsleep+0x44>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a07      	ldr	r2, [pc, #28]	; (80093f0 <thread_tsleep+0x48>)
 80093d2:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 80093d4:	4b05      	ldr	r3, [pc, #20]	; (80093ec <thread_tsleep+0x44>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4a05      	ldr	r2, [pc, #20]	; (80093f0 <thread_tsleep+0x48>)
 80093da:	6053      	str	r3, [r2, #4]
	
	return 0;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	370c      	adds	r7, #12
 80093e2:	46bd      	mov	sp, r7
 80093e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e8:	4770      	bx	lr
 80093ea:	bf00      	nop
 80093ec:	20085758 	.word	0x20085758
 80093f0:	20085e88 	.word	0x20085e88

080093f4 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 80093f4:	b5b0      	push	{r4, r5, r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af02      	add	r7, sp, #8
 80093fa:	4603      	mov	r3, r0
 80093fc:	6039      	str	r1, [r7, #0]
 80093fe:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8009400:	79fb      	ldrb	r3, [r7, #7]
 8009402:	2b0c      	cmp	r3, #12
 8009404:	f200 809d 	bhi.w	8009542 <call_functions+0x14e>
 8009408:	a201      	add	r2, pc, #4	; (adr r2, 8009410 <call_functions+0x1c>)
 800940a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940e:	bf00      	nop
 8009410:	08009445 	.word	0x08009445
 8009414:	08009471 	.word	0x08009471
 8009418:	08009477 	.word	0x08009477
 800941c:	08009483 	.word	0x08009483
 8009420:	0800948f 	.word	0x0800948f
 8009424:	080094a1 	.word	0x080094a1
 8009428:	080094ad 	.word	0x080094ad
 800942c:	080094bf 	.word	0x080094bf
 8009430:	080094d1 	.word	0x080094d1
 8009434:	080094e3 	.word	0x080094e3
 8009438:	080094fd 	.word	0x080094fd
 800943c:	08009517 	.word	0x08009517
 8009440:	08009531 	.word	0x08009531
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	6818      	ldr	r0, [r3, #0]
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	6859      	ldr	r1, [r3, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	689c      	ldr	r4, [r3, #8]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	68dd      	ldr	r5, [r3, #12]
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	691b      	ldr	r3, [r3, #16]
 8009458:	683a      	ldr	r2, [r7, #0]
 800945a:	6952      	ldr	r2, [r2, #20]
 800945c:	9201      	str	r2, [sp, #4]
 800945e:	9300      	str	r3, [sp, #0]
 8009460:	462b      	mov	r3, r5
 8009462:	4622      	mov	r2, r4
 8009464:	f7ff fd08 	bl	8008e78 <thread_run>
 8009468:	4602      	mov	r2, r0
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 800946e:	e069      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 8009470:	f7ff fe46 	bl	8009100 <thread_exit>
			break;
 8009474:	e066      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8009476:	f7ff fe5d 	bl	8009134 <thread_wait>
 800947a:	4602      	mov	r2, r0
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	601a      	str	r2, [r3, #0]
			break;
 8009480:	e060      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 8009482:	f7ff fe5e 	bl	8009142 <thread_sleep>
 8009486:	4602      	mov	r2, r0
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	601a      	str	r2, [r3, #0]
			break;
 800948c:	e05a      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4618      	mov	r0, r3
 8009494:	f7ff fe5e 	bl	8009154 <thread_wakeup>
 8009498:	4602      	mov	r2, r0
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	605a      	str	r2, [r3, #4]
			break;
 800949e:	e051      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 80094a0:	f7ff fe6a 	bl	8009178 <thread_getid>
 80094a4:	4602      	mov	r2, r0
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	601a      	str	r2, [r3, #0]
			break;
 80094aa:	e04b      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7ff fe6b 	bl	800918c <thread_chpri>
 80094b6:	4602      	mov	r2, r0
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	605a      	str	r2, [r3, #4]
			break;
 80094bc:	e042      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7ff fe7a 	bl	80091bc <thread_kmalloc>
 80094c8:	4602      	mov	r2, r0
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	605a      	str	r2, [r3, #4]
			break;
 80094ce:	e039      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7ff fe7f 	bl	80091d8 <thread_kmfree>
 80094da:	4602      	mov	r2, r0
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	605a      	str	r2, [r3, #4]
			break;
 80094e0:	e030      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	7818      	ldrb	r0, [r3, #0]
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	6859      	ldr	r1, [r3, #4]
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	461a      	mov	r2, r3
 80094f0:	f7ff feea 	bl	80092c8 <thread_send>
 80094f4:	4602      	mov	r2, r0
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 80094fa:	e023      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	7818      	ldrb	r0, [r3, #0]
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	6859      	ldr	r1, [r3, #4]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	461a      	mov	r2, r3
 800950a:	f7ff ff09 	bl	8009320 <thread_recv>
 800950e:	4602      	mov	r2, r0
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8009514:	e016      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	f9b3 2000 	ldrsh.w	r2, [r3]
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	4619      	mov	r1, r3
 8009522:	4610      	mov	r0, r2
 8009524:	f7ff ff2a 	bl	800937c <thread_setintr>
 8009528:	4602      	mov	r2, r0
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
			break;
 800952e:	e009      	b.n	8009544 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4618      	mov	r0, r3
 8009536:	f7ff ff37 	bl	80093a8 <thread_tsleep>
 800953a:	4602      	mov	r2, r0
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	605a      	str	r2, [r3, #4]
			break;
 8009540:	e000      	b.n	8009544 <call_functions+0x150>
		default:
			break;
 8009542:	bf00      	nop
	}
}
 8009544:	bf00      	nop
 8009546:	3708      	adds	r7, #8
 8009548:	46bd      	mov	sp, r7
 800954a:	bdb0      	pop	{r4, r5, r7, pc}

0800954c <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	4603      	mov	r3, r0
 8009554:	6039      	str	r1, [r7, #0]
 8009556:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8009558:	f7ff fbea 	bl	8008d30 <getcurrent>
	call_functions(type, p);
 800955c:	79fb      	ldrb	r3, [r7, #7]
 800955e:	6839      	ldr	r1, [r7, #0]
 8009560:	4618      	mov	r0, r3
 8009562:	f7ff ff47 	bl	80093f4 <call_functions>
}
 8009566:	bf00      	nop
 8009568:	3708      	adds	r7, #8
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
	...

08009570 <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	4603      	mov	r3, r0
 8009578:	6039      	str	r1, [r7, #0]
 800957a:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 800957c:	4b05      	ldr	r3, [pc, #20]	; (8009594 <srvcall_proc+0x24>)
 800957e:	2200      	movs	r2, #0
 8009580:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 8009582:	79fb      	ldrb	r3, [r7, #7]
 8009584:	6839      	ldr	r1, [r7, #0]
 8009586:	4618      	mov	r0, r3
 8009588:	f7ff ff34 	bl	80093f4 <call_functions>
}
 800958c:	bf00      	nop
 800958e:	3708      	adds	r7, #8
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20085758 	.word	0x20085758

08009598 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 800959e:	2300      	movs	r3, #0
 80095a0:	607b      	str	r3, [r7, #4]
 80095a2:	e008      	b.n	80095b6 <schedule+0x1e>
		if (readyque[i].head) /*  */
 80095a4:	4a0e      	ldr	r2, [pc, #56]	; (80095e0 <schedule+0x48>)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d106      	bne.n	80095be <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	3301      	adds	r3, #1
 80095b4:	607b      	str	r3, [r7, #4]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2b0f      	cmp	r3, #15
 80095ba:	ddf3      	ble.n	80095a4 <schedule+0xc>
 80095bc:	e000      	b.n	80095c0 <schedule+0x28>
			break;
 80095be:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2b10      	cmp	r3, #16
 80095c4:	d101      	bne.n	80095ca <schedule+0x32>
	kz_sysdown();
 80095c6:	f000 f8cb 	bl	8009760 <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 80095ca:	4a05      	ldr	r2, [pc, #20]	; (80095e0 <schedule+0x48>)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80095d2:	4a04      	ldr	r2, [pc, #16]	; (80095e4 <schedule+0x4c>)
 80095d4:	6013      	str	r3, [r2, #0]
}
 80095d6:	bf00      	nop
 80095d8:	3708      	adds	r7, #8
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	20085e08 	.word	0x20085e08
 80095e4:	20085758 	.word	0x20085758

080095e8 <syscall_intr>:

static void syscall_intr(void)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 80095ec:	4b06      	ldr	r3, [pc, #24]	; (8009608 <syscall_intr+0x20>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80095f4:	4b04      	ldr	r3, [pc, #16]	; (8009608 <syscall_intr+0x20>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095fa:	4619      	mov	r1, r3
 80095fc:	4610      	mov	r0, r2
 80095fe:	f7ff ffa5 	bl	800954c <syscall_proc>
}
 8009602:	bf00      	nop
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	20085758 	.word	0x20085758

0800960c <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	4603      	mov	r3, r0
 8009614:	6039      	str	r1, [r7, #0]
 8009616:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8009618:	4b1b      	ldr	r3, [pc, #108]	; (8009688 <thread_intr+0x7c>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	683a      	ldr	r2, [r7, #0]
 800961e:	641a      	str	r2, [r3, #64]	; 0x40
	
	// debug
	dbg_save_int_info(type, current->syscall.type, sp);
 8009620:	4b19      	ldr	r3, [pc, #100]	; (8009688 <thread_intr+0x7c>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009628:	4619      	mov	r1, r3
 800962a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800962e:	683a      	ldr	r2, [r7, #0]
 8009630:	4618      	mov	r0, r3
 8009632:	f7fe fdc1 	bl	80081b8 <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 8009636:	4b14      	ldr	r3, [pc, #80]	; (8009688 <thread_intr+0x7c>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	330c      	adds	r3, #12
 800963c:	4618      	mov	r0, r3
 800963e:	f7fe fe77 	bl	8008330 <dbg_save_tsk_info>
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type]) {
 8009642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009646:	4a11      	ldr	r2, [pc, #68]	; (800968c <thread_intr+0x80>)
 8009648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d005      	beq.n	800965c <thread_intr+0x50>
		handlers[type]();
 8009650:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009654:	4a0d      	ldr	r2, [pc, #52]	; (800968c <thread_intr+0x80>)
 8009656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800965a:	4798      	blx	r3
	}
	
	schedule(); /* XbhXPW[O */
 800965c:	f7ff ff9c 	bl	8009598 <schedule>
	
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8009660:	4b09      	ldr	r3, [pc, #36]	; (8009688 <thread_intr+0x7c>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f103 020c 	add.w	r2, r3, #12
 8009668:	4b07      	ldr	r3, [pc, #28]	; (8009688 <thread_intr+0x7c>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800966e:	4619      	mov	r1, r3
 8009670:	4610      	mov	r0, r2
 8009672:	f7fe fead 	bl	80083d0 <dbg_save_dispatch_tsk_info>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8009676:	4b04      	ldr	r3, [pc, #16]	; (8009688 <thread_intr+0x7c>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800967c:	f7ff faff 	bl	8008c7e <_dispatch_int>
	/*  */
}
 8009680:	bf00      	nop
 8009682:	3708      	adds	r7, #8
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}
 8009688:	20085758 	.word	0x20085758
 800968c:	20085b58 	.word	0x20085b58

08009690 <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af02      	add	r7, sp, #8
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
 800969c:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 800969e:	f000 f97f 	bl	80099a0 <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 80096a2:	4b26      	ldr	r3, [pc, #152]	; (800973c <kz_start+0xac>)
 80096a4:	2200      	movs	r2, #0
 80096a6:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 80096a8:	2280      	movs	r2, #128	; 0x80
 80096aa:	2100      	movs	r1, #0
 80096ac:	4824      	ldr	r0, [pc, #144]	; (8009740 <kz_start+0xb0>)
 80096ae:	f000 fd45 	bl	800a13c <memset>
	memset(threads,  0, sizeof(threads));
 80096b2:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80096b6:	2100      	movs	r1, #0
 80096b8:	4822      	ldr	r0, [pc, #136]	; (8009744 <kz_start+0xb4>)
 80096ba:	f000 fd3f 	bl	800a13c <memset>
	memset(handlers, 0, sizeof(handlers));
 80096be:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80096c2:	2100      	movs	r1, #0
 80096c4:	4820      	ldr	r0, [pc, #128]	; (8009748 <kz_start+0xb8>)
 80096c6:	f000 fd39 	bl	800a13c <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 80096ca:	22f0      	movs	r2, #240	; 0xf0
 80096cc:	2100      	movs	r1, #0
 80096ce:	481f      	ldr	r0, [pc, #124]	; (800974c <kz_start+0xbc>)
 80096d0:	f000 fd34 	bl	800a13c <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 80096d4:	2208      	movs	r2, #8
 80096d6:	2100      	movs	r1, #0
 80096d8:	481d      	ldr	r0, [pc, #116]	; (8009750 <kz_start+0xc0>)
 80096da:	f000 fd2f 	bl	800a13c <memset>
	memset(timque, 0, sizeof(timque));
 80096de:	2208      	movs	r2, #8
 80096e0:	2100      	movs	r1, #0
 80096e2:	481c      	ldr	r0, [pc, #112]	; (8009754 <kz_start+0xc4>)
 80096e4:	f000 fd2a 	bl	800a13c <memset>
	
	// debug
	dbg_init();
 80096e8:	f7fe fd4a 	bl	8008180 <dbg_init>
	
	/* nho^ */
#ifdef SVC_USED
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 80096ec:	491a      	ldr	r1, [pc, #104]	; (8009758 <kz_start+0xc8>)
 80096ee:	200b      	movs	r0, #11
 80096f0:	f7ff fe44 	bl	800937c <thread_setintr>
#else
	thread_setintr(PENDSV_INTERRUPT_NO, syscall_intr); /* VXeER[ */
#endif
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 80096f4:	4919      	ldr	r1, [pc, #100]	; (800975c <kz_start+0xcc>)
 80096f6:	200f      	movs	r0, #15
 80096f8:	f7ff fe40 	bl	800937c <thread_setintr>
	
	// Dx
#ifdef SVC_USED
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 80096fc:	2200      	movs	r2, #0
 80096fe:	2104      	movs	r1, #4
 8009700:	f06f 0004 	mvn.w	r0, #4
 8009704:	f7f6 fe2b 	bl	800035e <HAL_NVIC_SetPriority>
#else
	HAL_NVIC_SetPriority(PendSV_IRQn, INTERRPUT_PRIORITY_5, 0);
#endif
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	9301      	str	r3, [sp, #4]
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	68b9      	ldr	r1, [r7, #8]
 8009716:	68f8      	ldr	r0, [r7, #12]
 8009718:	f7ff fbae 	bl	8008e78 <thread_run>
 800971c:	4603      	mov	r3, r0
 800971e:	461a      	mov	r2, r3
 8009720:	4b06      	ldr	r3, [pc, #24]	; (800973c <kz_start+0xac>)
 8009722:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8009724:	f000 f866 	bl	80097f4 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8009728:	4b04      	ldr	r3, [pc, #16]	; (800973c <kz_start+0xac>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800972e:	f7ff fa91 	bl	8008c54 <_dispatch>
	
	/*  */
}
 8009732:	bf00      	nop
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop
 800973c:	20085758 	.word	0x20085758
 8009740:	20085e08 	.word	0x20085e08
 8009744:	2008575c 	.word	0x2008575c
 8009748:	20085b58 	.word	0x20085b58
 800974c:	20085d10 	.word	0x20085d10
 8009750:	20085e00 	.word	0x20085e00
 8009754:	20085e88 	.word	0x20085e88
 8009758:	080095e9 	.word	0x080095e9
 800975c:	08009819 	.word	0x08009819

08009760 <kz_sysdown>:

void kz_sysdown(void)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	af00      	add	r7, sp, #0
	puts("system error!\n");
 8009764:	4801      	ldr	r0, [pc, #4]	; (800976c <kz_sysdown+0xc>)
 8009766:	f000 fc7b 	bl	800a060 <puts>
	while (1)
 800976a:	e7fe      	b.n	800976a <kz_sysdown+0xa>
 800976c:	0800aea4 	.word	0x0800aea4

08009770 <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 8009770:	b480      	push	{r7}
 8009772:	b083      	sub	sp, #12
 8009774:	af00      	add	r7, sp, #0
 8009776:	4603      	mov	r3, r0
 8009778:	6039      	str	r1, [r7, #0]
 800977a:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 800977c:	4b08      	ldr	r3, [pc, #32]	; (80097a0 <kz_syscall+0x30>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	79fa      	ldrb	r2, [r7, #7]
 8009782:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	current->syscall.param = param;
 8009786:	4b06      	ldr	r3, [pc, #24]	; (80097a0 <kz_syscall+0x30>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	683a      	ldr	r2, [r7, #0]
 800978c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef SVC_USED
	__asm volatile("    SVC %0 \n" : : "I" (0));
 800978e:	df00      	svc	0
	__asm volatile("    NOP \n");
 8009790:	bf00      	nop
#else
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
#endif
}
 8009792:	bf00      	nop
 8009794:	370c      	adds	r7, #12
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop
 80097a0:	20085758 	.word	0x20085758

080097a4 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	4603      	mov	r3, r0
 80097ac:	6039      	str	r1, [r7, #0]
 80097ae:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 80097b0:	79fb      	ldrb	r3, [r7, #7]
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7ff fedb 	bl	8009570 <srvcall_proc>
}
 80097ba:	bf00      	nop
 80097bc:	3708      	adds	r7, #8
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <kz_get_time_ms>:

uint32 kz_get_time_ms(void)
{
 80097c4:	b480      	push	{r7}
 80097c6:	af00      	add	r7, sp, #0
	return mng_time.time_ms;
 80097c8:	4b03      	ldr	r3, [pc, #12]	; (80097d8 <kz_get_time_ms+0x14>)
 80097ca:	681b      	ldr	r3, [r3, #0]
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
 80097d6:	bf00      	nop
 80097d8:	20085e00 	.word	0x20085e00

080097dc <kz_get_time_s>:

uint32 kz_get_time_s(void)
{
 80097dc:	b480      	push	{r7}
 80097de:	af00      	add	r7, sp, #0
	return mng_time.time_s;
 80097e0:	4b03      	ldr	r3, [pc, #12]	; (80097f0 <kz_get_time_s+0x14>)
 80097e2:	685b      	ldr	r3, [r3, #4]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	20085e00 	.word	0x20085e00

080097f4 <SysTick_init>:

/* Systick */
void static SysTick_init(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 80097f8:	4b05      	ldr	r3, [pc, #20]	; (8009810 <SysTick_init+0x1c>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a05      	ldr	r2, [pc, #20]	; (8009814 <SysTick_init+0x20>)
 80097fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009802:	099b      	lsrs	r3, r3, #6
 8009804:	4618      	mov	r0, r3
 8009806:	f7ff fa71 	bl	8008cec <SysTick_Config>
}
 800980a:	bf00      	nop
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop
 8009810:	20040064 	.word	0x20040064
 8009814:	10624dd3 	.word	0x10624dd3

08009818 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 800981c:	4b0a      	ldr	r3, [pc, #40]	; (8009848 <SysTick_Handler+0x30>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	3301      	adds	r3, #1
 8009822:	4a09      	ldr	r2, [pc, #36]	; (8009848 <SysTick_Handler+0x30>)
 8009824:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8009826:	4b08      	ldr	r3, [pc, #32]	; (8009848 <SysTick_Handler+0x30>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800982e:	d107      	bne.n	8009840 <SysTick_Handler+0x28>
		mng_time.time_s++;
 8009830:	4b05      	ldr	r3, [pc, #20]	; (8009848 <SysTick_Handler+0x30>)
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	3301      	adds	r3, #1
 8009836:	4a04      	ldr	r2, [pc, #16]	; (8009848 <SysTick_Handler+0x30>)
 8009838:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 800983a:	4b03      	ldr	r3, [pc, #12]	; (8009848 <SysTick_Handler+0x30>)
 800983c:	2200      	movs	r2, #0
 800983e:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 8009840:	f000 f804 	bl	800984c <mng_tsleep>
}
 8009844:	bf00      	nop
 8009846:	bd80      	pop	{r7, pc}
 8009848:	20085e00 	.word	0x20085e00

0800984c <mng_tsleep>:

static void mng_tsleep(void)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 8009852:	4b35      	ldr	r3, [pc, #212]	; (8009928 <mng_tsleep+0xdc>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	607b      	str	r3, [r7, #4]
	prev_task = timque[0].head;
 8009858:	4b33      	ldr	r3, [pc, #204]	; (8009928 <mng_tsleep+0xdc>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	603b      	str	r3, [r7, #0]
	
	while(NULL != current_task) {
 800985e:	e059      	b.n	8009914 <mng_tsleep+0xc8>
		if(0 == current_task->time){
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d14b      	bne.n	8009900 <mng_tsleep+0xb4>
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	4a2f      	ldr	r2, [pc, #188]	; (800992c <mng_tsleep+0xe0>)
 800986e:	00db      	lsls	r3, r3, #3
 8009870:	4413      	add	r3, r2
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d008      	beq.n	800988a <mng_tsleep+0x3e>
				readyque[current_task->priority].tail->next = current_task;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	4a2b      	ldr	r2, [pc, #172]	; (800992c <mng_tsleep+0xe0>)
 800987e:	00db      	lsls	r3, r3, #3
 8009880:	4413      	add	r3, r2
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	601a      	str	r2, [r3, #0]
 8009888:	e005      	b.n	8009896 <mng_tsleep+0x4a>
			} else {
				readyque[current_task->priority].head = current_task;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	69db      	ldr	r3, [r3, #28]
 800988e:	4927      	ldr	r1, [pc, #156]	; (800992c <mng_tsleep+0xe0>)
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			}
			readyque[current_task->priority].tail = current_task;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	69db      	ldr	r3, [r3, #28]
 800989a:	4a24      	ldr	r2, [pc, #144]	; (800992c <mng_tsleep+0xe0>)
 800989c:	00db      	lsls	r3, r3, #3
 800989e:	4413      	add	r3, r2
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	605a      	str	r2, [r3, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098a8:	f043 0201 	orr.w	r2, r3, #1
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	629a      	str	r2, [r3, #40]	; 0x28
			/* timqueO */
			/*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
			prev_task->t_next = current_task->t_next;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	685a      	ldr	r2, [r3, #4]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	605a      	str	r2, [r3, #4]
			/*   timqueO^XNtimque */
			if(current_task == timque[0].head) {
 80098b8:	4b1b      	ldr	r3, [pc, #108]	; (8009928 <mng_tsleep+0xdc>)
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d10f      	bne.n	80098e2 <mng_tsleep+0x96>
				/*   O^XNtimque */
				if(NULL == current_task->t_next) {
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d106      	bne.n	80098d8 <mng_tsleep+0x8c>
					/*    timqueNULL */
					timque[0].head = NULL;
 80098ca:	4b17      	ldr	r3, [pc, #92]	; (8009928 <mng_tsleep+0xdc>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	601a      	str	r2, [r3, #0]
					timque[0].tail = NULL;
 80098d0:	4b15      	ldr	r3, [pc, #84]	; (8009928 <mng_tsleep+0xdc>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	605a      	str	r2, [r3, #4]
 80098d6:	e00c      	b.n	80098f2 <mng_tsleep+0xa6>
					/*   O^XNO^XN */
				} else {
					/*   timque^XNt_next */
					timque[0].head = current_task->t_next;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	4a12      	ldr	r2, [pc, #72]	; (8009928 <mng_tsleep+0xdc>)
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	e007      	b.n	80098f2 <mng_tsleep+0xa6>
				}
				/*   O^XNtimque */
			} else if (current_task == timque[0].tail) {
 80098e2:	4b11      	ldr	r3, [pc, #68]	; (8009928 <mng_tsleep+0xdc>)
 80098e4:	685a      	ldr	r2, [r3, #4]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d102      	bne.n	80098f2 <mng_tsleep+0xa6>
				/*   timqueO^XN */
				timque[0].tail = prev_task;
 80098ec:	4a0e      	ldr	r2, [pc, #56]	; (8009928 <mng_tsleep+0xdc>)
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	6053      	str	r3, [r2, #4]
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	605a      	str	r2, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	607b      	str	r3, [r7, #4]
 80098fe:	e009      	b.n	8009914 <mng_tsleep+0xc8>
		} else {
			/* 1 */
			current_task->time--;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	1e5a      	subs	r2, r3, #1
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	603b      	str	r3, [r7, #0]
			/* ^XNXV */
			current_task = current_task->t_next;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	607b      	str	r3, [r7, #4]
	while(NULL != current_task) {
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1a2      	bne.n	8009860 <mng_tsleep+0x14>
		}
	}
}
 800991a:	bf00      	nop
 800991c:	370c      	adds	r7, #12
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	20085e88 	.word	0x20085e88
 800992c:	20085e08 	.word	0x20085e08

08009930 <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8009938:	4b18      	ldr	r3, [pc, #96]	; (800999c <kzmem_init_pool+0x6c>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	3308      	adds	r3, #8
 8009942:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8009944:	2300      	movs	r3, #0
 8009946:	617b      	str	r3, [r7, #20]
 8009948:	e01d      	b.n	8009986 <kzmem_init_pool+0x56>
    *mpp = mp;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	693a      	ldr	r2, [r7, #16]
 800994e:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 8009950:	2208      	movs	r2, #8
 8009952:	2100      	movs	r1, #0
 8009954:	6938      	ldr	r0, [r7, #16]
 8009956:	f000 fbf1 	bl	800a13c <memset>
    mp->size = p->size;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	4413      	add	r3, r2
 8009970:	613b      	str	r3, [r7, #16]
    area += p->size;
 8009972:	4b0a      	ldr	r3, [pc, #40]	; (800999c <kzmem_init_pool+0x6c>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	6812      	ldr	r2, [r2, #0]
 800997a:	4413      	add	r3, r2
 800997c:	4a07      	ldr	r2, [pc, #28]	; (800999c <kzmem_init_pool+0x6c>)
 800997e:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	3301      	adds	r3, #1
 8009984:	617b      	str	r3, [r7, #20]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	429a      	cmp	r2, r3
 800998e:	dcdc      	bgt.n	800994a <kzmem_init_pool+0x1a>
  }

  return 0;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3718      	adds	r7, #24
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	20040060 	.word	0x20040060

080099a0 <kzmem_init>:

/* I */
int kzmem_init(void)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80099a6:	2300      	movs	r3, #0
 80099a8:	607b      	str	r3, [r7, #4]
 80099aa:	e00c      	b.n	80099c6 <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	4613      	mov	r3, r2
 80099b0:	005b      	lsls	r3, r3, #1
 80099b2:	4413      	add	r3, r2
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	4a08      	ldr	r2, [pc, #32]	; (80099d8 <kzmem_init+0x38>)
 80099b8:	4413      	add	r3, r2
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7ff ffb8 	bl	8009930 <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	3301      	adds	r3, #1
 80099c4:	607b      	str	r3, [r7, #4]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2b04      	cmp	r3, #4
 80099ca:	d9ef      	bls.n	80099ac <kzmem_init+0xc>
  }
  return 0;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3708      	adds	r7, #8
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	20040024 	.word	0x20040024

080099dc <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80099e4:	2300      	movs	r3, #0
 80099e6:	617b      	str	r3, [r7, #20]
 80099e8:	e027      	b.n	8009a3a <kzmem_alloc+0x5e>
		p = &pool[i];
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	4613      	mov	r3, r2
 80099ee:	005b      	lsls	r3, r3, #1
 80099f0:	4413      	add	r3, r2
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4a16      	ldr	r2, [pc, #88]	; (8009a50 <kzmem_alloc+0x74>)
 80099f6:	4413      	add	r3, r2
 80099f8:	613b      	str	r3, [r7, #16]
		if (size <= p->size - sizeof(kzmem_block)) {
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f1a3 0208 	sub.w	r2, r3, #8
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d315      	bcc.n	8009a34 <kzmem_alloc+0x58>
			if (p->free == NULL) { /* (EubNs) */
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d103      	bne.n	8009a18 <kzmem_alloc+0x3c>
				kz_sysdown();
 8009a10:	f7ff fea6 	bl	8009760 <kz_sysdown>
				return NULL;
 8009a14:	2300      	movs	r3, #0
 8009a16:	e016      	b.n	8009a46 <kzmem_alloc+0x6a>
			}
			/* NXg */
			mp = p->free;
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	60fb      	str	r3, [r7, #12]
			p->free = p->free->next;
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	689b      	ldr	r3, [r3, #8]
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	609a      	str	r2, [r3, #8]
			mp->next = NULL;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	601a      	str	r2, [r3, #0]
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	3308      	adds	r3, #8
 8009a32:	e008      	b.n	8009a46 <kzmem_alloc+0x6a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	3301      	adds	r3, #1
 8009a38:	617b      	str	r3, [r7, #20]
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	2b04      	cmp	r3, #4
 8009a3e:	d9d4      	bls.n	80099ea <kzmem_alloc+0xe>
		}
	}
	
	/* wTCYi[Ev[ */
	kz_sysdown();
 8009a40:	f7ff fe8e 	bl	8009760 <kz_sysdown>
	return NULL;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3718      	adds	r7, #24
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	20040024 	.word	0x20040024

08009a54 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b086      	sub	sp, #24
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;

	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	3b08      	subs	r3, #8
 8009a60:	613b      	str	r3, [r7, #16]

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009a62:	2300      	movs	r3, #0
 8009a64:	617b      	str	r3, [r7, #20]
 8009a66:	e018      	b.n	8009a9a <kzmem_free+0x46>
		p = &pool[i];
 8009a68:	697a      	ldr	r2, [r7, #20]
 8009a6a:	4613      	mov	r3, r2
 8009a6c:	005b      	lsls	r3, r3, #1
 8009a6e:	4413      	add	r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4a0e      	ldr	r2, [pc, #56]	; (8009aac <kzmem_free+0x58>)
 8009a74:	4413      	add	r3, r2
 8009a76:	60fb      	str	r3, [r7, #12]
		if (mp->size == p->size) {
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d107      	bne.n	8009a94 <kzmem_free+0x40>
			/* NXg */
			mp->next = p->free;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	689a      	ldr	r2, [r3, #8]
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	601a      	str	r2, [r3, #0]
			p->free = mp;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	609a      	str	r2, [r3, #8]
			
			return;
 8009a92:	e007      	b.n	8009aa4 <kzmem_free+0x50>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	3301      	adds	r3, #1
 8009a98:	617b      	str	r3, [r7, #20]
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	2b04      	cmp	r3, #4
 8009a9e:	d9e3      	bls.n	8009a68 <kzmem_free+0x14>
		}
	}

  kz_sysdown();
 8009aa0:	f7ff fe5e 	bl	8009760 <kz_sysdown>
}
 8009aa4:	3718      	adds	r7, #24
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
 8009aaa:	bf00      	nop
 8009aac:	20040024 	.word	0x20040024

08009ab0 <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b08c      	sub	sp, #48	; 0x30
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
 8009abc:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 8009ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad0:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 8009ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8009ad6:	f107 0314 	add.w	r3, r7, #20
 8009ada:	4619      	mov	r1, r3
 8009adc:	2000      	movs	r0, #0
 8009ade:	f7ff fe47 	bl	8009770 <kz_syscall>
  return param.un.run.ret;
 8009ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3730      	adds	r7, #48	; 0x30
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <kz_exit>:

void kz_exit(void)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8009af0:	2100      	movs	r1, #0
 8009af2:	2001      	movs	r0, #1
 8009af4:	f7ff fe3c 	bl	8009770 <kz_syscall>
}
 8009af8:	bf00      	nop
 8009afa:	bd80      	pop	{r7, pc}

08009afc <kz_chpri>:
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
  return param.un.getid.ret;
}

int kz_chpri(int priority)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b08a      	sub	sp, #40	; 0x28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8009b08:	f107 030c 	add.w	r3, r7, #12
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	2006      	movs	r0, #6
 8009b10:	f7ff fe2e 	bl	8009770 <kz_syscall>
  return param.un.chpri.ret;
 8009b14:	693b      	ldr	r3, [r7, #16]
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3728      	adds	r7, #40	; 0x28
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b08a      	sub	sp, #40	; 0x28
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8009b26:	f3ef 8311 	mrs	r3, BASEPRI
 8009b2a:	627b      	str	r3, [r7, #36]	; 0x24
	param.un.kmalloc.size = size;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	60bb      	str	r3, [r7, #8]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 8009b30:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 8009b34:	60fb      	str	r3, [r7, #12]
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8009b36:	f107 0308 	add.w	r3, r7, #8
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	2007      	movs	r0, #7
 8009b3e:	f7ff fe17 	bl	8009770 <kz_syscall>
	return param.un.kmalloc.ret;
 8009b42:	68fb      	ldr	r3, [r7, #12]
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3728      	adds	r7, #40	; 0x28
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <kz_kmfree>:

int kz_kmfree(void *p)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b08a      	sub	sp, #40	; 0x28
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 8009b58:	f107 030c 	add.w	r3, r7, #12
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	2008      	movs	r0, #8
 8009b60:	f7ff fe06 	bl	8009770 <kz_syscall>
  return param.un.kmfree.ret;
 8009b64:	693b      	ldr	r3, [r7, #16]
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3728      	adds	r7, #40	; 0x28
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}

08009b6e <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 8009b6e:	b580      	push	{r7, lr}
 8009b70:	b08c      	sub	sp, #48	; 0x30
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	4603      	mov	r3, r0
 8009b76:	60b9      	str	r1, [r7, #8]
 8009b78:	607a      	str	r2, [r7, #4]
 8009b7a:	73fb      	strb	r3, [r7, #15]
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 8009b7c:	7bfb      	ldrb	r3, [r7, #15]
 8009b7e:	753b      	strb	r3, [r7, #20]
	param.un.send.size = size;
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	61bb      	str	r3, [r7, #24]
	param.un.send.p = p;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	61fb      	str	r3, [r7, #28]
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 8009b88:	f107 0314 	add.w	r3, r7, #20
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	2009      	movs	r0, #9
 8009b90:	f7ff fdee 	bl	8009770 <kz_syscall>
	return param.un.send.ret;
 8009b94:	6a3b      	ldr	r3, [r7, #32]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3730      	adds	r7, #48	; 0x30
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b08c      	sub	sp, #48	; 0x30
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	60b9      	str	r1, [r7, #8]
 8009ba8:	607a      	str	r2, [r7, #4]
 8009baa:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 8009bac:	7bfb      	ldrb	r3, [r7, #15]
 8009bae:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8009bb8:	f107 0314 	add.w	r3, r7, #20
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	200a      	movs	r0, #10
 8009bc0:	f7ff fdd6 	bl	8009770 <kz_syscall>
  return param.un.recv.ret;
 8009bc4:	6a3b      	ldr	r3, [r7, #32]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3730      	adds	r7, #48	; 0x30
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b08a      	sub	sp, #40	; 0x28
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	6039      	str	r1, [r7, #0]
 8009bd8:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 8009bda:	88fb      	ldrh	r3, [r7, #6]
 8009bdc:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 8009be2:	f107 030c 	add.w	r3, r7, #12
 8009be6:	4619      	mov	r1, r3
 8009be8:	200b      	movs	r0, #11
 8009bea:	f7ff fdc1 	bl	8009770 <kz_syscall>
  return param.un.setintr.ret;
 8009bee:	697b      	ldr	r3, [r7, #20]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3728      	adds	r7, #40	; 0x28
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <kz_tsleep>:

int kz_tsleep(int time)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b08a      	sub	sp, #40	; 0x28
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8009c04:	f107 030c 	add.w	r3, r7, #12
 8009c08:	4619      	mov	r1, r3
 8009c0a:	200c      	movs	r0, #12
 8009c0c:	f7ff fdb0 	bl	8009770 <kz_syscall>
  return param.un.tsleep.ret;
 8009c10:	693b      	ldr	r3, [r7, #16]
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3728      	adds	r7, #40	; 0x28
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <kx_kmalloc>:
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

void *kx_kmalloc(int size)
{
 8009c1a:	b580      	push	{r7, lr}
 8009c1c:	b08a      	sub	sp, #40	; 0x28
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmalloc.size = size;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8009c26:	f107 030c 	add.w	r3, r7, #12
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	2007      	movs	r0, #7
 8009c2e:	f7ff fdb9 	bl	80097a4 <kz_srvcall>
  return param.un.kmalloc.ret;
 8009c32:	693b      	ldr	r3, [r7, #16]
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	3728      	adds	r7, #40	; 0x28
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <kx_send>:
  kz_srvcall(KZ_SYSCALL_TYPE_KMFREE, &param);
  return param.un.kmfree.ret;
}

int kx_send(kz_msgbox_id_t id, int size, char *p)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b08c      	sub	sp, #48	; 0x30
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	4603      	mov	r3, r0
 8009c44:	60b9      	str	r1, [r7, #8]
 8009c46:	607a      	str	r2, [r7, #4]
 8009c48:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.send.id = id;
 8009c4a:	7bfb      	ldrb	r3, [r7, #15]
 8009c4c:	753b      	strb	r3, [r7, #20]
  param.un.send.size = size;
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	61bb      	str	r3, [r7, #24]
  param.un.send.p = p;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	61fb      	str	r3, [r7, #28]
  kz_srvcall(KZ_SYSCALL_TYPE_SEND, &param);
 8009c56:	f107 0314 	add.w	r3, r7, #20
 8009c5a:	4619      	mov	r1, r3
 8009c5c:	2009      	movs	r0, #9
 8009c5e:	f7ff fda1 	bl	80097a4 <kz_srvcall>
  return param.un.send.ret;
 8009c62:	6a3b      	ldr	r3, [r7, #32]
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3730      	adds	r7, #48	; 0x30
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8009c6c:	b590      	push	{r4, r7, lr}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 8009c72:	2331      	movs	r3, #49	; 0x31
 8009c74:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 8009c76:	2300      	movs	r3, #0
 8009c78:	607b      	str	r3, [r7, #4]
 8009c7a:	e03e      	b.n	8009cfa <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 8009c7c:	4923      	ldr	r1, [pc, #140]	; (8009d0c <pin_function_init+0xa0>)
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	4613      	mov	r3, r2
 8009c82:	00db      	lsls	r3, r3, #3
 8009c84:	1a9b      	subs	r3, r3, r2
 8009c86:	009b      	lsls	r3, r3, #2
 8009c88:	440b      	add	r3, r1
 8009c8a:	3318      	adds	r3, #24
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d01d      	beq.n	8009cce <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 8009c92:	491e      	ldr	r1, [pc, #120]	; (8009d0c <pin_function_init+0xa0>)
 8009c94:	687a      	ldr	r2, [r7, #4]
 8009c96:	4613      	mov	r3, r2
 8009c98:	00db      	lsls	r3, r3, #3
 8009c9a:	1a9b      	subs	r3, r3, r2
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	440b      	add	r3, r1
 8009ca0:	6818      	ldr	r0, [r3, #0]
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	00db      	lsls	r3, r3, #3
 8009ca8:	1a9b      	subs	r3, r3, r2
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	4a17      	ldr	r2, [pc, #92]	; (8009d0c <pin_function_init+0xa0>)
 8009cae:	4413      	add	r3, r2
 8009cb0:	3304      	adds	r3, #4
 8009cb2:	b29c      	uxth	r4, r3
 8009cb4:	4915      	ldr	r1, [pc, #84]	; (8009d0c <pin_function_init+0xa0>)
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	4613      	mov	r3, r2
 8009cba:	00db      	lsls	r3, r3, #3
 8009cbc:	1a9b      	subs	r3, r3, r2
 8009cbe:	009b      	lsls	r3, r3, #2
 8009cc0:	440b      	add	r3, r1
 8009cc2:	3318      	adds	r3, #24
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	4621      	mov	r1, r4
 8009cca:	f7f6 fd97 	bl	80007fc <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8009cce:	490f      	ldr	r1, [pc, #60]	; (8009d0c <pin_function_init+0xa0>)
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	00db      	lsls	r3, r3, #3
 8009cd6:	1a9b      	subs	r3, r3, r2
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	440b      	add	r3, r1
 8009cdc:	6818      	ldr	r0, [r3, #0]
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	4613      	mov	r3, r2
 8009ce2:	00db      	lsls	r3, r3, #3
 8009ce4:	1a9b      	subs	r3, r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4a08      	ldr	r2, [pc, #32]	; (8009d0c <pin_function_init+0xa0>)
 8009cea:	4413      	add	r3, r2
 8009cec:	3304      	adds	r3, #4
 8009cee:	4619      	mov	r1, r3
 8009cf0:	f7f6 fbda 	bl	80004a8 <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	607b      	str	r3, [r7, #4]
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	429a      	cmp	r2, r3
 8009d00:	d3bc      	bcc.n	8009c7c <pin_function_init+0x10>
	}
 8009d02:	bf00      	nop
 8009d04:	370c      	adds	r7, #12
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd90      	pop	{r4, r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	0800b4f4 	.word	0x0800b4f4

08009d10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009d48 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009d14:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8009d16:	e003      	b.n	8009d20 <LoopCopyDataInit>

08009d18 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8009d18:	4b0c      	ldr	r3, [pc, #48]	; (8009d4c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8009d1a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8009d1c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8009d1e:	3104      	adds	r1, #4

08009d20 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009d20:	480b      	ldr	r0, [pc, #44]	; (8009d50 <LoopForever+0xa>)
	ldr	r3, =_edata
 8009d22:	4b0c      	ldr	r3, [pc, #48]	; (8009d54 <LoopForever+0xe>)
	adds	r2, r0, r1
 8009d24:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8009d26:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8009d28:	d3f6      	bcc.n	8009d18 <CopyDataInit>
	ldr	r2, =_sbss
 8009d2a:	4a0b      	ldr	r2, [pc, #44]	; (8009d58 <LoopForever+0x12>)
	b	LoopFillZerobss
 8009d2c:	e002      	b.n	8009d34 <LoopFillZerobss>

08009d2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8009d2e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009d30:	f842 3b04 	str.w	r3, [r2], #4

08009d34 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009d34:	4b09      	ldr	r3, [pc, #36]	; (8009d5c <LoopForever+0x16>)
	cmp	r2, r3
 8009d36:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009d38:	d3f9      	bcc.n	8009d2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8009d3a:	f000 f813 	bl	8009d64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009d3e:	f000 f9bf 	bl	800a0c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009d42:	f7fe fa03 	bl	800814c <main>

08009d46 <LoopForever>:

LoopForever:
    b LoopForever
 8009d46:	e7fe      	b.n	8009d46 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009d48:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8009d4c:	0800bbac 	.word	0x0800bbac
	ldr	r0, =_sdata
 8009d50:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8009d54:	20040238 	.word	0x20040238
	ldr	r2, =_sbss
 8009d58:	20040238 	.word	0x20040238
	ldr	r3, = _ebss
 8009d5c:	20085e9c 	.word	0x20085e9c

08009d60 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009d60:	e7fe      	b.n	8009d60 <ADC1_IRQHandler>
	...

08009d64 <SystemInit>:
  * @param	None
  * @retval None
  */

void SystemInit(void)
{
 8009d64:	b480      	push	{r7}
 8009d66:	af00      	add	r7, sp, #0
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009d68:	4a17      	ldr	r2, [pc, #92]	; (8009dc8 <SystemInit+0x64>)
 8009d6a:	4b17      	ldr	r3, [pc, #92]	; (8009dc8 <SystemInit+0x64>)
 8009d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009d74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 8009d78:	4a14      	ldr	r2, [pc, #80]	; (8009dcc <SystemInit+0x68>)
 8009d7a:	4b14      	ldr	r3, [pc, #80]	; (8009dcc <SystemInit+0x68>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f043 0301 	orr.w	r3, r3, #1
 8009d82:	6013      	str	r3, [r2, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 8009d84:	4b11      	ldr	r3, [pc, #68]	; (8009dcc <SystemInit+0x68>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	609a      	str	r2, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 8009d8a:	4a10      	ldr	r2, [pc, #64]	; (8009dcc <SystemInit+0x68>)
 8009d8c:	4b0f      	ldr	r3, [pc, #60]	; (8009dcc <SystemInit+0x68>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8009d94:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8009d98:	6013      	str	r3, [r2, #0]
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 8009d9a:	4b0c      	ldr	r3, [pc, #48]	; (8009dcc <SystemInit+0x68>)
 8009d9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009da0:	60da      	str	r2, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8009da2:	4a0a      	ldr	r2, [pc, #40]	; (8009dcc <SystemInit+0x68>)
 8009da4:	4b09      	ldr	r3, [pc, #36]	; (8009dcc <SystemInit+0x68>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009dac:	6013      	str	r3, [r2, #0]
	/* Disable all interrupts */
	RCC->CIER = 0x00000000U;
 8009dae:	4b07      	ldr	r3, [pc, #28]	; (8009dcc <SystemInit+0x68>)
 8009db0:	2200      	movs	r2, #0
 8009db2:	619a      	str	r2, [r3, #24]
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009db4:	4b04      	ldr	r3, [pc, #16]	; (8009dc8 <SystemInit+0x64>)
 8009db6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009dba:	609a      	str	r2, [r3, #8]
#endif
}
 8009dbc:	bf00      	nop
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc4:	4770      	bx	lr
 8009dc6:	bf00      	nop
 8009dc8:	e000ed00 	.word	0xe000ed00
 8009dcc:	40021000 	.word	0x40021000

08009dd0 <is_ram_addr>:
	SystemCoreClock >>= tmp;
}

// RAM
uint8_t is_ram_addr(uint32_t addr) 
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b083      	sub	sp, #12
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
	if ((RAM1_START <= addr) && (addr < RAM3_END)) {
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009dde:	d305      	bcc.n	8009dec <is_ram_addr+0x1c>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a06      	ldr	r2, [pc, #24]	; (8009dfc <is_ram_addr+0x2c>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d801      	bhi.n	8009dec <is_ram_addr+0x1c>
		return TRUE;
 8009de8:	2301      	movs	r3, #1
 8009dea:	e000      	b.n	8009dee <is_ram_addr+0x1e>
	}
	return FALSE;
 8009dec:	2300      	movs	r3, #0
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	370c      	adds	r7, #12
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop
 8009dfc:	2009ffff 	.word	0x2009ffff

08009e00 <is_peri_addr>:

// RAM
uint8_t is_peri_addr(uint32_t addr) 
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e0e:	d303      	bcc.n	8009e18 <is_peri_addr+0x18>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	4a12      	ldr	r2, [pc, #72]	; (8009e5c <is_peri_addr+0x5c>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d917      	bls.n	8009e48 <is_peri_addr+0x48>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	4a11      	ldr	r2, [pc, #68]	; (8009e60 <is_peri_addr+0x60>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d903      	bls.n	8009e28 <is_peri_addr+0x28>
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	4a10      	ldr	r2, [pc, #64]	; (8009e64 <is_peri_addr+0x64>)
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d90f      	bls.n	8009e48 <is_peri_addr+0x48>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	4a0f      	ldr	r2, [pc, #60]	; (8009e68 <is_peri_addr+0x68>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d903      	bls.n	8009e38 <is_peri_addr+0x38>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	4a0e      	ldr	r2, [pc, #56]	; (8009e6c <is_peri_addr+0x6c>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d907      	bls.n	8009e48 <is_peri_addr+0x48>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8009e3e:	d305      	bcc.n	8009e4c <is_peri_addr+0x4c>
		((PERFERAL_AHB2_START <= addr) && (addr < PERFERAL_AHB2_END))) {
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	4a0b      	ldr	r2, [pc, #44]	; (8009e70 <is_peri_addr+0x70>)
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d801      	bhi.n	8009e4c <is_peri_addr+0x4c>
		return TRUE;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e000      	b.n	8009e4e <is_peri_addr+0x4e>
	}
	return FALSE;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	370c      	adds	r7, #12
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr
 8009e5a:	bf00      	nop
 8009e5c:	400097ff 	.word	0x400097ff
 8009e60:	4000ffff 	.word	0x4000ffff
 8009e64:	400163ff 	.word	0x400163ff
 8009e68:	4001ffff 	.word	0x4001ffff
 8009e6c:	400243ff 	.word	0x400243ff
 8009e70:	50060bff 	.word	0x50060bff

08009e74 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b087      	sub	sp, #28
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	60f8      	str	r0, [r7, #12]
 8009e7c:	60b9      	str	r1, [r7, #8]
 8009e7e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8009e80:	2301      	movs	r3, #1
 8009e82:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8009e84:	e004      	b.n	8009e90 <ts_itoa+0x1c>
		div *= base;
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	fb02 f303 	mul.w	r3, r2, r3
 8009e8e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	68ba      	ldr	r2, [r7, #8]
 8009e94:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	429a      	cmp	r2, r3
 8009e9c:	d2f3      	bcs.n	8009e86 <ts_itoa+0x12>

	while (div != 0)
 8009e9e:	e029      	b.n	8009ef4 <ts_itoa+0x80>
	{
		int num = d/div;
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	68ba      	ldr	r2, [r7, #8]
 8009ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea8:	613b      	str	r3, [r7, #16]
		d = d%div;
 8009eaa:	697a      	ldr	r2, [r7, #20]
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eb2:	fb02 f201 	mul.w	r2, r2, r1
 8009eb6:	1a9b      	subs	r3, r3, r2
 8009eb8:	60bb      	str	r3, [r7, #8]
		div /= base;
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	fb92 f3f3 	sdiv	r3, r2, r3
 8009ec2:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	2b09      	cmp	r3, #9
 8009ec8:	dd0a      	ble.n	8009ee0 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	1c59      	adds	r1, r3, #1
 8009ed0:	68fa      	ldr	r2, [r7, #12]
 8009ed2:	6011      	str	r1, [r2, #0]
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	b2d2      	uxtb	r2, r2
 8009ed8:	3237      	adds	r2, #55	; 0x37
 8009eda:	b2d2      	uxtb	r2, r2
 8009edc:	701a      	strb	r2, [r3, #0]
 8009ede:	e009      	b.n	8009ef4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	1c59      	adds	r1, r3, #1
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	6011      	str	r1, [r2, #0]
 8009eea:	693a      	ldr	r2, [r7, #16]
 8009eec:	b2d2      	uxtb	r2, r2
 8009eee:	3230      	adds	r2, #48	; 0x30
 8009ef0:	b2d2      	uxtb	r2, r2
 8009ef2:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1d2      	bne.n	8009ea0 <ts_itoa+0x2c>
	}
}
 8009efa:	bf00      	nop
 8009efc:	371c      	adds	r7, #28
 8009efe:	46bd      	mov	sp, r7
 8009f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f04:	4770      	bx	lr

08009f06 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b088      	sub	sp, #32
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	60f8      	str	r0, [r7, #12]
 8009f0e:	60b9      	str	r1, [r7, #8]
 8009f10:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8009f16:	e07d      	b.n	800a014 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	2b25      	cmp	r3, #37	; 0x25
 8009f1e:	d171      	bne.n	800a004 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	3301      	adds	r3, #1
 8009f24:	60bb      	str	r3, [r7, #8]
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	2b64      	cmp	r3, #100	; 0x64
 8009f2c:	d01e      	beq.n	8009f6c <ts_formatstring+0x66>
 8009f2e:	2b64      	cmp	r3, #100	; 0x64
 8009f30:	dc06      	bgt.n	8009f40 <ts_formatstring+0x3a>
 8009f32:	2b58      	cmp	r3, #88	; 0x58
 8009f34:	d050      	beq.n	8009fd8 <ts_formatstring+0xd2>
 8009f36:	2b63      	cmp	r3, #99	; 0x63
 8009f38:	d00e      	beq.n	8009f58 <ts_formatstring+0x52>
 8009f3a:	2b25      	cmp	r3, #37	; 0x25
 8009f3c:	d058      	beq.n	8009ff0 <ts_formatstring+0xea>
 8009f3e:	e05d      	b.n	8009ffc <ts_formatstring+0xf6>
 8009f40:	2b73      	cmp	r3, #115	; 0x73
 8009f42:	d02b      	beq.n	8009f9c <ts_formatstring+0x96>
 8009f44:	2b73      	cmp	r3, #115	; 0x73
 8009f46:	dc02      	bgt.n	8009f4e <ts_formatstring+0x48>
 8009f48:	2b69      	cmp	r3, #105	; 0x69
 8009f4a:	d00f      	beq.n	8009f6c <ts_formatstring+0x66>
 8009f4c:	e056      	b.n	8009ffc <ts_formatstring+0xf6>
 8009f4e:	2b75      	cmp	r3, #117	; 0x75
 8009f50:	d037      	beq.n	8009fc2 <ts_formatstring+0xbc>
 8009f52:	2b78      	cmp	r3, #120	; 0x78
 8009f54:	d040      	beq.n	8009fd8 <ts_formatstring+0xd2>
 8009f56:	e051      	b.n	8009ffc <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	1c5a      	adds	r2, r3, #1
 8009f5c:	60fa      	str	r2, [r7, #12]
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	1d11      	adds	r1, r2, #4
 8009f62:	6079      	str	r1, [r7, #4]
 8009f64:	6812      	ldr	r2, [r2, #0]
 8009f66:	b2d2      	uxtb	r2, r2
 8009f68:	701a      	strb	r2, [r3, #0]
				break;
 8009f6a:	e047      	b.n	8009ffc <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	1d1a      	adds	r2, r3, #4
 8009f70:	607a      	str	r2, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	da07      	bge.n	8009f8c <ts_formatstring+0x86>
					{
						val *= -1;
 8009f7c:	69fb      	ldr	r3, [r7, #28]
 8009f7e:	425b      	negs	r3, r3
 8009f80:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	1c5a      	adds	r2, r3, #1
 8009f86:	60fa      	str	r2, [r7, #12]
 8009f88:	222d      	movs	r2, #45	; 0x2d
 8009f8a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8009f8c:	69f9      	ldr	r1, [r7, #28]
 8009f8e:	f107 030c 	add.w	r3, r7, #12
 8009f92:	220a      	movs	r2, #10
 8009f94:	4618      	mov	r0, r3
 8009f96:	f7ff ff6d 	bl	8009e74 <ts_itoa>
				}
				break;
 8009f9a:	e02f      	b.n	8009ffc <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	1d1a      	adds	r2, r3, #4
 8009fa0:	607a      	str	r2, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8009fa6:	e007      	b.n	8009fb8 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	60fa      	str	r2, [r7, #12]
 8009fae:	69ba      	ldr	r2, [r7, #24]
 8009fb0:	1c51      	adds	r1, r2, #1
 8009fb2:	61b9      	str	r1, [r7, #24]
 8009fb4:	7812      	ldrb	r2, [r2, #0]
 8009fb6:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8009fb8:	69bb      	ldr	r3, [r7, #24]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1f3      	bne.n	8009fa8 <ts_formatstring+0xa2>
					}
				}
				break;
 8009fc0:	e01c      	b.n	8009ffc <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	1d1a      	adds	r2, r3, #4
 8009fc6:	607a      	str	r2, [r7, #4]
 8009fc8:	6819      	ldr	r1, [r3, #0]
 8009fca:	f107 030c 	add.w	r3, r7, #12
 8009fce:	220a      	movs	r2, #10
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	f7ff ff4f 	bl	8009e74 <ts_itoa>
				break;
 8009fd6:	e011      	b.n	8009ffc <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	1d1a      	adds	r2, r3, #4
 8009fdc:	607a      	str	r2, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	f107 030c 	add.w	r3, r7, #12
 8009fe6:	2210      	movs	r2, #16
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f7ff ff43 	bl	8009e74 <ts_itoa>
				break;
 8009fee:	e005      	b.n	8009ffc <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	1c5a      	adds	r2, r3, #1
 8009ff4:	60fa      	str	r2, [r7, #12]
 8009ff6:	2225      	movs	r2, #37	; 0x25
 8009ff8:	701a      	strb	r2, [r3, #0]
				  break;
 8009ffa:	bf00      	nop
			}
			fmt++;
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	3301      	adds	r3, #1
 800a000:	60bb      	str	r3, [r7, #8]
 800a002:	e007      	b.n	800a014 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	1c5a      	adds	r2, r3, #1
 800a008:	60fa      	str	r2, [r7, #12]
 800a00a:	68ba      	ldr	r2, [r7, #8]
 800a00c:	1c51      	adds	r1, r2, #1
 800a00e:	60b9      	str	r1, [r7, #8]
 800a010:	7812      	ldrb	r2, [r2, #0]
 800a012:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f47f af7d 	bne.w	8009f18 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2200      	movs	r2, #0
 800a022:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	461a      	mov	r2, r3
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	1ad3      	subs	r3, r2, r3
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3720      	adds	r7, #32
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800a034:	b40e      	push	{r1, r2, r3}
 800a036:	b580      	push	{r7, lr}
 800a038:	b085      	sub	sp, #20
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800a03e:	f107 0320 	add.w	r3, r7, #32
 800a042:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	69f9      	ldr	r1, [r7, #28]
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f7ff ff5c 	bl	8009f06 <ts_formatstring>
 800a04e:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800a050:	68fb      	ldr	r3, [r7, #12]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3714      	adds	r7, #20
 800a056:	46bd      	mov	sp, r7
 800a058:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a05c:	b003      	add	sp, #12
 800a05e:	4770      	bx	lr

0800a060 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b086      	sub	sp, #24
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f7f6 f8c7 	bl	80001fc <strlen>
 800a06e:	4603      	mov	r3, r0
 800a070:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 800a072:	2300      	movs	r3, #0
 800a074:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	6879      	ldr	r1, [r7, #4]
 800a07a:	2001      	movs	r0, #1
 800a07c:	f000 f934 	bl	800a2e8 <_write>
 800a080:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 800a082:	2201      	movs	r2, #1
 800a084:	490b      	ldr	r1, [pc, #44]	; (800a0b4 <puts+0x54>)
 800a086:	2001      	movs	r0, #1
 800a088:	f000 f92e 	bl	800a2e8 <_write>
 800a08c:	4602      	mov	r2, r0
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	4413      	add	r3, r2
 800a092:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	1c5a      	adds	r2, r3, #1
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d102      	bne.n	800a0a4 <puts+0x44>
	{
		res = 0;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	617b      	str	r3, [r7, #20]
 800a0a2:	e002      	b.n	800a0aa <puts+0x4a>
	}
	else
	{
		res = EOF;
 800a0a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0a8:	617b      	str	r3, [r7, #20]
	}

	return res;
 800a0aa:	697b      	ldr	r3, [r7, #20]
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3718      	adds	r7, #24
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}
 800a0b4:	0800aeb4 	.word	0x0800aeb4

0800a0b8 <atoi>:
 800a0b8:	220a      	movs	r2, #10
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	f000 b8dc 	b.w	800a278 <strtol>

0800a0c0 <__libc_init_array>:
 800a0c0:	b570      	push	{r4, r5, r6, lr}
 800a0c2:	4e0d      	ldr	r6, [pc, #52]	; (800a0f8 <__libc_init_array+0x38>)
 800a0c4:	4c0d      	ldr	r4, [pc, #52]	; (800a0fc <__libc_init_array+0x3c>)
 800a0c6:	1ba4      	subs	r4, r4, r6
 800a0c8:	10a4      	asrs	r4, r4, #2
 800a0ca:	2500      	movs	r5, #0
 800a0cc:	42a5      	cmp	r5, r4
 800a0ce:	d109      	bne.n	800a0e4 <__libc_init_array+0x24>
 800a0d0:	4e0b      	ldr	r6, [pc, #44]	; (800a100 <__libc_init_array+0x40>)
 800a0d2:	4c0c      	ldr	r4, [pc, #48]	; (800a104 <__libc_init_array+0x44>)
 800a0d4:	f000 f910 	bl	800a2f8 <_init>
 800a0d8:	1ba4      	subs	r4, r4, r6
 800a0da:	10a4      	asrs	r4, r4, #2
 800a0dc:	2500      	movs	r5, #0
 800a0de:	42a5      	cmp	r5, r4
 800a0e0:	d105      	bne.n	800a0ee <__libc_init_array+0x2e>
 800a0e2:	bd70      	pop	{r4, r5, r6, pc}
 800a0e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0e8:	4798      	blx	r3
 800a0ea:	3501      	adds	r5, #1
 800a0ec:	e7ee      	b.n	800a0cc <__libc_init_array+0xc>
 800a0ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0f2:	4798      	blx	r3
 800a0f4:	3501      	adds	r5, #1
 800a0f6:	e7f2      	b.n	800a0de <__libc_init_array+0x1e>
 800a0f8:	0800bba4 	.word	0x0800bba4
 800a0fc:	0800bba4 	.word	0x0800bba4
 800a100:	0800bba4 	.word	0x0800bba4
 800a104:	0800bba8 	.word	0x0800bba8

0800a108 <memcmp>:
 800a108:	b510      	push	{r4, lr}
 800a10a:	3901      	subs	r1, #1
 800a10c:	4402      	add	r2, r0
 800a10e:	4290      	cmp	r0, r2
 800a110:	d101      	bne.n	800a116 <memcmp+0xe>
 800a112:	2000      	movs	r0, #0
 800a114:	bd10      	pop	{r4, pc}
 800a116:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a11a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a11e:	42a3      	cmp	r3, r4
 800a120:	d0f5      	beq.n	800a10e <memcmp+0x6>
 800a122:	1b18      	subs	r0, r3, r4
 800a124:	bd10      	pop	{r4, pc}

0800a126 <memcpy>:
 800a126:	b510      	push	{r4, lr}
 800a128:	1e43      	subs	r3, r0, #1
 800a12a:	440a      	add	r2, r1
 800a12c:	4291      	cmp	r1, r2
 800a12e:	d100      	bne.n	800a132 <memcpy+0xc>
 800a130:	bd10      	pop	{r4, pc}
 800a132:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a136:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a13a:	e7f7      	b.n	800a12c <memcpy+0x6>

0800a13c <memset>:
 800a13c:	4402      	add	r2, r0
 800a13e:	4603      	mov	r3, r0
 800a140:	4293      	cmp	r3, r2
 800a142:	d100      	bne.n	800a146 <memset+0xa>
 800a144:	4770      	bx	lr
 800a146:	f803 1b01 	strb.w	r1, [r3], #1
 800a14a:	e7f9      	b.n	800a140 <memset+0x4>

0800a14c <strchr>:
 800a14c:	b2c9      	uxtb	r1, r1
 800a14e:	4603      	mov	r3, r0
 800a150:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a154:	b11a      	cbz	r2, 800a15e <strchr+0x12>
 800a156:	4291      	cmp	r1, r2
 800a158:	d1f9      	bne.n	800a14e <strchr+0x2>
 800a15a:	4618      	mov	r0, r3
 800a15c:	4770      	bx	lr
 800a15e:	2900      	cmp	r1, #0
 800a160:	bf0c      	ite	eq
 800a162:	4618      	moveq	r0, r3
 800a164:	2000      	movne	r0, #0
 800a166:	4770      	bx	lr

0800a168 <strcpy>:
 800a168:	4603      	mov	r3, r0
 800a16a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a16e:	f803 2b01 	strb.w	r2, [r3], #1
 800a172:	2a00      	cmp	r2, #0
 800a174:	d1f9      	bne.n	800a16a <strcpy+0x2>
 800a176:	4770      	bx	lr

0800a178 <_strtol_l.isra.0>:
 800a178:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	4680      	mov	r8, r0
 800a17e:	4689      	mov	r9, r1
 800a180:	4692      	mov	sl, r2
 800a182:	461f      	mov	r7, r3
 800a184:	468b      	mov	fp, r1
 800a186:	465d      	mov	r5, fp
 800a188:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a18a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a18e:	f000 f889 	bl	800a2a4 <__locale_ctype_ptr_l>
 800a192:	4420      	add	r0, r4
 800a194:	7846      	ldrb	r6, [r0, #1]
 800a196:	f016 0608 	ands.w	r6, r6, #8
 800a19a:	d10b      	bne.n	800a1b4 <_strtol_l.isra.0+0x3c>
 800a19c:	2c2d      	cmp	r4, #45	; 0x2d
 800a19e:	d10b      	bne.n	800a1b8 <_strtol_l.isra.0+0x40>
 800a1a0:	782c      	ldrb	r4, [r5, #0]
 800a1a2:	2601      	movs	r6, #1
 800a1a4:	f10b 0502 	add.w	r5, fp, #2
 800a1a8:	b167      	cbz	r7, 800a1c4 <_strtol_l.isra.0+0x4c>
 800a1aa:	2f10      	cmp	r7, #16
 800a1ac:	d114      	bne.n	800a1d8 <_strtol_l.isra.0+0x60>
 800a1ae:	2c30      	cmp	r4, #48	; 0x30
 800a1b0:	d00a      	beq.n	800a1c8 <_strtol_l.isra.0+0x50>
 800a1b2:	e011      	b.n	800a1d8 <_strtol_l.isra.0+0x60>
 800a1b4:	46ab      	mov	fp, r5
 800a1b6:	e7e6      	b.n	800a186 <_strtol_l.isra.0+0xe>
 800a1b8:	2c2b      	cmp	r4, #43	; 0x2b
 800a1ba:	bf04      	itt	eq
 800a1bc:	782c      	ldrbeq	r4, [r5, #0]
 800a1be:	f10b 0502 	addeq.w	r5, fp, #2
 800a1c2:	e7f1      	b.n	800a1a8 <_strtol_l.isra.0+0x30>
 800a1c4:	2c30      	cmp	r4, #48	; 0x30
 800a1c6:	d127      	bne.n	800a218 <_strtol_l.isra.0+0xa0>
 800a1c8:	782b      	ldrb	r3, [r5, #0]
 800a1ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a1ce:	2b58      	cmp	r3, #88	; 0x58
 800a1d0:	d14b      	bne.n	800a26a <_strtol_l.isra.0+0xf2>
 800a1d2:	786c      	ldrb	r4, [r5, #1]
 800a1d4:	2710      	movs	r7, #16
 800a1d6:	3502      	adds	r5, #2
 800a1d8:	2e00      	cmp	r6, #0
 800a1da:	bf0c      	ite	eq
 800a1dc:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a1e0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	fbb1 fef7 	udiv	lr, r1, r7
 800a1ea:	4610      	mov	r0, r2
 800a1ec:	fb07 1c1e 	mls	ip, r7, lr, r1
 800a1f0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a1f4:	2b09      	cmp	r3, #9
 800a1f6:	d811      	bhi.n	800a21c <_strtol_l.isra.0+0xa4>
 800a1f8:	461c      	mov	r4, r3
 800a1fa:	42a7      	cmp	r7, r4
 800a1fc:	dd1d      	ble.n	800a23a <_strtol_l.isra.0+0xc2>
 800a1fe:	1c53      	adds	r3, r2, #1
 800a200:	d007      	beq.n	800a212 <_strtol_l.isra.0+0x9a>
 800a202:	4586      	cmp	lr, r0
 800a204:	d316      	bcc.n	800a234 <_strtol_l.isra.0+0xbc>
 800a206:	d101      	bne.n	800a20c <_strtol_l.isra.0+0x94>
 800a208:	45a4      	cmp	ip, r4
 800a20a:	db13      	blt.n	800a234 <_strtol_l.isra.0+0xbc>
 800a20c:	fb00 4007 	mla	r0, r0, r7, r4
 800a210:	2201      	movs	r2, #1
 800a212:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a216:	e7eb      	b.n	800a1f0 <_strtol_l.isra.0+0x78>
 800a218:	270a      	movs	r7, #10
 800a21a:	e7dd      	b.n	800a1d8 <_strtol_l.isra.0+0x60>
 800a21c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a220:	2b19      	cmp	r3, #25
 800a222:	d801      	bhi.n	800a228 <_strtol_l.isra.0+0xb0>
 800a224:	3c37      	subs	r4, #55	; 0x37
 800a226:	e7e8      	b.n	800a1fa <_strtol_l.isra.0+0x82>
 800a228:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a22c:	2b19      	cmp	r3, #25
 800a22e:	d804      	bhi.n	800a23a <_strtol_l.isra.0+0xc2>
 800a230:	3c57      	subs	r4, #87	; 0x57
 800a232:	e7e2      	b.n	800a1fa <_strtol_l.isra.0+0x82>
 800a234:	f04f 32ff 	mov.w	r2, #4294967295
 800a238:	e7eb      	b.n	800a212 <_strtol_l.isra.0+0x9a>
 800a23a:	1c53      	adds	r3, r2, #1
 800a23c:	d108      	bne.n	800a250 <_strtol_l.isra.0+0xd8>
 800a23e:	2322      	movs	r3, #34	; 0x22
 800a240:	f8c8 3000 	str.w	r3, [r8]
 800a244:	4608      	mov	r0, r1
 800a246:	f1ba 0f00 	cmp.w	sl, #0
 800a24a:	d107      	bne.n	800a25c <_strtol_l.isra.0+0xe4>
 800a24c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a250:	b106      	cbz	r6, 800a254 <_strtol_l.isra.0+0xdc>
 800a252:	4240      	negs	r0, r0
 800a254:	f1ba 0f00 	cmp.w	sl, #0
 800a258:	d00c      	beq.n	800a274 <_strtol_l.isra.0+0xfc>
 800a25a:	b122      	cbz	r2, 800a266 <_strtol_l.isra.0+0xee>
 800a25c:	3d01      	subs	r5, #1
 800a25e:	f8ca 5000 	str.w	r5, [sl]
 800a262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a266:	464d      	mov	r5, r9
 800a268:	e7f9      	b.n	800a25e <_strtol_l.isra.0+0xe6>
 800a26a:	2430      	movs	r4, #48	; 0x30
 800a26c:	2f00      	cmp	r7, #0
 800a26e:	d1b3      	bne.n	800a1d8 <_strtol_l.isra.0+0x60>
 800a270:	2708      	movs	r7, #8
 800a272:	e7b1      	b.n	800a1d8 <_strtol_l.isra.0+0x60>
 800a274:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a278 <strtol>:
 800a278:	4b08      	ldr	r3, [pc, #32]	; (800a29c <strtol+0x24>)
 800a27a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a27c:	681c      	ldr	r4, [r3, #0]
 800a27e:	4d08      	ldr	r5, [pc, #32]	; (800a2a0 <strtol+0x28>)
 800a280:	6a23      	ldr	r3, [r4, #32]
 800a282:	2b00      	cmp	r3, #0
 800a284:	bf08      	it	eq
 800a286:	462b      	moveq	r3, r5
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	4613      	mov	r3, r2
 800a28c:	460a      	mov	r2, r1
 800a28e:	4601      	mov	r1, r0
 800a290:	4620      	mov	r0, r4
 800a292:	f7ff ff71 	bl	800a178 <_strtol_l.isra.0>
 800a296:	b003      	add	sp, #12
 800a298:	bd30      	pop	{r4, r5, pc}
 800a29a:	bf00      	nop
 800a29c:	20040068 	.word	0x20040068
 800a2a0:	200400cc 	.word	0x200400cc

0800a2a4 <__locale_ctype_ptr_l>:
 800a2a4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a2a8:	4770      	bx	lr

0800a2aa <__ascii_mbtowc>:
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	b901      	cbnz	r1, 800a2b0 <__ascii_mbtowc+0x6>
 800a2ae:	a901      	add	r1, sp, #4
 800a2b0:	b142      	cbz	r2, 800a2c4 <__ascii_mbtowc+0x1a>
 800a2b2:	b14b      	cbz	r3, 800a2c8 <__ascii_mbtowc+0x1e>
 800a2b4:	7813      	ldrb	r3, [r2, #0]
 800a2b6:	600b      	str	r3, [r1, #0]
 800a2b8:	7812      	ldrb	r2, [r2, #0]
 800a2ba:	1c10      	adds	r0, r2, #0
 800a2bc:	bf18      	it	ne
 800a2be:	2001      	movne	r0, #1
 800a2c0:	b002      	add	sp, #8
 800a2c2:	4770      	bx	lr
 800a2c4:	4610      	mov	r0, r2
 800a2c6:	e7fb      	b.n	800a2c0 <__ascii_mbtowc+0x16>
 800a2c8:	f06f 0001 	mvn.w	r0, #1
 800a2cc:	e7f8      	b.n	800a2c0 <__ascii_mbtowc+0x16>

0800a2ce <__ascii_wctomb>:
 800a2ce:	b149      	cbz	r1, 800a2e4 <__ascii_wctomb+0x16>
 800a2d0:	2aff      	cmp	r2, #255	; 0xff
 800a2d2:	bf85      	ittet	hi
 800a2d4:	238a      	movhi	r3, #138	; 0x8a
 800a2d6:	6003      	strhi	r3, [r0, #0]
 800a2d8:	700a      	strbls	r2, [r1, #0]
 800a2da:	f04f 30ff 	movhi.w	r0, #4294967295
 800a2de:	bf98      	it	ls
 800a2e0:	2001      	movls	r0, #1
 800a2e2:	4770      	bx	lr
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	4770      	bx	lr

0800a2e8 <_write>:
 800a2e8:	4b02      	ldr	r3, [pc, #8]	; (800a2f4 <_write+0xc>)
 800a2ea:	2258      	movs	r2, #88	; 0x58
 800a2ec:	601a      	str	r2, [r3, #0]
 800a2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f2:	4770      	bx	lr
 800a2f4:	20085e98 	.word	0x20085e98

0800a2f8 <_init>:
 800a2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2fa:	bf00      	nop
 800a2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2fe:	bc08      	pop	{r3}
 800a300:	469e      	mov	lr, r3
 800a302:	4770      	bx	lr

0800a304 <_fini>:
 800a304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a306:	bf00      	nop
 800a308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a30a:	bc08      	pop	{r3}
 800a30c:	469e      	mov	lr, r3
 800a30e:	4770      	bx	lr
