
---------- Begin Simulation Statistics ----------
final_tick                                 2921440500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110346                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706980                       # Number of bytes of host memory used
host_op_rate                                   197648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    90.62                       # Real time elapsed on the host
host_tick_rate                               32236937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002921                       # Number of seconds simulated
sim_ticks                                  2921440500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4861823                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4238887                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.584288                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.584288                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12298091                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6925618                       # number of floating regfile writes
system.cpu.idleCycles                          139556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                16637                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1115147                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.129800                       # Inst execution rate
system.cpu.iew.exec_refs                      2784276                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     485112                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  174528                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2317661                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1136                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               496710                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18561467                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2299164                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24897                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18287050                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1290                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 42072                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 43945                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            149                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13618                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3019                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25023859                       # num instructions consuming a value
system.cpu.iew.wb_count                      18271777                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573250                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14344937                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.127186                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18277722                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18673254                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9655176                       # number of integer regfile writes
system.cpu.ipc                               1.711484                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.711484                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            318959      1.74%      1.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9867436     53.89%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1854      0.01%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 99786      0.54%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              425483      2.32%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3087      0.02%     58.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               851305      4.65%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7421      0.04%     63.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848296      4.63%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2875      0.02%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405559      7.68%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702990      3.84%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984238      5.37%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               746382      4.08%     88.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              478750      2.61%     91.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1559319      8.52%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8099      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18311949                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7362943                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14726228                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7357649                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7422261                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      160677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008774                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  158250     98.49%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    105      0.07%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     50      0.03%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.01%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   28      0.02%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1071      0.67%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   743      0.46%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                86      0.05%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              331      0.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10790724                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27766279                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10914128                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11789006                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18561440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18311949                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          649670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4608                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1057154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5703326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.210749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.111267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              586028     10.28%     10.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              733288     12.86%     23.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1088040     19.08%     42.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              904327     15.86%     58.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              880183     15.43%     73.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              478329      8.39%     81.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              574400     10.07%     91.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              339025      5.94%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              119706      2.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5703326                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.134061                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4178                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1613                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2317661                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              496710                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6122842                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5842882                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33759                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            509                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1180786                       # Number of BP lookups
system.cpu.branchPred.condPredicted            727594                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14259                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               341249                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  339513                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.491281                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  145490                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          148435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141993                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6442                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1043                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          639832                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             13535                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5611584                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.191911                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.898432                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          836261     14.90%     14.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1606856     28.63%     43.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          744046     13.26%     56.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          464185      8.27%     65.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155793      2.78%     67.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297116      5.29%     73.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          156271      2.78%     75.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430650      7.67%     83.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920406     16.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5611584                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920406                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2593660                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2593660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2593660                       # number of overall hits
system.cpu.dcache.overall_hits::total         2593660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26703                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26703                       # number of overall misses
system.cpu.dcache.overall_misses::total         26703                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1551507498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1551507498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1551507498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1551507498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2620363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2620363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2620363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2620363                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58102.366700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58102.366700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58102.366700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58102.366700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17176                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               468                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.700855                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11011                       # number of writebacks
system.cpu.dcache.writebacks::total             11011                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12006                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12006                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14697                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    945521498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    945521498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    945521498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    945521498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005609                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64334.319793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64334.319793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64334.319793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64334.319793                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14185                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2134063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2134063                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    796503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    796503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2150058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2150058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49796.999062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49796.999062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201459500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50440.535804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50440.535804                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    755004498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    755004498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70508.451438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70508.451438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10703                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10703                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    744061998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    744061998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69519.013174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69519.013174                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.361930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2608357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14697                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.475471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.361930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5255423                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5255423                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   704297                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2613085                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1068556                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1303378                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  14010                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               335441                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1207                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18726048                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  5768                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2298471                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      485137                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           572                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           706                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1321910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10470349                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1180786                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             626996                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4361666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   30366                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  557                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3958                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1245697                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4367                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5703326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.317973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.558130                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2539971     44.53%     44.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   265217      4.65%     49.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   374214      6.56%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   116398      2.04%     57.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   224617      3.94%     61.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   121113      2.12%     63.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    86703      1.52%     65.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   264352      4.64%     70.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1710741     30.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5703326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.202090                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.791984                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1242010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1242010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1242010                       # number of overall hits
system.cpu.icache.overall_hits::total         1242010                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3686                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3686                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3686                       # number of overall misses
system.cpu.icache.overall_misses::total          3686                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    214517500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    214517500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    214517500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    214517500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1245696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1245696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1245696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1245696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002959                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002959                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002959                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002959                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58197.911015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58197.911015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58197.911015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58197.911015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.277778                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2183                       # number of writebacks
system.cpu.icache.writebacks::total              2183                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          992                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          992                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          992                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          992                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159010000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159010000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59023.756496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59023.756496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59023.756496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59023.756496                       # average overall mshr miss latency
system.cpu.icache.replacements                   2183                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1242010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1242010                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3686                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3686                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    214517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    214517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1245696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1245696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58197.911015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58197.911015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          992                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          992                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59023.756496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59023.756496                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.502323                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1244704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            462.028211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.502323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2494086                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2494086                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1246323                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           852                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      147942                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   74962                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   65                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 149                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  26424                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   27                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2921440500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  14010                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1089297                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  283419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2865                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1982033                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2331702                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18664022                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2973                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1867631                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1156                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 163420                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            21340788                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    43263315                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19431795                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12347257                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   952426                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      63                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5302642                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23237957                       # The number of ROB reads
system.cpu.rob.writes                        37195632                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1658                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2184                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 526                       # number of overall hits
system.l2.overall_hits::.cpu.data                1658                       # number of overall hits
system.l2.overall_hits::total                    2184                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13039                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15205                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2166                       # number of overall misses
system.l2.overall_misses::.cpu.data             13039                       # number of overall misses
system.l2.overall_misses::total                 15205                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149339500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    905714500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1055054000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149339500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    905714500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1055054000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2692                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17389                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2692                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17389                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.804606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.887188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874403                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.804606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.887188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874403                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68947.137581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69461.960273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69388.622164                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68947.137581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69461.960273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69388.622164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2383                       # number of writebacks
system.l2.writebacks::total                      2383                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15205                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127204500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    772360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    899564500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127204500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    772360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    899564500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.804606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.887188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.804606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.887188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874403                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58727.839335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59234.603881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59162.413680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58727.839335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59234.603881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59162.413680                       # average overall mshr miss latency
system.l2.replacements                           7016                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11011                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11011                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2179                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2179                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2179                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2179                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10452                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    725278000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     725278000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69391.312667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69391.312667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    618346250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    618346250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59160.567356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59160.567356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149339500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149339500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.804606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68947.137581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68947.137581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127204500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127204500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.804606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58727.839335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58727.839335                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    180436500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    180436500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.647722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 69747.390800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69747.390800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154013750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154013750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.647722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59533.726324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59533.726324                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7092.828077                       # Cycle average of tags in use
system.l2.tags.total_refs                       33749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15208                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.219161                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.861053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1238.905155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5853.061869                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.151234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.714485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.865824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4462                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    285200                       # Number of tag accesses
system.l2.tags.data_accesses                   285200                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000956604500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          136                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33416                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2383                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15205                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2383                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2383                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.742647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.010870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    540.740809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           129     94.85%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      4.41%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           136                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.397059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.372068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     30.15%     30.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               95     69.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           136                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  973120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    333.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2921364000                       # Total gap between requests
system.mem_ctrls.avgGap                     166099.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       138624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       151424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 47450564.199407786131                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 285513944.234017431736                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51831964.402492538095                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2166                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13039                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2383                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55726500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    342133000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  59796841500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25727.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26239.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25093093.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       138624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        973120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       138624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       138624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       152512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       152512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2166                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13039                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15205                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2383                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2383                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     47450564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    285645386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        333095950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     47450564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47450564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52204383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52204383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52204383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     47450564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    285645386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       385300334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15199                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2366                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               112878250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          397859500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7426.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26176.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13214                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1979                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2370                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   474.059072                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   307.885292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   367.188674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          462     19.49%     19.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          461     19.45%     38.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          249     10.51%     49.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          184      7.76%     57.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          151      6.37%     63.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           97      4.09%     67.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           97      4.09%     71.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          353     14.89%     86.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          316     13.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2370                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                972736                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             151424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              332.964508                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.831964                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8717940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4626105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54949440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6326640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    894630390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    368460480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1568200995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.790325                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    949241750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1874698750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8218140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4368045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53571420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6023880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    944376570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    326568960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1573617015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.644212                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    840253500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1983687000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2383                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10452                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4753                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36917                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36917                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36917                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1125632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1125632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1125632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15205                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7811000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19006250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 51148                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       312000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1645312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1957312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7018                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24407                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23888     97.87%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    519      2.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24407                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2921440500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           30073500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4042996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22045500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
