

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.453 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2265|     2505| 22.650 us | 25.050 us |  2265|  2505|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MixColumns_fu_138   |MixColumns   |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
        |grp_AddRoundKey_fu_143  |AddRoundKey  |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
        |grp_ShiftRows_fu_153    |ShiftRows    |       19|       43| 0.190 us | 0.430 us |   19|   43|   none  |
        |grp_SubBytes_fu_158     |SubBytes     |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|          2|          -|          -|    16|    no    |
        |- Loop 2  |     2034|     2250| 226 ~ 250 |          -|          -|     9|    no    |
        |- Loop 3  |       32|       32|          2|          -|          -|    16|    no    |
        +----------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 13 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%state_V = alloca [16 x i8], align 1" [AES_hls_cpp/aes_cipher.cpp:147]   --->   Operation 20 'alloca' 'state_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:149]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln149 = icmp eq i5 %i_0, -16" [AES_hls_cpp/aes_cipher.cpp:149]   --->   Operation 23 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%i = add i5 %i_0, 1" [AES_hls_cpp/aes_cipher.cpp:149]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %1, label %0" [AES_hls_cpp/aes_cipher.cpp:149]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_0, i32 2, i32 3)" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 27 'partselect' 'trunc_ln150_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i5 %i_0 to i2" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 28 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i5 %i_0 to i64" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 29 'zext' 'zext_ln150' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [16 x i8]* %in_V, i64 0, i64 %zext_ln150" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 30 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.42ns)   --->   "%in_V_load = load i8* %in_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 31 'load' 'in_V_load' <Predicate = (!icmp_ln149)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [2/2] (1.23ns)   --->   "call fastcc void @AddRoundKey([16 x i8]* %state_V, [44 x i32]* %w_V, i8 0)" [AES_hls_cpp/aes_cipher.cpp:152]   --->   Operation 32 'call' <Predicate = (icmp_ln149)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln321, i2 %trunc_ln150_1)" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 33 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %tmp_6 to i64" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 34 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln321" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 35 'getelementptr' 'state_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.42ns)   --->   "%in_V_load = load i8* %in_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 36 'load' 'in_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (1.42ns)   --->   "store i8 %in_V_load, i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:150]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:149]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.18>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([16 x i8]* %state_V, [44 x i32]* %w_V, i8 0)" [AES_hls_cpp/aes_cipher.cpp:152]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (1.18ns)   --->   "br label %2" [AES_hls_cpp/aes_cipher.cpp:154]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.18>

State 5 <SV = 3> <Delay = 1.18>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%round_0 = phi i4 [ 1, %1 ], [ %round, %3 ]"   --->   Operation 41 'phi' 'round_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.12ns)   --->   "%icmp_ln154 = icmp eq i4 %round_0, -6" [AES_hls_cpp/aes_cipher.cpp:154]   --->   Operation 42 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 43 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln154, label %4, label %3" [AES_hls_cpp/aes_cipher.cpp:154]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.18ns)   --->   "call fastcc void @SubBytes([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:155]   --->   Operation 45 'call' <Predicate = (!icmp_ln154)> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [2/2] (1.18ns)   --->   "call fastcc void @SubBytes([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:161]   --->   Operation 46 'call' <Predicate = (icmp_ln154)> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:155]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.18>
ST_7 : Operation 48 [2/2] (1.18ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:156]   --->   Operation 48 'call' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:156]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:157]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:157]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 1.36>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %round_0, i2 0)" [AES_hls_cpp/aes_cipher.cpp:158]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i6 %shl_ln to i8" [AES_hls_cpp/aes_cipher.cpp:158]   --->   Operation 53 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [2/2] (1.23ns)   --->   "call fastcc void @AddRoundKey([16 x i8]* %state_V, [44 x i32]* %w_V, i8 %zext_ln158)" [AES_hls_cpp/aes_cipher.cpp:158]   --->   Operation 54 'call' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 55 [1/1] (1.36ns)   --->   "%round = add i4 %round_0, 1" [AES_hls_cpp/aes_cipher.cpp:154]   --->   Operation 55 'add' 'round' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([16 x i8]* %state_V, [44 x i32]* %w_V, i8 %zext_ln158)" [AES_hls_cpp/aes_cipher.cpp:158]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [AES_hls_cpp/aes_cipher.cpp:154]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:161]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 1.18>
ST_14 : Operation 59 [2/2] (1.18ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:162]   --->   Operation 59 'call' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %state_V)" [AES_hls_cpp/aes_cipher.cpp:162]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 7> <Delay = 1.23>
ST_16 : Operation 61 [2/2] (1.23ns)   --->   "call fastcc void @AddRoundKey([16 x i8]* %state_V, [44 x i32]* %w_V, i8 40)" [AES_hls_cpp/aes_cipher.cpp:163]   --->   Operation 61 'call' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 1.18>
ST_17 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([16 x i8]* %state_V, [44 x i32]* %w_V, i8 40)" [AES_hls_cpp/aes_cipher.cpp:163]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 63 [1/1] (1.18ns)   --->   "br label %5" [AES_hls_cpp/aes_cipher.cpp:165]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.18>

State 18 <SV = 9> <Delay = 1.42>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%i4_0 = phi i5 [ 0, %4 ], [ %i_1, %6 ]"   --->   Operation 64 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (1.12ns)   --->   "%icmp_ln165 = icmp eq i5 %i4_0, -16" [AES_hls_cpp/aes_cipher.cpp:165]   --->   Operation 65 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 66 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (1.36ns)   --->   "%i_1 = add i5 %i4_0, 1" [AES_hls_cpp/aes_cipher.cpp:165]   --->   Operation 67 'add' 'i_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %7, label %6" [AES_hls_cpp/aes_cipher.cpp:165]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i4_0, i32 2, i32 3)" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 69 'partselect' 'trunc_ln166_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln321_2 = trunc i5 %i4_0 to i2" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 70 'trunc' 'trunc_ln321_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln321_2, i2 %trunc_ln166_1)" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 71 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i4 %tmp_8 to i64" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 72 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%state_V_addr_5 = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln321_2" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 73 'getelementptr' 'state_V_addr_5' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 74 [2/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr_5, align 1" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 74 'load' 'state_V_load' <Predicate = (!icmp_ln165)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:167]   --->   Operation 75 'ret' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 2.85>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i5 %i4_0 to i64" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 76 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 77 [1/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr_5, align 1" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 77 'load' 'state_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [16 x i8]* %out_V, i64 0, i64 %zext_ln166" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 78 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (1.42ns)   --->   "store i8 %state_V_load, i8* %out_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:166]   --->   Operation 79 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "br label %5" [AES_hls_cpp/aes_cipher.cpp:165]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_V        (alloca           ) [ 00111111111111111111]
br_ln149       (br               ) [ 01110000000000000000]
i_0            (phi              ) [ 00100000000000000000]
icmp_ln149     (icmp             ) [ 00110000000000000000]
empty          (speclooptripcount) [ 00000000000000000000]
i              (add              ) [ 01110000000000000000]
br_ln149       (br               ) [ 00000000000000000000]
trunc_ln150_1  (partselect       ) [ 00010000000000000000]
trunc_ln321    (trunc            ) [ 00010000000000000000]
zext_ln150     (zext             ) [ 00000000000000000000]
in_V_addr      (getelementptr    ) [ 00010000000000000000]
tmp_6          (bitconcatenate   ) [ 00000000000000000000]
zext_ln321     (zext             ) [ 00000000000000000000]
state_V_addr   (getelementptr    ) [ 00000000000000000000]
in_V_load      (load             ) [ 00000000000000000000]
store_ln150    (store            ) [ 00000000000000000000]
br_ln149       (br               ) [ 01110000000000000000]
call_ln152     (call             ) [ 00000000000000000000]
br_ln154       (br               ) [ 00001111111110000000]
round_0        (phi              ) [ 00000111111100000000]
icmp_ln154     (icmp             ) [ 00000111111110000000]
empty_31       (speclooptripcount) [ 00000000000000000000]
br_ln154       (br               ) [ 00000000000000000000]
call_ln155     (call             ) [ 00000000000000000000]
call_ln156     (call             ) [ 00000000000000000000]
call_ln157     (call             ) [ 00000000000000000000]
shl_ln         (bitconcatenate   ) [ 00000000000000000000]
zext_ln158     (zext             ) [ 00000000000010000000]
round          (add              ) [ 00001100000010000000]
call_ln158     (call             ) [ 00000000000000000000]
br_ln154       (br               ) [ 00001111111110000000]
call_ln161     (call             ) [ 00000000000000000000]
call_ln162     (call             ) [ 00000000000000000000]
call_ln163     (call             ) [ 00000000000000000000]
br_ln165       (br               ) [ 00000000000000000111]
i4_0           (phi              ) [ 00000000000000000011]
icmp_ln165     (icmp             ) [ 00000000000000000011]
empty_32       (speclooptripcount) [ 00000000000000000000]
i_1            (add              ) [ 00000000000000000111]
br_ln165       (br               ) [ 00000000000000000000]
trunc_ln166_1  (partselect       ) [ 00000000000000000000]
trunc_ln321_2  (trunc            ) [ 00000000000000000000]
tmp_8          (bitconcatenate   ) [ 00000000000000000000]
zext_ln321_2   (zext             ) [ 00000000000000000000]
state_V_addr_5 (getelementptr    ) [ 00000000000000000001]
ret_ln167      (ret              ) [ 00000000000000000000]
zext_ln166     (zext             ) [ 00000000000000000000]
state_V_load   (load             ) [ 00000000000000000000]
out_V_addr     (getelementptr    ) [ 00000000000000000000]
store_ln166    (store            ) [ 00000000000000000000]
br_ln165       (br               ) [ 00000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SubBytes"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShiftRows"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MixColumns"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="state_V_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_V_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_V_load/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="state_V_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln150/3 state_V_load/18 "/>
</bind>
</comp>

<comp id="82" class="1004" name="state_V_addr_5_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_5/18 "/>
</bind>
</comp>

<comp id="89" class="1004" name="out_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/19 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln166_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/19 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="round_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="round_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_0/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i4_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i4_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/18 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_MixColumns_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_AddRoundKey_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln152/2 call_ln158/11 call_ln163/16 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_ShiftRows_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 call_ln162/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_SubBytes_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln155/5 call_ln161/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln149_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln150_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="0" index="3" bw="3" slack="0"/>
<pin id="182" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln150_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln321_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln150_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_6_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="1"/>
<pin id="199" dir="0" index="2" bw="2" slack="1"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln321_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln154_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="6"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln158_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="round_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="6"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="round/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln165_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/18 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/18 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln166_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="0" index="3" bw="3" slack="0"/>
<pin id="249" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln166_1/18 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln321_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_2/18 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_8_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/18 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln321_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_2/18 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln166_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/19 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="284" class="1005" name="trunc_ln150_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln150_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="trunc_ln321_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln321 "/>
</bind>
</comp>

<comp id="294" class="1005" name="in_V_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_V_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="zext_ln158_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln158 "/>
</bind>
</comp>

<comp id="307" class="1005" name="round_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="round "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="state_V_addr_5_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="63" pin="3"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="82" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="75" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="107" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="107" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="107" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="107" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="107" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="196" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="211"><net_src comp="118" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="114" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="230"><net_src comp="114" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="130" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="130" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="130" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="130" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="244" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="274"><net_src comp="126" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="282"><net_src comp="171" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="287"><net_src comp="177" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="292"><net_src comp="187" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="297"><net_src comp="56" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="305"><net_src comp="221" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="310"><net_src comp="226" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="318"><net_src comp="238" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="323"><net_src comp="82" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {19 }
 - Input state : 
	Port: Cipher : in_V | {2 3 }
	Port: Cipher : w_V | {2 4 11 12 16 17 }
	Port: Cipher : sbox_V | {5 6 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln149 : 1
		i : 1
		br_ln149 : 2
		trunc_ln150_1 : 1
		trunc_ln321 : 1
		zext_ln150 : 1
		in_V_addr : 2
		in_V_load : 3
	State 3
		zext_ln321 : 1
		state_V_addr : 2
		store_ln150 : 3
	State 4
	State 5
		icmp_ln154 : 1
		br_ln154 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln158 : 1
		call_ln158 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln165 : 1
		i_1 : 1
		br_ln165 : 2
		trunc_ln166_1 : 1
		trunc_ln321_2 : 1
		tmp_8 : 2
		zext_ln321_2 : 3
		state_V_addr_5 : 4
		state_V_load : 5
	State 19
		out_V_addr : 1
		store_ln166 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |  grp_MixColumns_fu_138 | 10.7035 |   830   |   793   |
|   call   | grp_AddRoundKey_fu_143 |  1.183  |    36   |   189   |
|          |  grp_ShiftRows_fu_153  |  3.549  |    34   |    67   |
|          |   grp_SubBytes_fu_158  |  2.366  |    30   |    75   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_171        |    0    |    0    |    15   |
|    add   |      round_fu_226      |    0    |    0    |    13   |
|          |       i_1_fu_238       |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln149_fu_165   |    0    |    0    |    11   |
|   icmp   |    icmp_ln154_fu_207   |    0    |    0    |    9    |
|          |    icmp_ln165_fu_232   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|partselect|  trunc_ln150_1_fu_177  |    0    |    0    |    0    |
|          |  trunc_ln166_1_fu_244  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln321_fu_187   |    0    |    0    |    0    |
|          |  trunc_ln321_2_fu_254  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln150_fu_191   |    0    |    0    |    0    |
|          |    zext_ln321_fu_202   |    0    |    0    |    0    |
|   zext   |    zext_ln158_fu_221   |    0    |    0    |    0    |
|          |   zext_ln321_2_fu_266  |    0    |    0    |    0    |
|          |    zext_ln166_fu_271   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_6_fu_196      |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_213     |    0    |    0    |    0    |
|          |      tmp_8_fu_258      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        | 17.8015 |   930   |   1198  |
|----------|------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|state_V|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     i4_0_reg_126     |    5   |
|      i_0_reg_103     |    5   |
|      i_1_reg_315     |    5   |
|       i_reg_279      |    5   |
|   in_V_addr_reg_294  |    4   |
|    round_0_reg_114   |    4   |
|     round_reg_307    |    4   |
|state_V_addr_5_reg_320|    4   |
| trunc_ln150_1_reg_284|    2   |
|  trunc_ln321_reg_289 |    2   |
|  zext_ln158_reg_302  |    8   |
+----------------------+--------+
|         Total        |   48   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_63    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_75    |  p0  |   3  |   4  |   12   ||    15   |
|     round_0_reg_114    |  p0  |   2  |   4  |    8   ||    9    |
|      i4_0_reg_126      |  p0  |   2  |   5  |   10   ||    9    |
| grp_AddRoundKey_fu_143 |  p3  |   4  |   7  |   28   ||    15   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   66   ||  6.0845 ||    57   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   17   |   930  |  1198  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   57   |    -   |
|  Register |    -   |    -   |   48   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   23   |   978  |  1255  |    0   |
+-----------+--------+--------+--------+--------+--------+
