// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_stream_TREADY,
        bound4,
        out_stream_TDATA,
        out_stream_TVALID,
        sub151,
        or_ln168,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_q0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0,
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0,
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0,
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0,
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0,
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0,
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_q0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0,
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   out_stream_TREADY;
input  [36:0] bound4;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input  [31:0] sub151;
input  [0:0] or_ln168;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0;
output  [4:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_q0;
output  [10:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
output   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
input  [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0;
output  [4:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0;
output   FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0;
input  [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0;
output  [4:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0;
output   FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0;
input  [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_q0;
output  [4:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_q0;
output  [10:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0;
output   p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0;
input  [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_q0;

reg ap_idle;
reg out_stream_TVALID;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0;
reg FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
reg FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
reg FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0;
reg p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln160_1_reg_1886;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln156_fu_1090_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln160_fu_1113_p2;
reg   [0:0] icmp_ln160_reg_1870;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter2_reg;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter3_reg;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter4_reg;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter5_reg;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter6_reg;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter7_reg;
reg   [0:0] icmp_ln160_reg_1870_pp0_iter8_reg;
wire   [5:0] select_ln156_fu_1119_p3;
reg   [5:0] select_ln156_reg_1875;
wire   [5:0] trunc_ln163_fu_1135_p1;
reg   [5:0] trunc_ln163_reg_1881;
wire   [0:0] icmp_ln160_1_fu_1145_p2;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter2_reg;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter3_reg;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter4_reg;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter5_reg;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter6_reg;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter7_reg;
reg   [0:0] icmp_ln160_1_reg_1886_pp0_iter8_reg;
wire   [0:0] valOut_last_fu_1161_p2;
reg   [0:0] valOut_last_reg_1890;
reg   [0:0] valOut_last_reg_1890_pp0_iter2_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter3_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter4_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter5_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter6_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter7_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter8_reg;
reg   [0:0] valOut_last_reg_1890_pp0_iter9_reg;
wire   [63:0] zext_ln160_fu_1189_p1;
reg   [63:0] zext_ln160_reg_1895;
wire   [63:0] zext_ln163_1_fu_1209_p1;
reg   [63:0] zext_ln163_1_reg_1923;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_reg_2211;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_47_reg_2216;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2231;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2236;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_load_reg_2311;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_load_reg_2316;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_load_reg_2331;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_load_reg_2336;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_load_reg_2351;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_2356;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_load_reg_2371;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_2376;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_load_reg_2391;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_2396;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_load_reg_2411;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_2416;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_load_reg_2431;
reg  signed [15:0] FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_2436;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_load_reg_2451;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_2456;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2471;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2476;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_load_reg_2491;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_load_reg_2496;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_load_reg_2511;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_load_reg_2516;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_58_reg_2531;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_59_reg_2536;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_62_reg_2551;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_63_reg_2556;
reg  signed [15:0] FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_66_reg_2571;
reg  signed [15:0] p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_load_reg_2576;
wire   [31:0] mul_ln163_2_fu_1373_p2;
reg  signed [31:0] mul_ln163_2_reg_2591;
wire   [31:0] mul_ln163_7_fu_1379_p2;
reg  signed [31:0] mul_ln163_7_reg_2596;
wire   [31:0] mul_ln163_14_fu_1385_p2;
reg  signed [31:0] mul_ln163_14_reg_2601;
wire   [31:0] mul_ln163_25_fu_1391_p2;
reg  signed [31:0] mul_ln163_25_reg_2606;
wire   [31:0] mul_ln163_8_fu_1469_p2;
reg  signed [31:0] mul_ln163_8_reg_2611;
wire   [31:0] mul_ln163_10_fu_1475_p2;
reg  signed [31:0] mul_ln163_10_reg_2616;
wire   [31:0] mul_ln163_13_fu_1481_p2;
reg  signed [31:0] mul_ln163_13_reg_2621;
wire   [31:0] mul_ln163_15_fu_1487_p2;
reg  signed [31:0] mul_ln163_15_reg_2626;
wire   [31:0] mul_ln163_16_fu_1493_p2;
reg  signed [31:0] mul_ln163_16_reg_2631;
wire   [31:0] mul_ln163_19_fu_1499_p2;
reg  signed [31:0] mul_ln163_19_reg_2636;
wire   [31:0] mul_ln163_21_fu_1505_p2;
reg  signed [31:0] mul_ln163_21_reg_2641;
wire   [31:0] mul_ln163_24_fu_1511_p2;
reg  signed [31:0] mul_ln163_24_reg_2646;
wire   [31:0] mul_ln163_26_fu_1517_p2;
reg  signed [31:0] mul_ln163_26_reg_2651;
wire   [31:0] mul_ln163_28_fu_1523_p2;
reg  signed [31:0] mul_ln163_28_reg_2656;
wire   [31:0] mul_ln163_29_fu_1529_p2;
reg  signed [31:0] mul_ln163_29_reg_2661;
wire   [31:0] mul_ln163_31_fu_1535_p2;
reg  signed [31:0] mul_ln163_31_reg_2666;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_12_fu_1541_p2;
reg   [31:0] add_ln163_12_reg_2671;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_27_fu_1545_p2;
reg   [31:0] add_ln163_27_reg_2676;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_2_fu_1549_p2;
reg   [31:0] add_ln163_2_reg_2681;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_5_fu_1553_p2;
reg   [31:0] add_ln163_5_reg_2686;
wire   [31:0] add_ln163_13_fu_1561_p2;
reg   [31:0] add_ln163_13_reg_2691;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_17_fu_1566_p2;
reg   [31:0] add_ln163_17_reg_2696;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_20_fu_1570_p2;
reg   [31:0] add_ln163_20_reg_2701;
wire   [31:0] add_ln163_28_fu_1578_p2;
reg   [31:0] add_ln163_28_reg_2706;
wire   [31:0] add_ln163_14_fu_1587_p2;
reg   [31:0] add_ln163_14_reg_2711;
wire   [31:0] add_ln163_29_fu_1596_p2;
reg   [31:0] add_ln163_29_reg_2716;
wire   [31:0] sum_1_fu_1615_p2;
reg   [31:0] sum_1_reg_2721;
reg   [0:0] tmp_reg_2726;
reg   [16:0] tmp_6_reg_2731;
reg   [31:0] sum_fu_194;
wire    ap_loop_init;
reg   [5:0] ic_fu_198;
wire   [5:0] add_ln160_fu_1139_p2;
reg   [31:0] ib_fu_202;
wire   [31:0] select_ln156_2_fu_1127_p3;
reg   [36:0] indvar_flatten6_fu_206;
wire   [36:0] add_ln156_1_fu_1095_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] add_ln156_fu_1107_p2;
wire   [0:0] icmp_ln168_fu_1151_p2;
wire   [0:0] or_ln168_1_fu_1156_p2;
wire   [10:0] tmp_4_fu_1182_p3;
wire   [10:0] zext_ln163_fu_1200_p1;
wire   [10:0] add_ln163_31_fu_1203_p2;
wire  signed [31:0] grp_fu_1703_p3;
wire  signed [31:0] grp_fu_1711_p3;
wire  signed [31:0] grp_fu_1719_p3;
wire  signed [31:0] grp_fu_1695_p3;
wire  signed [31:0] grp_fu_1759_p3;
wire  signed [31:0] grp_fu_1743_p3;
wire  signed [31:0] grp_fu_1799_p3;
wire  signed [31:0] grp_fu_1791_p3;
wire  signed [31:0] grp_fu_1735_p3;
wire  signed [31:0] grp_fu_1815_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_9_fu_1557_p2;
wire  signed [31:0] grp_fu_1751_p3;
wire  signed [31:0] grp_fu_1783_p3;
wire  signed [31:0] grp_fu_1767_p3;
wire  signed [31:0] grp_fu_1727_p3;
wire  signed [31:0] grp_fu_1775_p3;
wire  signed [31:0] grp_fu_1807_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_24_fu_1574_p2;
wire   [31:0] add_ln163_6_fu_1583_p2;
wire   [31:0] add_ln163_21_fu_1592_p2;
wire   [31:0] select_ln156_1_fu_1604_p3;
wire   [31:0] add_ln163_30_fu_1611_p2;
wire   [31:0] sub_ln166_fu_1644_p2;
wire   [16:0] tmp_5_fu_1649_p4;
wire   [17:0] zext_ln166_fu_1659_p1;
wire   [17:0] sub_ln166_1_fu_1663_p2;
wire   [17:0] zext_ln166_1_fu_1669_p1;
wire   [17:0] output_data_fu_1672_p3;
wire  signed [31:0] sext_ln166_fu_1679_p1;
wire   [32:0] tmp_1_fu_1683_p3;
reg    grp_fu_1695_ce;
reg    grp_fu_1703_ce;
reg    grp_fu_1711_ce;
reg    grp_fu_1719_ce;
reg    grp_fu_1727_ce;
reg    grp_fu_1735_ce;
reg    grp_fu_1743_ce;
reg    grp_fu_1751_ce;
reg    grp_fu_1759_ce;
reg    grp_fu_1767_ce;
reg    grp_fu_1775_ce;
reg    grp_fu_1783_ce;
reg    grp_fu_1791_ce;
reg    grp_fu_1799_ce;
reg    grp_fu_1807_ce;
reg    grp_fu_1815_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 sum_fu_194 = 32'd0;
#0 ic_fu_198 = 6'd0;
#0 ib_fu_202 = 32'd0;
#0 indvar_flatten6_fu_206 = 37'd0;
#0 ap_done_reg = 1'b0;
end

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U35(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_load_reg_2336),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_load_reg_2331),
    .dout(mul_ln163_2_fu_1373_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U36(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_load_reg_2316),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_load_reg_2311),
    .dout(mul_ln163_7_fu_1379_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U37(
    .din0(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2236),
    .din1(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2231),
    .dout(mul_ln163_14_fu_1385_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U38(
    .din0(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_47_reg_2216),
    .din1(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_reg_2211),
    .dout(mul_ln163_25_fu_1391_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U39(
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_2396),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_load_reg_2391),
    .dout(mul_ln163_8_fu_1469_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U40(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_2456),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_load_reg_2451),
    .dout(mul_ln163_10_fu_1475_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U41(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2476),
    .din1(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2471),
    .dout(mul_ln163_13_fu_1481_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U42(
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_2376),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_load_reg_2371),
    .dout(mul_ln163_15_fu_1487_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U43(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_load_reg_2576),
    .din1(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_66_reg_2571),
    .dout(mul_ln163_16_fu_1493_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U44(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_load_reg_2516),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_load_reg_2511),
    .dout(mul_ln163_19_fu_1499_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U45(
    .din0(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_59_reg_2536),
    .din1(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_58_reg_2531),
    .dout(mul_ln163_21_fu_1505_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U46(
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_2436),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_load_reg_2431),
    .dout(mul_ln163_24_fu_1511_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U47(
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_load_reg_2496),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_load_reg_2491),
    .dout(mul_ln163_26_fu_1517_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U48(
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_2416),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_load_reg_2411),
    .dout(mul_ln163_28_fu_1523_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U49(
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_2356),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_load_reg_2351),
    .dout(mul_ln163_29_fu_1529_p2)
);

FC_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U50(
    .din0(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_63_reg_2556),
    .din1(FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_62_reg_2551),
    .dout(mul_ln163_31_fu_1535_p2)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_q0),
    .din2(mul_ln163_7_reg_2596),
    .ce(grp_fu_1695_ce),
    .dout(grp_fu_1695_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_q0),
    .din2(mul_ln163_14_reg_2601),
    .ce(grp_fu_1703_ce),
    .dout(grp_fu_1703_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_q0),
    .din2(mul_ln163_25_reg_2606),
    .ce(grp_fu_1711_ce),
    .dout(grp_fu_1711_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_q0),
    .din2(mul_ln163_2_reg_2591),
    .ce(grp_fu_1719_ce),
    .dout(grp_fu_1719_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_q0),
    .din2(mul_ln163_19_reg_2636),
    .ce(grp_fu_1727_ce),
    .dout(grp_fu_1727_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_q0),
    .din2(mul_ln163_10_reg_2616),
    .ce(grp_fu_1735_ce),
    .dout(grp_fu_1735_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_q0),
    .din2(mul_ln163_29_reg_2661),
    .ce(grp_fu_1743_ce),
    .dout(grp_fu_1743_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_q0),
    .din2(mul_ln163_26_reg_2651),
    .ce(grp_fu_1751_ce),
    .dout(grp_fu_1751_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_q0),
    .din2(mul_ln163_15_reg_2626),
    .ce(grp_fu_1759_ce),
    .dout(grp_fu_1759_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_q0),
    .din2(mul_ln163_21_reg_2641),
    .ce(grp_fu_1767_ce),
    .dout(grp_fu_1767_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_q0),
    .din2(mul_ln163_16_reg_2631),
    .ce(grp_fu_1775_ce),
    .dout(grp_fu_1775_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_q0),
    .din2(mul_ln163_13_reg_2621),
    .ce(grp_fu_1783_ce),
    .dout(grp_fu_1783_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_q0),
    .din2(mul_ln163_8_reg_2611),
    .ce(grp_fu_1791_ce),
    .dout(grp_fu_1791_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_q0),
    .din2(mul_ln163_28_reg_2656),
    .ce(grp_fu_1799_ce),
    .dout(grp_fu_1799_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_q0),
    .din1(p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_q0),
    .din2(mul_ln163_31_reg_2666),
    .ce(grp_fu_1807_ce),
    .dout(grp_fu_1807_p3)
);

FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0),
    .din1(FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_q0),
    .din2(mul_ln163_24_reg_2646),
    .ce(grp_fu_1815_ce),
    .dout(grp_fu_1815_p3)
);

FC_CIF_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ib_fu_202 <= 32'd0;
        end else if (((icmp_ln156_fu_1090_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ib_fu_202 <= select_ln156_2_fu_1127_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ic_fu_198 <= 6'd0;
        end else if (((icmp_ln156_fu_1090_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ic_fu_198 <= add_ln160_fu_1139_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_206 <= 37'd0;
        end else if (((icmp_ln156_fu_1090_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten6_fu_206 <= add_ln156_1_fu_1095_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_fu_194 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            sum_fu_194 <= sum_1_fu_1615_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_58_reg_2531 <= FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_load_s_reg_2211 <= FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2231 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2471 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_62_reg_2551 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_66_reg_2571 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_47_reg_2216 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2236 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_59_reg_2536 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0;
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_63_reg_2556 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_load_reg_2351 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_load_reg_2371 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_load_reg_2391 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_load_reg_2411 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_load_reg_2431 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_2376 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_2396 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_2416 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_2436 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0;
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_2356 <= FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0;
        add_ln163_12_reg_2671 <= add_ln163_12_fu_1541_p2;
        add_ln163_13_reg_2691 <= add_ln163_13_fu_1561_p2;
        add_ln163_14_reg_2711 <= add_ln163_14_fu_1587_p2;
        add_ln163_17_reg_2696 <= add_ln163_17_fu_1566_p2;
        add_ln163_20_reg_2701 <= add_ln163_20_fu_1570_p2;
        add_ln163_27_reg_2676 <= add_ln163_27_fu_1545_p2;
        add_ln163_28_reg_2706 <= add_ln163_28_fu_1578_p2;
        add_ln163_29_reg_2716 <= add_ln163_29_fu_1596_p2;
        add_ln163_2_reg_2681 <= add_ln163_2_fu_1549_p2;
        add_ln163_5_reg_2686 <= add_ln163_5_fu_1553_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln160_1_reg_1886_pp0_iter2_reg <= icmp_ln160_1_reg_1886;
        icmp_ln160_1_reg_1886_pp0_iter3_reg <= icmp_ln160_1_reg_1886_pp0_iter2_reg;
        icmp_ln160_1_reg_1886_pp0_iter4_reg <= icmp_ln160_1_reg_1886_pp0_iter3_reg;
        icmp_ln160_1_reg_1886_pp0_iter5_reg <= icmp_ln160_1_reg_1886_pp0_iter4_reg;
        icmp_ln160_1_reg_1886_pp0_iter6_reg <= icmp_ln160_1_reg_1886_pp0_iter5_reg;
        icmp_ln160_1_reg_1886_pp0_iter7_reg <= icmp_ln160_1_reg_1886_pp0_iter6_reg;
        icmp_ln160_1_reg_1886_pp0_iter8_reg <= icmp_ln160_1_reg_1886_pp0_iter7_reg;
        icmp_ln160_1_reg_1886_pp0_iter9_reg <= icmp_ln160_1_reg_1886_pp0_iter8_reg;
        icmp_ln160_reg_1870_pp0_iter2_reg <= icmp_ln160_reg_1870;
        icmp_ln160_reg_1870_pp0_iter3_reg <= icmp_ln160_reg_1870_pp0_iter2_reg;
        icmp_ln160_reg_1870_pp0_iter4_reg <= icmp_ln160_reg_1870_pp0_iter3_reg;
        icmp_ln160_reg_1870_pp0_iter5_reg <= icmp_ln160_reg_1870_pp0_iter4_reg;
        icmp_ln160_reg_1870_pp0_iter6_reg <= icmp_ln160_reg_1870_pp0_iter5_reg;
        icmp_ln160_reg_1870_pp0_iter7_reg <= icmp_ln160_reg_1870_pp0_iter6_reg;
        icmp_ln160_reg_1870_pp0_iter8_reg <= icmp_ln160_reg_1870_pp0_iter7_reg;
        mul_ln163_10_reg_2616 <= mul_ln163_10_fu_1475_p2;
        mul_ln163_13_reg_2621 <= mul_ln163_13_fu_1481_p2;
        mul_ln163_14_reg_2601 <= mul_ln163_14_fu_1385_p2;
        mul_ln163_15_reg_2626 <= mul_ln163_15_fu_1487_p2;
        mul_ln163_16_reg_2631 <= mul_ln163_16_fu_1493_p2;
        mul_ln163_19_reg_2636 <= mul_ln163_19_fu_1499_p2;
        mul_ln163_21_reg_2641 <= mul_ln163_21_fu_1505_p2;
        mul_ln163_24_reg_2646 <= mul_ln163_24_fu_1511_p2;
        mul_ln163_25_reg_2606 <= mul_ln163_25_fu_1391_p2;
        mul_ln163_26_reg_2651 <= mul_ln163_26_fu_1517_p2;
        mul_ln163_28_reg_2656 <= mul_ln163_28_fu_1523_p2;
        mul_ln163_29_reg_2661 <= mul_ln163_29_fu_1529_p2;
        mul_ln163_2_reg_2591 <= mul_ln163_2_fu_1373_p2;
        mul_ln163_31_reg_2666 <= mul_ln163_31_fu_1535_p2;
        mul_ln163_7_reg_2596 <= mul_ln163_7_fu_1379_p2;
        mul_ln163_8_reg_2611 <= mul_ln163_8_fu_1469_p2;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_load_reg_2451 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_load_reg_2491 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_load_reg_2511 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_load_reg_2311 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_load_reg_2331 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_2456 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2476 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_load_reg_2496 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_load_reg_2516 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_load_reg_2576 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_load_reg_2316 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_q0;
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_load_reg_2336 <= p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_q0;
        sum_1_reg_2721 <= sum_1_fu_1615_p2;
        tmp_6_reg_2731 <= {{sum_1_fu_1615_p2[31:15]}};
        tmp_reg_2726 <= sum_1_fu_1615_p2[32'd31];
        valOut_last_reg_1890_pp0_iter2_reg <= valOut_last_reg_1890;
        valOut_last_reg_1890_pp0_iter3_reg <= valOut_last_reg_1890_pp0_iter2_reg;
        valOut_last_reg_1890_pp0_iter4_reg <= valOut_last_reg_1890_pp0_iter3_reg;
        valOut_last_reg_1890_pp0_iter5_reg <= valOut_last_reg_1890_pp0_iter4_reg;
        valOut_last_reg_1890_pp0_iter6_reg <= valOut_last_reg_1890_pp0_iter5_reg;
        valOut_last_reg_1890_pp0_iter7_reg <= valOut_last_reg_1890_pp0_iter6_reg;
        valOut_last_reg_1890_pp0_iter8_reg <= valOut_last_reg_1890_pp0_iter7_reg;
        valOut_last_reg_1890_pp0_iter9_reg <= valOut_last_reg_1890_pp0_iter8_reg;
        zext_ln160_reg_1895[5 : 0] <= zext_ln160_fu_1189_p1[5 : 0];
        zext_ln163_1_reg_1923[10 : 0] <= zext_ln163_1_fu_1209_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln160_1_reg_1886 <= icmp_ln160_1_fu_1145_p2;
        icmp_ln160_reg_1870 <= icmp_ln160_fu_1113_p2;
        select_ln156_reg_1875 <= select_ln156_fu_1119_p3;
        trunc_ln163_reg_1881 <= trunc_ln163_fu_1135_p1;
        valOut_last_reg_1890 <= valOut_last_fu_1161_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b1;
    end else begin
        FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln156_fu_1090_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1695_ce = 1'b1;
    end else begin
        grp_fu_1695_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1703_ce = 1'b1;
    end else begin
        grp_fu_1703_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1711_ce = 1'b1;
    end else begin
        grp_fu_1711_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1719_ce = 1'b1;
    end else begin
        grp_fu_1719_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1727_ce = 1'b1;
    end else begin
        grp_fu_1727_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1735_ce = 1'b1;
    end else begin
        grp_fu_1735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1743_ce = 1'b1;
    end else begin
        grp_fu_1743_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1751_ce = 1'b1;
    end else begin
        grp_fu_1751_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1759_ce = 1'b1;
    end else begin
        grp_fu_1759_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1767_ce = 1'b1;
    end else begin
        grp_fu_1767_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1775_ce = 1'b1;
    end else begin
        grp_fu_1775_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1783_ce = 1'b1;
    end else begin
        grp_fu_1783_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1791_ce = 1'b1;
    end else begin
        grp_fu_1791_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1799_ce = 1'b1;
    end else begin
        grp_fu_1799_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1807_ce = 1'b1;
    end else begin
        grp_fu_1807_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1815_ce = 1'b1;
    end else begin
        grp_fu_1815_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln160_1_reg_1886_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln160_1_reg_1886_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 = 1'b1;
    end else begin
        p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 = zext_ln160_fu_1189_p1;

assign FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 = zext_ln160_reg_1895;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = zext_ln163_1_reg_1923;

assign FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = zext_ln163_1_reg_1923;

assign add_ln156_1_fu_1095_p2 = (indvar_flatten6_fu_206 + 37'd1);

assign add_ln156_fu_1107_p2 = (ib_fu_202 + 32'd1);

assign add_ln160_fu_1139_p2 = (select_ln156_fu_1119_p3 + 6'd1);

assign add_ln163_12_fu_1541_p2 = ($signed(grp_fu_1703_p3) + $signed(grp_fu_1711_p3));

assign add_ln163_13_fu_1561_p2 = (add_ln163_12_reg_2671 + add_ln163_9_fu_1557_p2);

assign add_ln163_14_fu_1587_p2 = (add_ln163_13_reg_2691 + add_ln163_6_fu_1583_p2);

assign add_ln163_17_fu_1566_p2 = ($signed(grp_fu_1751_p3) + $signed(grp_fu_1783_p3));

assign add_ln163_20_fu_1570_p2 = ($signed(grp_fu_1767_p3) + $signed(grp_fu_1727_p3));

assign add_ln163_21_fu_1592_p2 = (add_ln163_20_reg_2701 + add_ln163_17_reg_2696);

assign add_ln163_24_fu_1574_p2 = ($signed(grp_fu_1775_p3) + $signed(grp_fu_1807_p3));

assign add_ln163_27_fu_1545_p2 = ($signed(grp_fu_1719_p3) + $signed(grp_fu_1695_p3));

assign add_ln163_28_fu_1578_p2 = (add_ln163_27_reg_2676 + add_ln163_24_fu_1574_p2);

assign add_ln163_29_fu_1596_p2 = (add_ln163_28_reg_2706 + add_ln163_21_fu_1592_p2);

assign add_ln163_2_fu_1549_p2 = ($signed(grp_fu_1759_p3) + $signed(grp_fu_1743_p3));

assign add_ln163_30_fu_1611_p2 = (add_ln163_29_reg_2716 + add_ln163_14_reg_2711);

assign add_ln163_31_fu_1203_p2 = (tmp_4_fu_1182_p3 + zext_ln163_fu_1200_p1);

assign add_ln163_5_fu_1553_p2 = ($signed(grp_fu_1799_p3) + $signed(grp_fu_1791_p3));

assign add_ln163_6_fu_1583_p2 = (add_ln163_5_reg_2686 + add_ln163_2_reg_2681);

assign add_ln163_9_fu_1557_p2 = ($signed(grp_fu_1735_p3) + $signed(grp_fu_1815_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & ((1'b1 == ap_block_state11_io) | (1'b1 == ap_block_state11_pp0_stage0_iter10)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter10 == 1'b1) & ((1'b1 == ap_block_state11_io) | (1'b1 == ap_block_state11_pp0_stage0_iter10)));
end

always @ (*) begin
    ap_block_state11_io = ((icmp_ln160_1_reg_1886_pp0_iter9_reg == 1'd1) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((icmp_ln160_1_reg_1886_pp0_iter9_reg == 1'd1) & (out_stream_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln156_fu_1090_p2 = ((indvar_flatten6_fu_206 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln160_1_fu_1145_p2 = ((add_ln160_fu_1139_p2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_1113_p2 = ((ic_fu_198 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_1151_p2 = ((select_ln156_2_fu_1127_p3 != sub151) ? 1'b1 : 1'b0);

assign or_ln168_1_fu_1156_p2 = (or_ln168 | icmp_ln168_fu_1151_p2);

assign out_stream_TDATA = tmp_1_fu_1683_p3;

assign output_data_fu_1672_p3 = ((tmp_reg_2726[0:0] == 1'b1) ? sub_ln166_1_fu_1663_p2 : zext_ln166_1_fu_1669_p1);

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_address0 = zext_ln160_reg_1895;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_address0 = zext_ln160_fu_1189_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_address0 = zext_ln163_1_reg_1923;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_address0 = zext_ln163_1_fu_1209_p1;

assign p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_address0 = zext_ln163_1_fu_1209_p1;

assign select_ln156_1_fu_1604_p3 = ((icmp_ln160_reg_1870_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : sum_fu_194);

assign select_ln156_2_fu_1127_p3 = ((icmp_ln160_fu_1113_p2[0:0] == 1'b1) ? add_ln156_fu_1107_p2 : ib_fu_202);

assign select_ln156_fu_1119_p3 = ((icmp_ln160_fu_1113_p2[0:0] == 1'b1) ? 6'd0 : ic_fu_198);

assign sext_ln166_fu_1679_p1 = $signed(output_data_fu_1672_p3);

assign sub_ln166_1_fu_1663_p2 = (18'd0 - zext_ln166_fu_1659_p1);

assign sub_ln166_fu_1644_p2 = (32'd0 - sum_1_reg_2721);

assign sum_1_fu_1615_p2 = (select_ln156_1_fu_1604_p3 + add_ln163_30_fu_1611_p2);

assign tmp_1_fu_1683_p3 = {{valOut_last_reg_1890_pp0_iter9_reg}, {sext_ln166_fu_1679_p1}};

assign tmp_4_fu_1182_p3 = {{trunc_ln163_reg_1881}, {5'd0}};

assign tmp_5_fu_1649_p4 = {{sub_ln166_fu_1644_p2[31:15]}};

assign trunc_ln163_fu_1135_p1 = select_ln156_2_fu_1127_p3[5:0];

assign valOut_last_fu_1161_p2 = (or_ln168_1_fu_1156_p2 ^ 1'd1);

assign zext_ln160_fu_1189_p1 = select_ln156_reg_1875;

assign zext_ln163_1_fu_1209_p1 = add_ln163_31_fu_1203_p2;

assign zext_ln163_fu_1200_p1 = select_ln156_reg_1875;

assign zext_ln166_1_fu_1669_p1 = tmp_6_reg_2731;

assign zext_ln166_fu_1659_p1 = tmp_5_fu_1649_p4;

always @ (posedge ap_clk) begin
    zext_ln160_reg_1895[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln163_1_reg_1923[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3
