{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495103852194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495103852210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 12:37:31 2017 " "Processing started: Thu May 18 12:37:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495103852210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103852210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS-System -c NIOS-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS-System -c NIOS-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103852210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495103861488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495103861488 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \":\", or \",\" NIOS.vhd(46) " "VHDL syntax error at NIOS.vhd(46) near text \"(\";  expecting \":\", or \",\"" {  } { { "NIOS.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/NIOS.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895401 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "NIOS NIOS.vhd(4) " "Ignored construct NIOS at NIOS.vhd(4) due to previous errors" {  } { { "NIOS.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/NIOS.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1495103895401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895464 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895464 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895480 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "../component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_014" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_003" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895722 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_002" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_008 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_008" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_008 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_008" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_006" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_003" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895862 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895862 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895862 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895862 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895956 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_023_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_023_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_023 " "Found entity 2: nios_system_mm_interconnect_0_router_023" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_019_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_019_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_019 " "Found entity 2: nios_system_mm_interconnect_0_router_019" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_015_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_015 " "Found entity 2: nios_system_mm_interconnect_0_router_015" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_014_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_014 " "Found entity 2: nios_system_mm_interconnect_0_router_014" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_013_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_013_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_013 " "Found entity 2: nios_system_mm_interconnect_0_router_013" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_011_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_011_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_011 " "Found entity 2: nios_system_mm_interconnect_0_router_011" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_006_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_006 " "Found entity 2: nios_system_mm_interconnect_0_router_006" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103895987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103895987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896003 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103896003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103896003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896018 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103896018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1495103896018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896018 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_Processor1_custom_instruction_master_multi_xconnect" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_System_PLL " "Found entity 1: nios_system_System_PLL" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SysID " "Found entity 1: nios_system_SysID" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SysID.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Slider_Switches " "Found entity 1: nios_system_Slider_Switches" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Slider_Switches.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896143 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1495103896159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_serial_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_serial_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Serial_Port " "Found entity 1: nios_system_Serial_Port" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Serial_Port.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SRAM " "Found entity 1: nios_system_SRAM" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SRAM.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_input_efifo_module " "Found entity 1: nios_system_SDRAM_input_efifo_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896190 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM " "Found entity 2: nios_system_SDRAM" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(238) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495103896190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(239) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495103896190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(240) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495103896190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_SDRAM_test_component.v(241) " "Verilog HDL warning at nios_system_SDRAM_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1495103896190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_SDRAM_test_component_ram_module " "Found entity 1: nios_system_SDRAM_test_component_ram_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896190 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_SDRAM_test_component " "Found entity 2: nios_system_SDRAM_test_component" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Red_LEDs " "Found entity 1: nios_system_Red_LEDs" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Red_LEDs.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Red_LEDs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pushbuttons " "Found entity 1: nios_system_Pushbuttons" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Pushbuttons.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2 " "Found entity 1: nios_system_Processor2" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_register_bank_a_module " "Found entity 1: nios_system_Processor2_cpu_register_bank_a_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_Processor2_cpu_register_bank_b_module " "Found entity 2: nios_system_Processor2_cpu_register_bank_b_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_Processor2_cpu_nios2_oci_debug " "Found entity 3: nios_system_Processor2_cpu_nios2_oci_debug" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_Processor2_cpu_nios2_oci_break " "Found entity 4: nios_system_Processor2_cpu_nios2_oci_break" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_Processor2_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_Processor2_cpu_nios2_oci_xbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_Processor2_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_Processor2_cpu_nios2_oci_dbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_Processor2_cpu_nios2_oci_itrace " "Found entity 7: nios_system_Processor2_cpu_nios2_oci_itrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_Processor2_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_Processor2_cpu_nios2_oci_td_mode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_Processor2_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_Processor2_cpu_nios2_oci_dtrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_Processor2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_Processor2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_Processor2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_Processor2_cpu_nios2_oci_fifo " "Found entity 13: nios_system_Processor2_cpu_nios2_oci_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_Processor2_cpu_nios2_oci_pib " "Found entity 14: nios_system_Processor2_cpu_nios2_oci_pib" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_Processor2_cpu_nios2_oci_im " "Found entity 15: nios_system_Processor2_cpu_nios2_oci_im" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_Processor2_cpu_nios2_performance_monitors " "Found entity 16: nios_system_Processor2_cpu_nios2_performance_monitors" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_Processor2_cpu_nios2_avalon_reg " "Found entity 17: nios_system_Processor2_cpu_nios2_avalon_reg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_Processor2_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_Processor2_cpu_ociram_sp_ram_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_Processor2_cpu_nios2_ocimem " "Found entity 19: nios_system_Processor2_cpu_nios2_ocimem" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_Processor2_cpu_nios2_oci " "Found entity 20: nios_system_Processor2_cpu_nios2_oci" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_Processor2_cpu " "Found entity 21: nios_system_Processor2_cpu" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_debug_slave_sysclk " "Found entity 1: nios_system_Processor2_cpu_debug_slave_sysclk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_debug_slave_tck " "Found entity 1: nios_system_Processor2_cpu_debug_slave_tck" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_debug_slave_wrapper " "Found entity 1: nios_system_Processor2_cpu_debug_slave_wrapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor2_cpu_test_bench " "Found entity 1: nios_system_Processor2_cpu_test_bench" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1 " "Found entity 1: nios_system_Processor1" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_register_bank_a_module " "Found entity 1: nios_system_Processor1_cpu_register_bank_a_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_Processor1_cpu_register_bank_b_module " "Found entity 2: nios_system_Processor1_cpu_register_bank_b_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_Processor1_cpu_nios2_oci_debug " "Found entity 3: nios_system_Processor1_cpu_nios2_oci_debug" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_Processor1_cpu_nios2_oci_break " "Found entity 4: nios_system_Processor1_cpu_nios2_oci_break" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_Processor1_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_Processor1_cpu_nios2_oci_xbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_Processor1_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_Processor1_cpu_nios2_oci_dbrk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_Processor1_cpu_nios2_oci_itrace " "Found entity 7: nios_system_Processor1_cpu_nios2_oci_itrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_Processor1_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_Processor1_cpu_nios2_oci_td_mode" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_Processor1_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_Processor1_cpu_nios2_oci_dtrace" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_Processor1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_Processor1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_Processor1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_Processor1_cpu_nios2_oci_fifo " "Found entity 13: nios_system_Processor1_cpu_nios2_oci_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_Processor1_cpu_nios2_oci_pib " "Found entity 14: nios_system_Processor1_cpu_nios2_oci_pib" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_Processor1_cpu_nios2_oci_im " "Found entity 15: nios_system_Processor1_cpu_nios2_oci_im" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_Processor1_cpu_nios2_performance_monitors " "Found entity 16: nios_system_Processor1_cpu_nios2_performance_monitors" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_Processor1_cpu_nios2_avalon_reg " "Found entity 17: nios_system_Processor1_cpu_nios2_avalon_reg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_Processor1_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_Processor1_cpu_ociram_sp_ram_module" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_Processor1_cpu_nios2_ocimem " "Found entity 19: nios_system_Processor1_cpu_nios2_ocimem" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_Processor1_cpu_nios2_oci " "Found entity 20: nios_system_Processor1_cpu_nios2_oci" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_Processor1_cpu " "Found entity 21: nios_system_Processor1_cpu" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_debug_slave_sysclk " "Found entity 1: nios_system_Processor1_cpu_debug_slave_sysclk" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_debug_slave_tck " "Found entity 1: nios_system_Processor1_cpu_debug_slave_tck" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_debug_slave_wrapper " "Found entity 1: nios_system_Processor1_cpu_debug_slave_wrapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_processor1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Processor1_cpu_test_bench " "Found entity 1: nios_system_Processor1_cpu_test_bench" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Processor1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: nios_system_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896569 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896569 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_UART_sim_scfifo_w " "Found entity 1: nios_system_JTAG_UART_sim_scfifo_w" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896663 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_JTAG_UART_scfifo_w " "Found entity 2: nios_system_JTAG_UART_scfifo_w" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896663 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_JTAG_UART_sim_scfifo_r " "Found entity 3: nios_system_JTAG_UART_sim_scfifo_r" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896663 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_JTAG_UART_scfifo_r " "Found entity 4: nios_system_JTAG_UART_scfifo_r" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896663 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_JTAG_UART " "Found entity 5: nios_system_JTAG_UART" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Interval_Timer " "Found entity 1: nios_system_Interval_Timer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Interval_Timer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Green_LEDs " "Found entity 1: nios_system_Green_LEDs" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Green_LEDs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896694 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_expansion_jp5.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_expansion_jp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Expansion_JP5 " "Found entity 1: nios_system_Expansion_JP5" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Expansion_JP5.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Expansion_JP5.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_CameraD5M_0-rtl " "Found design unit 1: nios_system_CameraD5M_0-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896736 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0 " "Found entity 1: nios_system_CameraD5M_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_avalon_st_adapter " "Found entity 1: nios_system_CameraD5M_0_avalon_st_adapter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_decoder_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_decoder_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_video_decoder_0 " "Found entity 1: nios_system_CameraD5M_0_video_decoder_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_decoder_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_bayer_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_camerad5m_0_video_bayer_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_CameraD5M_0_video_bayer_resampler_0 " "Found entity 1: nios_system_CameraD5M_0_video_bayer_resampler_0" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_CameraD5M_0_video_bayer_resampler_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_detect-Behaviour " "Found design unit 1: cam_detect-Behaviour" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896830 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam_detect " "Found entity 1: cam_detect" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/cam_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_Audio_Subsystem-rtl " "Found design unit 1: nios_system_Audio_Subsystem-rtl" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896846 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Audio_Subsystem " "Found entity 1: nios_system_Audio_Subsystem" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Audio_Subsystem_Audio_PLL " "Found entity 1: nios_system_Audio_Subsystem_Audio_PLL" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Audio_Subsystem_Audio " "Found entity 1: nios_system_Audio_Subsystem_Audio" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896939 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495103896939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103896986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103896986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_AV_Config " "Found entity 1: nios_system_AV_Config" {  } { { "../component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" "" { Text "D:/intelFPGA_lite/16.1/component_tutorial/embedded_system/synthesis/submodules/nios_system_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_detect-Behaviour " "Found design unit 1: cam_detect-Behaviour" {  } { { "cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/cam_detect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897064 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam_detect " "Found entity 1: cam_detect" {  } { { "cam_detect.vhd" "" { Text "D:/intelFPGA_lite/16.1/NIOS-System/cam_detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495103897064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/16.1/NIOS-System/output_files/NIOS-System.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/16.1/NIOS-System/output_files/NIOS-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103897785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495103906817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 18 12:38:26 2017 " "Processing ended: Thu May 18 12:38:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495103906817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495103906817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495103906817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103906817 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495103907772 ""}
