# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:56:06 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package array32
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 12:56:07 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 12:56:07 on Feb 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): tb_MyFirstMIPSDatapath.vhd(48): (vopt-1127) Entity work.myfirstmipsdatapath was not selected for default binding because it is out of date relative to dependency work.array32. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_MyFirstMIPSDatapath.do PAUSED at line 5
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:56:44 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 12:56:45 on Feb 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 12:56:07 on Feb 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 210 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:57:23 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 12:57:23 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:57:23 on Feb 07,2023, Elapsed time: 0:01:16
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 12:57:23 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 210 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:58:46 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# ** Error: tb_MyFirstMIPSDatapath.vhd(71): (vcom-1136) Unknown identifier "cCLK_HPER".
# ** Error: tb_MyFirstMIPSDatapath.vhd(71): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Note: tb_MyFirstMIPSDatapath.vhd(76): VHDL Compiler exiting
# End time: 12:58:46 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_MyFirstMIPSDatapath.do line 2
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -2008 *.vhd"
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 12:58:59 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 12:58:59 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:59 on Feb 07,2023, Elapsed time: 0:01:36
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 12:58:59 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 210 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:05:15 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:05:15 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:05:15 on Feb 07,2023, Elapsed time: 0:06:16
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:05:15 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 210 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:06:23 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:06:23 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:06:24 on Feb 07,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:06:24 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 210 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:10:18 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:10:18 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:10:18 on Feb 07,2023, Elapsed time: 0:03:54
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:10:18 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 210 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:12:30 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:12:30 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:12:30 on Feb 07,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:12:30 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 420 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:15:13 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:15:13 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:15:13 on Feb 07,2023, Elapsed time: 0:02:43
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:15:13 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 420 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:18:47 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:18:47 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:18:47 on Feb 07,2023, Elapsed time: 0:03:34
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:18:47 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 420 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:20:57 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:20:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:20:57 on Feb 07,2023, Elapsed time: 0:02:10
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:20:57 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 420 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:23:57 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:23:57 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:23:58 on Feb 07,2023, Elapsed time: 0:03:01
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:23:58 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 420 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:34:37 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:34:37 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:34:38 on Feb 07,2023, Elapsed time: 0:10:40
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:34:38 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 420 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:35:34 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:35:34 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:35:34 on Feb 07,2023, Elapsed time: 0:00:56
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:35:34 on Feb 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 473 ns
do tb_MyFirstMIPSDatapath.do
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 13:38:40 on Feb 07,2023
# vcom -reportprogress 300 -2008 FullAdder.vhd Mux32t1.vhd MyFirstMIPSDatapath.vhd NBit_Reg.vhd N_Bit_inverter.vhd RegFile.vhd RippleCarryAdder.vhd andg2.vhd array32.vhd dataflow_mux2t1.vhd decoder.vhd dffg.vhd invg.vhd mux2t1.vhd mux2t1_N.vhd nAdd_Sub.vhd org2.vhd tb_MyFirstMIPSDatapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FULLAdder
# -- Loading package NUMERIC_STD
# -- Loading package array32
# -- Compiling entity Mux32t1
# -- Compiling architecture rt1 of Mux32t1
# -- Compiling entity MyFirstMIPSDatapath
# -- Compiling architecture structural of MyFirstMIPSDatapath
# -- Compiling entity NBit_Reg
# -- Compiling architecture structural of NBit_Reg
# -- Compiling entity N_Bit_inverter
# -- Compiling architecture structural of N_Bit_inverter
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture structural of RippleCarryAdder
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling package array32
# -- Compiling entity dataflow_mux2t1
# -- Compiling architecture dataflow of dataflow_mux2t1
# -- Compiling entity decoder
# -- Compiling architecture DEC of decoder
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity NAdd_Sub
# -- Compiling architecture structural of NAdd_Sub
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_MyFirstMIPSDatapath
# -- Compiling architecture behavior of tb_MyFirstMIPSDatapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 13:38:40 on Feb 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:38:41 on Feb 07,2023, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_MyFirstMIPSDatapath 
# Start time: 13:38:41 on Feb 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_myfirstmipsdatapath(behavior)#1
# Loading work.array32
# Loading work.myfirstmipsdatapath(structural)#1
# Loading work.regfile(structural)#1
# Loading work.nbit_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(rt1)#1
# Loading work.decoder(dec)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.nadd_sub(structural)#1
# Loading work.n_bit_inverter(structural)#1
# Loading work.ripplecarryadder(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# 0 ns
# 473 ns
# End time: 13:44:35 on Feb 07,2023, Elapsed time: 0:05:54
# Errors: 0, Warnings: 1
