# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_3_4  "../../../VGA_ctler.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../VGA_ctler.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v"
verilog xil_defaultlib  "../../../VGA_ctler.srcs/sources_1/imports/VGA_ctler/clk_div.v"
verilog xil_defaultlib  "../../../VGA_ctler.srcs/sources_1/imports/VGA_ctler/vga_bsprite.v"
verilog xil_defaultlib  "../../../VGA_ctler.srcs/sources_1/imports/VGA_ctler/vga_core.v"
verilog xil_defaultlib  "../../../VGA_ctler.srcs/sources_1/new/VGA_ctler.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
