vendor_name = ModelSim
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_NiosProcessor.qip
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/cpu.sdc
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Lab2.bdf
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/ABS.bdf
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_hexTo7segAll.vhd
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_hexTo7segOne.vhd
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Waveform.vwf
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Waveform1.vwf
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Krets_12.sv
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Waveform2.vwf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/stens/Documents/NTNU/TFE4205/Lab2/db/Ver2.cbx.xml
design_name = hard_block
design_name = Krets_12
instance = comp, \CO~output\, CO~output, Krets_12, 1
instance = comp, \DO3~output\, DO3~output, Krets_12, 1
instance = comp, \DO2~output\, DO2~output, Krets_12, 1
instance = comp, \DO1~output\, DO1~output, Krets_12, 1
instance = comp, \DO0~output\, DO0~output, Krets_12, 1
instance = comp, \EN1~input\, EN1~input, Krets_12, 1
instance = comp, \DI2~input\, DI2~input, Krets_12, 1
instance = comp, \DI3~input\, DI3~input, Krets_12, 1
instance = comp, \DI0~input\, DI0~input, Krets_12, 1
instance = comp, \DI1~input\, DI1~input, Krets_12, 1
instance = comp, \EN2~input\, EN2~input, Krets_12, 1
instance = comp, \add1|co\, add1|co, Krets_12, 1
instance = comp, \add3|co\, add3|co, Krets_12, 1
instance = comp, \add3|res\, add3|res, Krets_12, 1
instance = comp, \add2|res\, add2|res, Krets_12, 1
instance = comp, \add1|res\, add1|res, Krets_12, 1
instance = comp, \add0|res\, add0|res, Krets_12, 1
