m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/taka/RISCV/mmRISC/tests/do-riscv-arch-test
vAHB_ARB
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1636552259
!i10b 1
!s100 CZ^C]S_oo2QZ^]HCbmWR91
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I4LC[?GW?DZAaao=D3=QmQ1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/taka/RISCV/mmRISC-1/simulation/modelsim/riscv-arch-test
Z5 w1622455176
Z6 8../../../verilog/ahb_matrix/ahb_arb.v
Z7 F../../../verilog/ahb_matrix/ahb_arb.v
!i122 14221
L0 16 164
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1636552258.000000
Z10 !s107 ../../../verilog/uart/sasc/trunk/rtl/verilog/timescale.v|../../../verilog/common/defines.v|./tb_TOP.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/debug/debug_dm.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_top.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_top.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/uart.v|../../../verilog/port/port.v|../../../verilog/ram/ram.v|../../../verilog/int_gen/int_gen.v|../../../verilog/chip/chip_top.v|
Z11 !s90 +define+TOHOST=32'h90003000|+define+DUMP_BGN=32'h90004010|+define+DUMP_END=32'h900048e0|+define+BUS_INTERVENTION_04|-f|flist|
!i113 1
Z12 o-work work -sv -timescale=1ns/100ps
Z13 !s92 +define+TOHOST=32'h90003000 +define+DUMP_BGN=32'h90004010 +define+DUMP_END=32'h900048e0 +define+BUS_INTERVENTION_04 -work work -sv +incdir+../../../verilog/common -timescale=1ns/100ps +define+RISCV_ARCH_TEST +define+SIMULATION
Z14 tCvgOpt 0
n@a@h@b_@a@r@b
vAHB_ARB_RB
R0
R1
!i10b 1
!s100 OgjI2Q=]UPmSNTgYai?9P3
R2
I`X_2e<U:JKEO`OB_Y_jD]1
R3
S1
R4
R5
R6
R7
!i122 14221
L0 184 73
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@a@h@b_@a@r@b_@r@b
vAHB_INTERCONNECT
R0
R1
!i10b 1
!s100 NGCK;dBSQk5L0HVMb<@kl3
R2
IK4PR9[dHXE0=2dP>edN0@2
R3
S1
R4
w1623489856
8../../../verilog/ahb_matrix/ahb_interconnect.v
F../../../verilog/ahb_matrix/ahb_interconnect.v
!i122 14221
L0 16 342
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@a@h@b_@i@n@t@e@r@c@o@n@n@e@c@t
vAHB_MASTER_PORT
R0
R1
!i10b 1
!s100 6mS;d_e[9^X35odV@MIl@0
R2
I_aKefLi4L[H_O81:A@lF63
R3
S1
R4
R5
8../../../verilog/ahb_matrix/ahb_master_port.v
F../../../verilog/ahb_matrix/ahb_master_port.v
!i122 14221
L0 16 179
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@a@h@b_@m@a@s@t@e@r_@p@o@r@t
vAHB_MATRIX
R0
R1
!i10b 1
!s100 CMJnW33J9jM5eANA9ZezC2
R2
IORB1R7D>;c<IZ66b[kdzW1
R3
S1
R4
R5
8../../../verilog/ahb_matrix/ahb_top.v
F../../../verilog/ahb_matrix/ahb_top.v
!i122 14221
L0 16 249
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@a@h@b_@m@a@t@r@i@x
vAHB_SLAVE_PORT
R0
R1
!i10b 1
!s100 VGhV_RB>Yi2EV<?SY`@dA3
R2
IN?Qz^<PAd_>]M[`:^PVZC1
R3
S1
R4
R5
8../../../verilog/ahb_matrix/ahb_slave_port.v
F../../../verilog/ahb_matrix/ahb_slave_port.v
!i122 14221
L0 16 194
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@a@h@b_@s@l@a@v@e_@p@o@r@t
vBUS_M_AHB
R0
R1
!i10b 1
!s100 ]cZhN5ZUjhS3;1;1o5N:G0
R2
ISAW[SU5UobJdgn:f]XLDV2
R3
S1
R4
w1635067599
8../../../verilog/mmRISC/bus_m_ahb.v
F../../../verilog/mmRISC/bus_m_ahb.v
!i122 14221
L0 18 250
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@b@u@s_@m_@a@h@b
vCHECK_FTYPE
R0
Z15 !s110 1636551183
!i10b 1
!s100 l?YXnfImCj=8@aezKdgLN2
R2
IAVN>Z62:9cgbRJ_d12klk0
R3
S1
R4
Z16 w1635512177
Z17 8../../../verilog/cpu/cpu_fpu32.v
Z18 F../../../verilog/cpu/cpu_fpu32.v
!i122 14177
L0 2285 44
R8
r1
!s85 0
31
Z19 !s108 1636551183.000000
R10
Z20 !s90 +define+TOHOST=32'h90004000|+define+DUMP_BGN=32'h90005010|+define+DUMP_END=32'h90005a30|+define+BUS_INTERVENTION_04|-f|flist|
!i113 1
R12
Z21 !s92 +define+TOHOST=32'h90004000 +define+DUMP_BGN=32'h90005010 +define+DUMP_END=32'h90005a30 +define+BUS_INTERVENTION_04 -work work -sv +incdir+../../../verilog/common -timescale=1ns/100ps +define+RISCV_ARCH_TEST +define+SIMULATION
R14
n@c@h@e@c@k_@f@t@y@p@e
vCHIP_TOP
R0
Z22 !s110 1636552258
!i10b 1
!s100 L1<:gBd`dEK7Rh2KEdf0z1
R2
I>lU]b:l]c?63H[55L_MZC0
R3
S1
R4
w1636551117
8../../../verilog/chip/chip_top.v
F../../../verilog/chip/chip_top.v
!i122 14221
L0 168 667
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@h@i@p_@t@o@p
vCPU_CSR
R0
R1
!i10b 1
!s100 G:7Q4674f7?T0T:Z_d8>A0
R2
I><LkFXaZXHYfVYNZi;bNg1
R3
S1
R4
w1635429857
8../../../verilog/cpu/cpu_csr.v
F../../../verilog/cpu/cpu_csr.v
!i122 14221
L0 168 788
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@c@s@r
vCPU_CSR_DBG
R0
R1
!i10b 1
!s100 PN^KZ39^`Dnf3i7[8g9JJ3
R2
IZ<cUHdK_KH9KWWSWJQi851
R3
S1
R4
w1635575149
8../../../verilog/cpu/cpu_csr_dbg.v
F../../../verilog/cpu/cpu_csr_dbg.v
!i122 14221
L0 82 873
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@c@s@r_@d@b@g
vCPU_CSR_INT
R0
R1
!i10b 1
!s100 CA[S_<GmG7]_?TE?DIDa<0
R2
IggN8m^2<nRa47<k>4_m??0
R3
S1
R4
w1635067506
8../../../verilog/cpu/cpu_csr_int.v
F../../../verilog/cpu/cpu_csr_int.v
!i122 14221
L0 50 398
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@c@s@r_@i@n@t
vCPU_DATAPATH
R0
R1
!i10b 1
!s100 lSWfjkQWdK8JaLc5<aB2L3
R2
IzCH_I7QEZj@PMjoRaRjc@0
R3
S1
R4
w1635067510
8../../../verilog/cpu/cpu_datapath.v
F../../../verilog/cpu/cpu_datapath.v
!i122 14221
L0 18 784
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@d@a@t@a@p@a@t@h
vCPU_DEBUG
R0
R1
!i10b 1
!s100 GHQXj4d`7B@jh?Eb<6jiV2
R2
IR=YCkOAL^JCiXX8mZ2bHJ1
R3
S1
R4
w1635067514
8../../../verilog/cpu/cpu_debug.v
F../../../verilog/cpu/cpu_debug.v
!i122 14221
L0 18 653
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@d@e@b@u@g
vCPU_DEBUG_CSR
R0
!s110 1618149829
!i10b 1
!s100 TGkoDe0R0_CAS=@HC9jgk3
R2
I=47<_43gCBejRzF=dihjF3
R3
S1
Z23 d/home/taka/RISCV/mmRISC/simulation/modelsim/riscv-arch-test
w1617108140
8../../../verilog/cpu/cpu_debug_csr.v
F../../../verilog/cpu/cpu_debug_csr.v
!i122 1262
L0 86 848
R8
r1
!s85 0
31
!s108 1618149829.000000
!s107 ../../../verilog/uart/sasc/trunk/rtl/verilog/timescale.v|../../../verilog/common/defines.v|./tb_TOP.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/debug/debug_dm.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_top.v|../../../verilog/cpu/cpu_debug_csr.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_top.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/uart.v|../../../verilog/gpio/gpio.v|../../../verilog/ram/ram.v|../../../verilog/fpga/fpga_top.v|
!s90 +define+TOHOST=32'h90003000|+define+DUMP_BGN=32'h90004010|+define+DUMP_END=32'h900048e0|-f|flist|
!i113 1
R12
!s92 +define+TOHOST=32'h90003000 +define+DUMP_BGN=32'h90004010 +define+DUMP_END=32'h900048e0 -work work -sv +incdir+../../../verilog/common -timescale=1ns/100ps +define+RISCV_ARCH_TEST +define+SIMULATION
R14
n@c@p@u_@d@e@b@u@g_@c@s@r
vCPU_FETCH
R0
R1
!i10b 1
!s100 <l^5O:ga8N9Q]W0b@hJ:<3
R2
IOgb;5mBkejYkcS@EFn91>0
R3
S1
R4
w1635067529
8../../../verilog/cpu/cpu_fetch.v
F../../../verilog/cpu/cpu_fetch.v
!i122 14221
L0 128 582
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@f@e@t@c@h
vCPU_FPU32
R0
R1
!i10b 1
!s100 ?1jzN`l4S?:lY>o?iQT@>0
R2
IcdTDQ]LLl9?HHmzV9F];_3
R3
S1
R4
R16
R17
R18
!i122 14221
L0 89 2191
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@f@p@u32
vCPU_PIPELINE
R0
R1
!i10b 1
!s100 VYjZkNC]N6_mS`_@hAkgS1
R2
IX@2`eD7DbaCQOJVR19IVS0
R3
S1
R4
w1635067538
8../../../verilog/cpu/cpu_pipeline.v
F../../../verilog/cpu/cpu_pipeline.v
!i122 14221
L0 79 2379
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@p@i@p@e@l@i@n@e
vCPU_TOP
R0
R1
!i10b 1
!s100 3l[`2l?fDf^eNEk][Nb<?3
R2
I8F_1]Y:DlkB`oFK<8k2Ec1
R3
S1
R4
w1635067543
8../../../verilog/cpu/cpu_top.v
F../../../verilog/cpu/cpu_top.v
!i122 14221
L0 19 987
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@p@u_@t@o@p
vCSR_MTIME
R0
R1
!i10b 1
!s100 1[n`kQ]:>7ST?fX[KagQj2
R2
I1@FDW45eFU:jA=C:8U2G61
R3
S1
R4
w1635515215
8../../../verilog/mmRISC/csr_mtime.v
F../../../verilog/mmRISC/csr_mtime.v
!i122 14221
L0 59 307
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@s@r_@m@t@i@m@e
vDEBUG_CDC
R0
R1
!i10b 1
!s100 KFRF:l`9?@mbj^GFMCY9a2
R2
IX43f2@<@edM`_?B`fkTP^1
R3
S1
R4
w1635067573
8../../../verilog/debug/debug_cdc.v
F../../../verilog/debug/debug_cdc.v
!i122 14221
L0 14 111
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@d@e@b@u@g_@c@d@c
vDEBUG_DM
R0
R1
!i10b 1
!s100 N<NBm[SnhkQg5QURLhUin3
R2
ILJiBV[bZnk?=heChS115P2
R3
S1
R4
w1635067577
8../../../verilog/debug/debug_dm.v
F../../../verilog/debug/debug_dm.v
!i122 14221
L0 99 1246
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@d@e@b@u@g_@d@m
vDEBUG_DTM_JTAG
R0
R1
!i10b 1
!s100 ^`Rm3iQzIWfM_`7>d1^i?3
R2
IR8I^hGCeIiUW@OEElGBRi2
R3
S1
R4
w1635067581
8../../../verilog/debug/debug_dtm_jtag.v
F../../../verilog/debug/debug_dtm_jtag.v
!i122 14221
L0 29 457
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@d@e@b@u@g_@d@t@m_@j@t@a@g
vDEBUG_TOP
R0
R1
!i10b 1
!s100 Q?I0WdM?1BUef0j8n`dCe2
R2
IFa]LZSRL1=`UQ;1eQRM9d0
R3
S1
R4
w1636466565
8../../../verilog/debug/debug_top.v
F../../../verilog/debug/debug_top.v
!i122 14221
L0 95 183
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@d@e@b@u@g_@t@o@p
vFADD
R0
Z24 !s110 1629718586
!i10b 1
!s100 Y7QKzSa?Ho28KaJoz@iXO3
R2
I7nEAm24TUE@nmCJT64G680
R3
S1
R23
Z25 w1629716923
R17
R18
!i122 13500
L0 1136 71
R8
r1
!s85 0
31
Z26 !s108 1629718586.000000
R10
R11
!i113 1
R12
R13
R14
n@f@a@d@d
vFADD_CORE
R0
Z27 !s110 1636551184
!i10b 1
!s100 >Yz5me<OXJzG6h4Bn<3231
R2
I^1om?BOI3zL1z_39AD;L^2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3574 172
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@a@d@d_@c@o@r@e
vFADD_HANDLE_SPECIAL_NUMBER
R0
R24
!i10b 1
!s100 AQoMn3g3fK_kg9WBRkaaU2
R2
I=Xg@R5hGUAj<<2jl8:P8i3
R3
S1
R23
R25
R17
R18
!i122 13500
L0 66 109
R8
r1
!s85 0
31
R26
R10
R11
!i113 1
R12
R13
R14
n@f@a@d@d_@h@a@n@d@l@e_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFADD_SPECIAL_NUMBER
R0
R15
!i10b 1
!s100 iO;i9UVM6m`:GhRVV:OV`1
R2
ISJ2KgROTKJ8ODjY3E^knQ2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2333 134
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@a@d@d_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFCVT_F2I
R0
R27
!i10b 1
!s100 P>ND<cUHF:<n8[4:jaDA<3
R2
I0A<?Hge7kh]bOh0h>B?=91
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3907 176
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@c@v@t_@f2@i
vFCVT_I2F
R0
R27
!i10b 1
!s100 dD@UOnjm9NhoRCiJ1Tkdn1
R2
I>6>nERG2ab]F8LFXG:F5k2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 4110 83
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@c@v@t_@i2@f
vFDIV_SPECIAL_NUMBER
R0
R15
!i10b 1
!s100 a]><9VCAZf9k<iVTQgWY^0
R2
IG_eTM0k`Z2MXc7HYG:Bco0
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2676 142
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@d@i@v_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFIND_1ST_ONE_IN_FRAC27
R0
R15
!i10b 1
!s100 0KE<D^F^baSE`<_`LOBU50
R2
In`e]LSWC303R7LlQ0[8Ke2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2899 18
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c27
vFIND_1ST_ONE_IN_FRAC66
R0
R15
!i10b 1
!s100 Ic?QRGmohf6SO1HA4H=NH3
R2
IG84[U<3gCeaS3Tb:jYb<D3
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2922 18
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c66
vFIND_1ST_ONE_IN_FRAC70
R0
R15
!i10b 1
!s100 IoT:NoiLKFm><O<gf:Bd_2
R2
I9ek=MWCi6>cK?EVIYnXz83
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2945 18
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c70
vFLOAT32_FROM_INNER79
R0
R15
!i10b 1
!s100 @4zDBJ@Ej?[gCMYH70ZBQ2
R2
II6KfzMmR8zA2c6Z5n]zhU2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3285 282
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@l@o@a@t32_@f@r@o@m_@i@n@n@e@r79
vFMADD_SPECIAL_NUMBER
R0
R15
!i10b 1
!s100 JX;8MWXBBjJ8=b9jB@b>D0
R2
I_j[LkFj@:hER?Z<e6WKGa2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2620 52
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@m@a@d@d_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFMUL_CORE
R0
R27
!i10b 1
!s100 >gRa<6m2OJCK7zJ`:OJQD2
R2
Id5Eb=m474;i6KBX:z2bIK2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3753 104
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@m@u@l_@c@o@r@e
vFMUL_SPECIAL_NUMBER
R0
R15
!i10b 1
!s100 F6V6km1`53=h`@O0U@I0b1
R2
IWP88dINiTl[H]<Q4mAVfg1
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2472 127
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@m@u@l_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFPGA_TOP
R0
!s110 1619800335
!i10b 1
!s100 GkUWQ@4zcA6cLjF9YMFzo0
R2
I12Hg32ZOcJ:T2ea1YK;7O1
R3
S1
R23
w1619765825
8../../../verilog/fpga/fpga_top.v
F../../../verilog/fpga/fpga_top.v
!i122 1722
L0 43 575
R8
r1
!s85 0
31
!s108 1619800335.000000
!s107 ../../../verilog/uart/sasc/trunk/rtl/verilog/timescale.v|../../../verilog/common/defines.v|./tb_TOP.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/debug/debug_dm.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_top.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_top.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/uart.v|../../../verilog/gpio/gpio.v|../../../verilog/ram/ram.v|../../../verilog/fpga/int_gen.v|../../../verilog/fpga/fpga_top.v|
!s90 -reportprogress|300|-work|work|-sv|+incdir+../../../verilog/common|-timescale=1ns/100ps|+define+RISCV_ARCH_TEST|+define+SIMULATION|+define+DUMP_BGN=32'h90004010|+define+DUMP_END=32'h900048e0|+define+TOHOST=32'h90003000|../../../verilog/fpga/fpga_top.v|../../../verilog/fpga/int_gen.v|../../../verilog/ram/ram.v|../../../verilog/gpio/gpio.v|../../../verilog/uart/uart.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/cpu/cpu_top.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/debug/debug_top.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dm.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_arb.v|./tb_TOP.v|
!i113 1
R12
!s92 -work work -sv +incdir+../../../verilog/common -timescale=1ns/100ps +define+RISCV_ARCH_TEST +define+SIMULATION +define+DUMP_BGN=32'h90004010 +define+DUMP_END=32'h900048e0 +define+TOHOST=32'h90003000
R14
n@f@p@g@a_@t@o@p
vFRAC27_ROUND_FRAC66
R0
R15
!i10b 1
!s100 R4DC>0^iE6a^=Ki;`m^=31
R2
IJ?=I2gh^00F2=WzoGkPJE2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3119 43
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@r@a@c27_@r@o@u@n@d_@f@r@a@c66
vFRAC70_ROUND_FRAC132
R0
R15
!i10b 1
!s100 KABEE<?6AIBhnXbh3f:1Q0
R2
I4YhC4484j5C8o<CIAAKOR2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3168 43
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@r@a@c70_@r@o@u@n@d_@f@r@a@c132
vFSQRT_SPECIAL_NUMBER
R0
R15
!i10b 1
!s100 ;hWe@YILiYMkOGz42N`YY3
R2
Icl74ZFIh^OM0cVI0_6Khe1
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2822 72
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@f@s@q@r@t_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vGPIO
R0
!s110 1620402887
!i10b 1
!s100 K@@kFLVNkdiP_0dR:ISnd3
R2
INQJCIKQK4^EOX0NjTWFz52
R3
S1
R23
w1619840512
8../../../verilog/gpio/gpio.v
F../../../verilog/gpio/gpio.v
!i122 4782
L0 31 115
R8
r1
!s85 0
31
!s108 1620402887.000000
!s107 ../../../verilog/uart/sasc/trunk/rtl/verilog/timescale.v|../../../verilog/common/defines.v|./tb_TOP.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/debug/debug_dm.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_top.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_top.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/uart.v|../../../verilog/gpio/gpio.v|../../../verilog/ram/ram.v|../../../verilog/int_gen/int_gen.v|../../../verilog/chip/chip_top.v|
!s90 +define+TOHOST=32'h90001000|+define+DUMP_BGN=32'h90002010|+define+DUMP_END=32'h90002020|+define+BUS_INTERVENTION_01|-f|flist|
!i113 1
R12
!s92 +define+TOHOST=32'h90001000 +define+DUMP_BGN=32'h90002010 +define+DUMP_END=32'h90002020 +define+BUS_INTERVENTION_01 -work work -sv +incdir+../../../verilog/common -timescale=1ns/100ps +define+RISCV_ARCH_TEST +define+SIMULATION
R14
n@g@p@i@o
vINNER79_FROM_FLOAT32
R0
R15
!i10b 1
!s100 F853lTLI7`OaR5L[ho15>1
R2
I1QW]YS]b_0jYgFaTT6C]I0
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3221 54
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@i@n@n@e@r79_@f@r@o@m_@f@l@o@a@t32
vINT_GEN
R0
R22
!i10b 1
!s100 _=G`?1D:HZnz<;:>fDb0W2
R2
I0N=1Skg?EOlDcBCMF11DM0
R3
S1
R4
w1635067593
8../../../verilog/int_gen/int_gen.v
F../../../verilog/int_gen/int_gen.v
!i122 14221
L0 32 113
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@i@n@t_@g@e@n
vmmRISC
R0
R1
!i10b 1
!s100 AIoafkcTajJ;NJiGUnWND0
R2
Ia54U@kBRj4;fdfCND5LWN2
R3
S1
R4
w1636465784
8../../../verilog/mmRISC/mmRISC.v
F../../../verilog/mmRISC/mmRISC.v
!i122 14221
L0 19 488
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
nem@r@i@s@c
vPORT
R0
R22
!i10b 1
!s100 :W[:Mc2MBSX;clDTX`gU[0
R2
I@L[CDX^5g>k`khPef^4V?1
R3
S1
R4
w1635067614
8../../../verilog/port/port.v
F../../../verilog/port/port.v
!i122 14221
L0 35 150
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@o@r@t
vRAM
R0
R22
!i10b 1
!s100 fKcUS4?T0XC4:CiBkFWd=3
R2
IjdhHOP;CY<bMEZW7cBlAj2
R3
S1
R4
w1635067621
8../../../verilog/ram/ram.v
F../../../verilog/ram/ram.v
!i122 14221
L0 18 264
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@r@a@m
vROUND_JUDGMENT
R0
R15
!i10b 1
!s100 LlJB`6GE?GHRXiZTbDA4_3
R2
INPF2UeUB0jko]DDAoj4Qj3
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3048 65
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@r@o@u@n@d_@j@u@d@g@m@e@n@t
vsasc_brg
R0
R1
!i10b 1
!s100 XOe3@i2DICFUZ<F2<Ok?k1
R2
IRaNW;Y7XG:fH:067J;X9X2
R3
S1
R4
R5
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
!i122 14221
L0 84 72
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vsasc_fifo4
R0
R22
!i10b 1
!s100 Qim603O3FbmIXfTacej;Q2
R2
IzAMGm`Wz6j<Z6D>bSS5Bg0
R3
S1
R4
R5
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
!i122 14221
L0 60 71
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vsasc_top
R0
R22
!i10b 1
!s100 NM`KbX6GQ0niQMXFjH7h;0
R2
ITGTZe<jFHNjXg1>@U=_8g3
R3
S1
R4
R5
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
!i122 14221
L0 73 232
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vSHIFT_RIGHT_FRAC27
R0
R15
!i10b 1
!s100 08XW_e_ZbDml`LB:IDj6W0
R2
IgSTANMhEXiSgjSzCjRlC]3
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2968 22
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c27
vSHIFT_RIGHT_FRAC66
R0
R15
!i10b 1
!s100 O8Jbe]mn765^H1iGf1:eL2
R2
IG[ljS39>1[]9iDkJAdZ8^2
R3
S1
R4
R16
R17
R18
!i122 14177
L0 2995 22
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c66
vSHIFT_RIGHT_FRAC70
R0
R15
!i10b 1
!s100 EPAfzR5:AT8OaJdAkGPB51
R2
I;IPi>9WhmhQZ=LCFaMZ9`1
R3
S1
R4
R16
R17
R18
!i122 14177
L0 3022 22
R8
r1
!s85 0
31
R19
R10
R20
!i113 1
R12
R21
R14
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c70
vtb_TOP
R0
R1
!i10b 1
!s100 LGFV>MoV_PbdBKM@cUjRz1
R2
IJAoSNNAnG9R=P@<`R``Pm0
R3
S1
R4
w1636467170
8./tb_TOP.v
F./tb_TOP.v
!i122 14221
L0 33 556
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
ntb_@t@o@p
vUART
R0
R22
!i10b 1
!s100 ;DfS9VR=VC<lMC7bZbZ[l0
R2
I5I`6id8f<OH5FnGT:l_iL3
R3
S1
R4
w1635516713
8../../../verilog/uart/uart.v
F../../../verilog/uart/uart.v
!i122 14221
L0 53 216
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@u@a@r@t
