## **3 The Cortex-M7 instruction set**

## **3.1 Instruction set summary**

The processor implements Armv7-M instruction set and features provided by the Armv7E-M architecture profile. *[Table](#page-0-0) 23* lists the supported instructions.

## In *[Table](#page-0-0) 23*:

- Angle brackets, <>, enclose alternative forms of the operand.
- Braces, {}, enclose optional operands.
- The Operands column is not exhaustive.
- Op2 is a flexible second operand that can be either a register or a constant.
- Most instructions can use an optional condition code suffix.

For more information on the instructions and operands, see the instruction descriptions.

**Table 23. Cortex®-M7 instructions** 

<span id="page-0-0"></span>

| Mnemonic  | Operands                | Brief description                 | Flags   | Page               |
|-----------|-------------------------|-----------------------------------|---------|--------------------|
| ADC, ADCS | {Rd,} Rn, Op2           | Add with Carry                    | N,Z,C,V | 3.5.1 on page 87   |
| ADD, ADDS | {Rd,} Rn, Op2           | Add                               | N,Z,C,V | 3.5.1 on page 87   |
| ADD, ADDW | {Rd,} Rn, #imm12        | Add                               | -       | 3.5.1 on page 87   |
| ADR       | Rd, label               | Load PC-relative Address          | -       | 3.4.1 on page 73   |
| AND, ANDS | {Rd,} Rn, Op2           | Logical AND                       | N,Z,C   | 3.5.2 on page 89   |
| ASR, ASRS | Rd, Rm, <rs #n></rs #n> | Arithmetic Shift Right            | N,Z,C   | 3.5.3 on page 90   |
| B         | label                   | Branch                            | -       | 3.10.1 on page 145 |
| BFC       | Rd, #lsb, #width        | Bit Field Clear                   | -       | 3.9.1 on page 142  |
| BFI       | Rd, Rn, #lsb, #width    | Bit Field Insert                  | -       | 3.9.1 on page 142  |
| BIC, BICS | {Rd,} Rn, Op2           | Bit Clear                         | N,Z,C   | 3.5.2 on page 89   |
| BKPT      | #imm                    | Breakpoint                        | -       | 3.12.1 on page 175 |
| BL        | label                   | Branch with Link                  | -       | 3.10.1 on page 145 |
| BLX       | Rm                      | Branch indirect with Link         | -       | 3.10.1 on page 145 |
| BX        | Rm                      | Branch indirect                   | -       | 3.10.1 on page 145 |
| CBNZ      | Rn, label               | Compare and Branch if Non<br>Zero | -       | 3.10.2 on page 147 |
| CBZ       | Rn, label               | Compare and Branch if<br>Zero     | -       | 3.10.2 on page 147 |
| CLREX     | -                       | Clear Exclusive                   | -       | 3.4.10 on page 84  |
| CLZ       | Rd, Rm                  | Count Leading Zeros               | -       | 3.5.4 on page 91   |
| CMN       | Rn, Op2                 | Compare Negative                  | N,Z,C,V | 3.5.5 on page 92   |
| CMP       | Rn, Op2                 | Compare                           | N,Z,C,V | 3.5.5 on page 92   |

52/254 PM0253 Rev 5

![](_page_0_Picture_15.jpeg)

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic      | Operands                  | Brief description                             | Flags | Page               |
|---------------|---------------------------|-----------------------------------------------|-------|--------------------|
| CPSID         | i                         | Change Processor State,<br>Disable Interrupts | -     | 3.12.2 on page 176 |
| CPSIE         | i                         | Change Processor State,<br>Enable Interrupts  | -     | 3.12.2 on page 176 |
| DMB           | -                         | Data Memory Barrier                           | -     | 3.12.3 on page 177 |
| DSB           | -                         | Data Synchronization<br>Barrier               | -     | 3.12.4 on page 177 |
| EOR, EORS     | {Rd,} Rn, Op2             | Exclusive OR                                  | N,Z,C | 3.5.2 on page 89   |
| ISB           | -                         | Instruction Synchronization<br>Barrier        | -     | 3.12.5 on page 178 |
| IT            | -                         | If-Then condition block                       | -     | 3.10.3 on page 148 |
| LDM           | Rn{!}, reglist            | Load Multiple registers,<br>increment after   | -     | 3.4.6 on page 79   |
| LDMDB, LDMEA  | Rn{!}, reglist            | Load Multiple registers,<br>decrement before  | -     | 3.4.6 on page 79   |
| LDMFD, LDMIA  | Rn{!}, reglist            | Load Multiple registers,<br>increment after   | -     | 3.4.6 on page 79   |
| LDR           | Rt, [Rn, #offset]         | Load register with word                       | -     | 3.4.2 on page 73   |
| LDRB, LDRBT   | Rt, [Rn, #offset]         | Load register with byte                       | -     | 3.4.2 on page 73   |
| LDRD          | Rt, Rt2, [Rn,<br>#offset] | Load register with two bytes                  | -     | 3.4.4 on page 77   |
| LDREX         | Rt, [Rn, #offset]         | Load register Exclusive                       | -     | 3.4.9 on page 83   |
| LDREXB        | Rt, [Rn]                  | Load register Exclusive with<br>Byte          | -     | 3.4.9 on page 83   |
| LDREXH        | Rt, [Rn]                  | Load register Exclusive with<br>Halfword      | -     | 3.4.9 on page 83   |
| LDRH, LDRHT   | Rt, [Rn, #offset]         | Load register with Halfword                   | -     | 3.4.2 on page 73   |
| LDRSB, LDRSBT | Rt, [Rn, #offset]         | Load register with Signed<br>Byte             | -     | 3.4.2 on page 73   |
| LDRSH, LDRSHT | Rt, [Rn, #offset]         | Load register with Signed<br>Halfword         | -     | 3.4.2 on page 73   |
| LDRT          | Rt, [Rn, #offset]         | Load register with word                       | -     | 3.4.2 on page 73   |
| LSL, LSLS     | Rd, Rm, <rs #n></rs #n>   | Logical Shift Left                            | N,Z,C | 3.5.3 on page 90   |
| LSR, LSRS     | Rd, Rm, <rs #n></rs #n>   | Logical Shift Right                           | N,Z,C | 3.5.3 on page 90   |
| MLA           | Rd, Rn, Rm, Ra            | Multiply with Accumulate,<br>32-bit result    | -     | 3.6.1 on page 112  |
| MLS           | Rd, Rn, Rm, Ra            | Multiply and Subtract, 32-bit<br>result       | -     | 3.6.1 on page 112  |
| MOV, MOVS     | Rd, Op2                   | Move                                          | N,Z,C | 3.5.6 on page 93   |
| MOVT          | Rd, #imm16                | Move Top                                      | -     | 3.5.7 on page 94   |
|               |                           |                                               |       |                    |

![](_page_1_Picture_4.jpeg)

PM0253 Rev 5 53/254

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic     | Operands                | Brief description                                           | Flags   | Page               |
|--------------|-------------------------|-------------------------------------------------------------|---------|--------------------|
| MOVW, MOV    | Rd, #imm16              | Move 16-bit constant                                        | N,Z,C   | 3.5.6 on page 93   |
| MRS          | Rd, spec_reg            | Move from Special register<br>to general register           | -       | 3.12.6 on page 178 |
| MSR          | spec_reg, Rm            | Move from general register<br>to Special register           | N,Z,C,V | 3.12.7 on page 179 |
| MUL, MULS    | {Rd,} Rn, Rm            | Multiply, 32-bit result                                     | N,Z     | 3.6.1 on page 112  |
| MVN, MVNS    | Rd, Op2                 | Move NOT                                                    | N,Z,C   | 3.5.6 on page 93   |
| NOP          | -                       | No Operation                                                | -       | 3.12.8 on page 180 |
| ORN, ORNS    | {Rd,} Rn, Op2           | Logical OR NOT                                              | N,Z,C   | 3.5.2 on page 89   |
| ORR, ORRS    | {Rd,} Rn, Op2           | Logical OR                                                  | N,Z,C   | 3.5.2 on page 89   |
| PKHTB, PKHBT | {Rd,} Rn, Rm, Op2       | Pack Halfword                                               | -       | 3.8.1 on page 138  |
| PLD          | [Rn, #offset]           | Preload Data                                                | -       | 3.4.7 on page 81   |
| POP          | reglist                 | Pop registers from stack                                    | -       | 3.4.8 on page 82   |
| PUSH         | reglist                 | Push registers onto stack                                   | -       | 3.4.8 on page 82   |
| QADD         | {Rd,} Rn, Rm            | Saturating double and Add                                   | Q       | 3.7.3 on page 131  |
| QADD16       | {Rd,} Rn, Rm            | Saturating Add 16                                           | -       | 3.7.3 on page 131  |
| QADD8        | {Rd,} Rn, Rm            | Saturating Add 8                                            | -       | 3.7.3 on page 131  |
| QASX         | {Rd,} Rn, Rm            | Saturating Add and Subtract<br>with Exchange                | -       | 3.7.4 on page 132  |
| QDADD        | {Rd,} Rn, Rm            | Saturating Add                                              | Q       | 3.7.5 on page 133  |
| QDSUB        | {Rd,} Rn, Rm            | Saturating double and<br>Subtract                           | Q       | 3.7.3 on page 131  |
| QSAX         | {Rd,} Rn, Rm            | Saturating Subtract and Add<br>with Exchange                | -       | 3.7.4 on page 132  |
| QSUB         | {Rd,} Rn, Rm            | Saturating Subtract                                         | Q       | 3.7.3 on page 131  |
| QSUB16       | {Rd,} Rn, Rm            | Saturating Subtract 16                                      | -       | 3.7.3 on page 131  |
| QSUB8        | {Rd,} Rn, Rm            | Saturating Subtract 8                                       | -       | 3.7.3 on page 131  |
| RBIT         | Rd, Rn                  | Reverse Bits                                                | -       | 3.5.8 on page 95   |
| REV          | Rd, Rn                  | Reverse byte order in a<br>word                             | -       | 3.5.8 on page 95   |
| REV16        | Rd, Rn                  | Reverse byte order in each<br>halfword                      | -       | 3.5.8 on page 95   |
| REVSH        | Rd, Rn                  | Reverse byte order in<br>bottom halfword and sign<br>extend | -       | 3.5.8 on page 95   |
| ROR, RORS    | Rd, Rm, <rs #n></rs #n> | Rotate Right                                                | N,Z,C   | 3.5.3 on page 90   |
| RRX, RRXS    | Rd, Rm                  | Rotate Right with Extend                                    | N,Z,C   | 3.5.3 on page 90   |
| RSB, RSBS    | {Rd,} Rn, Op2           | Reverse Subtract                                            | N,Z,C,V | 3.5.1 on page 87   |

54/254 PM0253 Rev 5

![](_page_2_Picture_5.jpeg)

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic                                    | Operands             | Brief description                                                   | Flags   | Page               |
|---------------------------------------------|----------------------|---------------------------------------------------------------------|---------|--------------------|
| SADD16                                      | {Rd,} Rn, Rm         | Signed Add 16                                                       | GE      | 3.5.9 on page 96   |
| SADD8                                       | {Rd,} Rn, Rm         | Signed Add 8                                                        | GE      | 3.5.9 on page 96   |
| SASX                                        | {Rd,} Rn, Rm         | Signed Add and Subtract<br>with Exchange                            | GE      | 3.5.14 on page 101 |
| SBC, SBCS                                   | {Rd,} Rn, Op2        | Subtract with Carry                                                 | N,Z,C,V | 3.5.1 on page 87   |
| SBFX                                        | Rd, Rn, #lsb, #width | Signed Bit Field Extract                                            | -       | 3.9.2 on page 143  |
| SDIV                                        | {Rd,} Rn, Rm         | Signed Divide                                                       | -       | 3.6.12 on page 127 |
| SEL                                         | {Rd,} Rn, Rm         | Select bytes                                                        | -       | 3.5.21 on page 108 |
| SEV                                         | -                    | Send Event                                                          | -       | 3.12.9 on page 180 |
| SHADD16                                     | {Rd,} Rn, Rm         | Signed Halving Add 16                                               | -       | 3.5.10 on page 97  |
| SHADD8                                      | {Rd,} Rn, Rm         | Signed Halving Add 8                                                | -       | 3.5.10 on page 97  |
| SHASX                                       | {Rd,} Rn, Rm         | Signed Halving Add and<br>Subtract with Exchange                    | -       | 3.5.11 on page 98  |
| SHSAX                                       | {Rd,} Rn, Rm         | Signed Halving Subtract<br>and Add with Exchange                    | -       | 3.5.11 on page 98  |
| SHSUB16                                     | {Rd,} Rn, Rm         | Signed Halving Subtract 16                                          | -       | 3.5.12 on page 99  |
| SHSUB8                                      | {Rd,} Rn, Rm         | Signed Halving Subtract 8                                           | -       | 3.5.12 on page 99  |
| SMLABB,<br>SMLABT, SMLATB,<br>SMLATT        | Rd, Rn, Rm, Ra       | Signed Multiply Accumulate<br>Long<br>(halfwords)                   | Q       | 3.6.3 on page 115  |
| SMLAD, SMLADX                               | Rd, Rn, Rm, Ra       | Signed Multiply Accumulate<br>Dual                                  | Q       | 3.6.4 on page 116  |
| SMLAL                                       | RdLo, RdHi, Rn, Rm   | Signed Multiply with<br>Accumulate (32 x 32 + 64),<br>64-bit result | -       | 3.6.5 on page 117  |
| SMLALBB,<br>SMLALBT,<br>SMLALTB,<br>SMLALTT | RdLo, RdHi, Rn, Rm   | Signed Multiply Accumulate<br>Long,<br>halfwords                    | -       | 3.6.5 on page 117  |
| SMLALD, SMLALDX                             | RdLo, RdHi, Rn, Rm   | Signed Multiply Accumulate<br>Long Dual                             | -       | 3.6.5 on page 117  |
| SMLAWB,<br>SMLAWT                           | Rd, Rn, Rm, Ra       | Signed Multiply<br>Accumulate, word by<br>halfword                  | Q       | 3.6.3 on page 115  |
| SMLSD                                       | Rd, Rn, Rm, Ra       | Signed Multiply Subtract<br>Dual                                    | Q       | 3.6.6 on page 119  |
| SMLSLD                                      | RdLo, RdHi, Rn, Rm   | Signed Multiply Subtract<br>Long Dual                               |         | 3.6.6 on page 119  |
| SMMLA                                       | Rd, Rn, Rm, Ra       | Signed Most significant<br>word Multiply Accumulate                 | -       | 3.6.7 on page 121  |

![](_page_3_Picture_4.jpeg)

PM0253 Rev 5 55/254

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic                            | Operands                  | Brief description                                 | Flags   | Page               |
|-------------------------------------|---------------------------|---------------------------------------------------|---------|--------------------|
| SMMLS, SMMLR                        | Rd, Rn, Rm, Ra            | Signed Most significant<br>word Multiply Subtract | -       | 3.6.7 on page 121  |
| SMMUL, SMMULR                       | {Rd,} Rn, Rm              | Signed Most significant<br>word Multiply          | -       | 3.6.8 on page 122  |
| SMUAD                               | {Rd,} Rn, Rm              | Signed dual Multiply Add                          | Q       | 3.6.9 on page 123  |
| SMULBB,<br>SMULBT SMULTB,<br>SMULTT | {Rd,} Rn, Rm              | Signed Multiply (halfwords)                       | -       | 3.6.10 on page 124 |
| SMULL                               | RdLo, RdHi, Rn, Rm        | Signed Multiply (32 x 32),<br>64-bit result       | -       | 3.6.11 on page 126 |
| SMULWB, SMULWT                      | {Rd,} Rn, Rm              | Signed Multiply word by<br>halfword               | -       | 3.6.10 on page 124 |
| SMUSD, SMUSDX                       | {Rd,} Rn, Rm              | Signed dual Multiply<br>Subtract                  | -       | 3.6.9 on page 123  |
| SSAT                                | Rd, #n, Rm {,shift<br>#s} | Signed Saturate                                   | Q       | 3.7.1 on page 129  |
| SSAT16                              | Rd, #n, Rm                | Signed Saturate 16                                | Q       | 3.7.2 on page 130  |
| SSAX                                | {Rd,} Rn, Rm              | Signed Subtract and Add<br>with Exchange          | GE      | 3.5.14 on page 101 |
| SSUB16                              | {Rd,} Rn, Rm              | Signed Subtract 16                                | -       | 3.5.13 on page 100 |
| SSUB8                               | {Rd,} Rn, Rm              | Signed Subtract 8                                 | -       | 3.5.13 on page 100 |
| STM                                 | Rn{!}, reglist            | Store Multiple registers,<br>increment after      | -       | 3.4.6 on page 79   |
| STMDB, STMEA                        | Rn{!}, reglist            | Store Multiple registers,<br>decrement before     | -       | 3.4.6 on page 79   |
| STMFD, STMIA                        | Rn{!}, reglist            | Store Multiple registers,<br>increment after      | -       | 3.4.6 on page 79   |
| STR                                 | Rt, [Rn, #offset]         | Store register word                               | -       | 3.4.2 on page 73   |
| STRB, STRBT                         | Rt, [Rn, #offset]         | Store register byte                               | -       | 3.4.2 on page 73   |
| STRD                                | Rt, Rt2, [Rn,<br>#offset] | Store register two words                          | -       | 3.4.2 on page 73   |
| STREX                               | Rd, Rt, [Rn,<br>#offset]  | Store register Exclusive                          | -       | 3.4.9 on page 83   |
| STREXB                              | Rd, Rt, [Rn]              | Store register Exclusive<br>Byte                  | -       | 3.4.9 on page 83   |
| STREXH                              | Rd, Rt, [Rn]              | Store register Exclusive<br>Halfword              | -       | 3.4.9 on page 83   |
| STRH, STRHT                         | Rt, [Rn, #offset]         | Store register Halfword                           | -       | 3.4.2 on page 73   |
| STRT                                | Rt, [Rn, #offset]         | Store register word                               | -       | 3.4.2 on page 73   |
| SUB, SUBS                           | {Rd,} Rn, Op2             | Subtract                                          | N,Z,C,V | 3.5.1 on page 87   |

56/254 PM0253 Rev 5

![](_page_4_Picture_5.jpeg)

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic  | Operands                 | Brief description                                                                        | Flags | Page               |
|-----------|--------------------------|------------------------------------------------------------------------------------------|-------|--------------------|
| SUB, SUBW | {Rd,} Rn, #imm12         | Subtract                                                                                 | -     | 3.5.1 on page 87   |
| SVC       | #imm                     | Supervisor Call                                                                          | -     | 3.5.1 on page 87   |
| SXTAB     | {Rd,} Rn, Rm,{,ROR<br>#} | Extend 8 bits to 32 and add                                                              | -     | 3.8.3 on page 140  |
| SXTAB16   | {Rd,} Rn, Rm,{,ROR<br>#} | Dual extend 8 bits to 16 and<br>add                                                      | -     | 3.8.3 on page 140  |
| SXTAH     | {Rd,} Rn, Rm,{,ROR<br>#} | Extend 16 bits to 32 and<br>add                                                          | -     | 3.8.3 on page 140  |
| SXTB16    | {Rd,} Rm {,ROR #n}       | Signed Extend Byte 16                                                                    | -     | 3.9.3 on page 144  |
| SXTB      | {Rd,} Rm {,ROR #n}       | Sign extend a byte                                                                       | -     | 3.9.3 on page 144  |
| SXTH      | {Rd,} Rm {,ROR #n}       | Sign extend a halfword                                                                   | -     | 3.9.3 on page 144  |
| TBB       | [Rn, Rm]                 | Table Branch Byte                                                                        | -     | 3.10.4 on page 150 |
| TBH       | [Rn, Rm, LSL #1]         | Table Branch Halfword                                                                    | -     | 3.10.4 on page 150 |
| TEQ       | Rn, Op2                  | Test Equivalence                                                                         | N,Z,C | 3.5.15 on page 102 |
| TST       | Rn, Op2                  | Test                                                                                     | N,Z,C | 3.5.15 on page 102 |
| UADD16    | {Rd,} Rn, Rm             | Unsigned Add 16                                                                          | GE    | 3.5.16 on page 103 |
| UADD8     | {Rd,} Rn, Rm             | Unsigned Add 8                                                                           | GE    | 3.5.16 on page 103 |
| USAX      | {Rd,} Rn, Rm             | Unsigned Subtract and Add<br>with Exchange                                               | GE    | 3.5.17 on page 104 |
| UHADD16   | {Rd,} Rn, Rm             | Unsigned Halving Add 16                                                                  | -     | 3.5.18 on page 105 |
| UHADD8    | {Rd,} Rn, Rm             | Unsigned Halving Add 8                                                                   | -     | 3.5.18 on page 105 |
| UHASX     | {Rd,} Rn, Rm             | Unsigned Halving Add and<br>Subtract with Exchange                                       | -     | 3.5.19 on page 106 |
| UHSAX     | {Rd,} Rn, Rm             | Unsigned Halving Subtract<br>and Add with Exchange                                       | -     | 3.5.19 on page 106 |
| UHSUB16   | {Rd,} Rn, Rm             | Unsigned Halving Subtract<br>16                                                          | -     | 3.5.20 on page 107 |
| UHSUB8    | {Rd,} Rn, Rm             | Unsigned Halving Subtract<br>8                                                           | -     | 3.5.20 on page 107 |
| UBFX      | Rd, Rn, #lsb, #width     | Unsigned Bit Field Extract                                                               | -     | 3.9.2 on page 143  |
| UDIV      | {Rd,} Rn, Rm             | Unsigned Divide                                                                          | -     | 3.6.12 on page 127 |
| UMAAL     | RdLo, RdHi, Rn, Rm       | Unsigned Multiply<br>Accumulate Accumulate<br>Long (32 x 32 + 32 +32), 64-<br>bit result | -     | 3.6.2 on page 113  |
| UMLAL     | RdLo, RdHi, Rn, Rm       | Unsigned Multiply with<br>Accumulate<br>(32 x 32 + 64), 64-bit result                    | -     | 3.6.2 on page 113  |
| UMULL     | RdLo, RdHi, Rn, Rm       | Unsigned Multiply (32 x 32),<br>64-bit result                                            | -     | 3.6.2 on page 113  |

![](_page_5_Picture_4.jpeg)

PM0253 Rev 5 57/254

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic      | Operands                                                 | Brief description                                                                   | Flags | Page               |
|---------------|----------------------------------------------------------|-------------------------------------------------------------------------------------|-------|--------------------|
| UQADD16       | {Rd,} Rn, Rm                                             | Unsigned Saturating Add 16                                                          | -     | 3.7.7 on page 136  |
| UQADD8        | {Rd,} Rn, Rm                                             | Unsigned Saturating Add 8                                                           | -     | 3.7.7 on page 136  |
| UQASX         | {Rd,} Rn, Rm                                             | Unsigned Saturating Add<br>and Subtract with Exchange                               | -     | 3.7.6 on page 134  |
| UQSAX         | {Rd,} Rn, Rm                                             | Unsigned Saturating<br>Subtract and Add with<br>Exchange                            | -     | 3.7.6 on page 134  |
| UQSUB16       | {Rd,} Rn, Rm                                             | Unsigned Saturating<br>Subtract 16                                                  | -     | 3.7.7 on page 136  |
| UQSUB8        | {Rd,} Rn, Rm                                             | Unsigned Saturating<br>Subtract 8                                                   | -     | 3.7.7 on page 136  |
| USAD8         | {Rd,} Rn, Rm                                             | Unsigned Sum of Absolute<br>Differences                                             | -     | 3.5.22 on page 108 |
| USADA8        | {Rd,} Rn, Rm, Ra                                         | Unsigned Sum of Absolute<br>Differences and Accumulate                              | -     | 3.5.23 on page 109 |
| USAT          | Rd, #n, Rm {,shift<br>#s}                                | Unsigned Saturate                                                                   | Q     | 3.7.1 on page 129  |
| USAT16        | Rd, #n, Rm                                               | Unsigned Saturate 16                                                                | Q     | 3.7.2 on page 130  |
| UASX          | {Rd,} Rn, Rm                                             | Unsigned Add and Subtract<br>with Exchange                                          | GE    | 3.5.17 on page 104 |
| USUB16        | {Rd,} Rn, Rm                                             | Unsigned Subtract 16                                                                | GE    | 3.5.24 on page 110 |
| USUB8         | {Rd,} Rn, Rm                                             | Unsigned Subtract 8                                                                 | GE    | 3.5.24 on page 110 |
| UXTAB         | {Rd,} Rn, Rm,{,ROR<br>#}                                 | Rotate, extend 8 bits to 32<br>and Add                                              | -     | 3.8.3 on page 140  |
| UXTAB16       | {Rd,} Rn, Rm,{,ROR<br>#}                                 | Rotate, dual extend 8 bits to<br>16 and Add                                         | -     | 3.8.3 on page 140  |
| UXTAH         | {Rd,} Rn, Rm,{,ROR<br>#}                                 | Rotate, unsigned extend<br>and Add Halfword                                         | -     | 3.8.3 on page 140  |
| UXTB          | {Rd,} Rm {,ROR #n}                                       | Zero extend a Byte                                                                  | -     | 3.9.3 on page 144  |
| UXTB16        | {Rd,} Rm {,ROR #n}                                       | Unsigned Extend Byte 16                                                             | -     | 3.9.3 on page 144  |
| UXTH          | {Rd,} Rm {,ROR #n}                                       | Zero extend a Halfword                                                              | -     | 3.9.3 on page 144  |
| VABS.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Floating-point Absolute                                                             | -     | 3.11.1 on page 153 |
| VADD.F<32 64> | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Add                                                                  | -     | 3.11.2 on page 153 |
| VCMP.F<32 64> | <sd dd>, &lt;<sm dm>  <br/>#0.0&gt;</sm dm></sd dd>      | Compare two floating-point<br>registers, or one floating<br>point register and zero | FPSCR | 3.11.3 on page 154 |

![](_page_6_Picture_4.jpeg)

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic                                 | Operands                                                 | Brief description                                                                                                   | Flags | Page                |
|------------------------------------------|----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|-------|---------------------|
| VCMPE.F<32 64>                           | <sd dd>, &lt;<sm dm>  <br/>#0.0&gt;</sm dm></sd dd>      | Compare two floating-point<br>registers, or one floating<br>point register and zero with<br>Invalid Operation check | FPSCR | 3.11.3 on page 154  |
| VCVT                                     | F<32 64>. <s u>,<br/>&lt;16 32&gt;</s u>                 | Convert from floating-point<br>to fixed point                                                                       | -     | 3.11.5 on page 156  |
| VCVT                                     | <s u>,<br/>&lt;16 32&gt;.F&lt;32 64&gt;</s u>            | Convert from fixed point to<br>floating-point                                                                       |       | 3.11.5 on page 156  |
| VCVT.S32.F<32 64>                        | <sd dd>, <sm dm></sm dm></sd dd>                         | Convert from floating-point<br>to integer                                                                           | -     | 3.11.4 on page 155  |
| VCVT <b t>.F&lt;32 64<br/>&gt;.F16</b t> | <sd dd>, Sm</sd dd>                                      | Convert half-precision value<br>to single-precision or<br>double-precision                                          | -     | 3.11.6 on page 157  |
| VCVTA.F<32 64>                           | <sd dd>, <sm dm></sm dm></sd dd>                         | Convert from floating-point<br>to integer with directed<br>rounding to nearest ties<br>away                         | -     | 3.11.33 on page 173 |
| VCVTM.F<32 64>                           | <sd dd>, <sm dm></sm dm></sd dd>                         | Convert from floating-point<br>to integer with directed<br>rounding towards minus<br>infinity                       | -     | 3.11.33 on page 173 |
| VCVTN.F<32 64>                           | <sd dd>, <sm dm></sm dm></sd dd>                         | Convert from floating-point<br>to integer with directed<br>rounding to nearest even                                 | -     | 3.11.33 on page 173 |
| VCVTP.F<32 64>                           | <sd dd>, <sm dm></sm dm></sd dd>                         | Convert from floating-point<br>to integer with directed<br>rounding towards plus<br>infinity                        | -     | 3.11.33 on page 173 |
| VCVTR.S32.F<32 64<br>>                   | <sd dd>, <sm dm></sm dm></sd dd>                         | Convert between floating<br>point and integer with<br>rounding.                                                     | FPSCR | 3.11.4 on page 155  |
| VCVT <b t>.F16.F&lt;3<br/>2 64&gt;</b t> | Sd, <sm dm></sm dm>                                      | Convert single-precision or<br>double precision register to<br>half-precision                                       | -     | 3.11.5 on page 156  |
| VDIV.F<32 64>                            | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Divide                                                                                               | -     | 3.11.7 on page 157  |
| VFMA.F<32 64>                            | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Fused<br>Multiply Accumulate                                                                         | -     | 3.11.8 on page 158  |
| VFMS.F<32 64>                            | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Fused<br>Multiply Subtract                                                                           | -     | 3.11.8 on page 158  |
| VFNMA.F<32 64>                           | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Fused<br>Negate Multiply Accumulate                                                                  | -     | 3.11.9 on page 159  |
| VFNMS.F<32 64>                           | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Fused<br>Negate Multiply Subtract                                                                    | -     | 3.11.9 on page 159  |

![](_page_7_Picture_4.jpeg)

PM0253 Rev 5 59/254

**Table 23. Cortex®-M7 instructions (continued)**

| Mnemonic        | Operands                                                 | Brief description                                                             | Flags | Page                |
|-----------------|----------------------------------------------------------|-------------------------------------------------------------------------------|-------|---------------------|
| VLDM.F<32 64>   | Rn{!}, list                                              | Load Multiple extension<br>registers                                          | -     | 3.11.10 on page 159 |
| VLDR.F<32 64>   | <sd dd>, [<rn>{,<br/>#+/-<imm>}]</imm></rn></sd dd>      | Load an extension register<br>from memory                                     | -     | 3.11.11 on page 160 |
| VLDR.F<32 64>   | <sd dd>, <label></label></sd dd>                         | Load an extension register<br>from memory                                     | -     | 3.11.11 on page 160 |
| VLDR.F<32 64>   | <sd dd>, [PC,#-0]</sd dd>                                | Load an extension register<br>from memory                                     | -     | 3.11.11 on page 160 |
| VMLA.F<32 64>   | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Multiply<br>Accumulate                                         | -     | 3.11.12 on page 161 |
| VMLS.F<32 64>   | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Multiply<br>Subtract                                           | -     | 3.11.12 on page 161 |
| VMAXNM.F<32 64> | <sd dd>, <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd>    | Maximum of two floating<br>point numbers with<br>IEEE754-2008 NaN<br>handling | -     | 3.11.32 on page 172 |
| VMINNM.F<32 64> | <sd dd>, <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd>    | Minimum of two floating<br>point numbers with<br>IEEE754-2008 NaN<br>handling | -     | 3.11.32 on page 172 |
| VMOV            | <sd dd>, <sm dm></sm dm></sd dd>                         | Floating-point Move register                                                  | -     | 3.11.19 on page 165 |
| VMOV            | <sn dn>, Rt</sn dn>                                      | Copy Arm core register to<br>single-precision                                 | -     | 3.11.19 on page 165 |
| VMOV            | <sm dm>, <sm dm>1,<br/>Rt, Rt2</sm dm></sm dm>           | Copy two Arm core<br>registers to two single<br>precision                     | -     | 3.11.19 on page 165 |
| VMOV            | Dd[x], Rt                                                | Copy Arm core register to<br>scalar                                           | -     | 3.11.19 on page 165 |
| VMOV            | Rt, Dn[x]                                                | Copy scalar to Arm core<br>register                                           | -     | 3.11.19 on page 165 |
| VMOV.F<32 64>   | <sd dd>, #imm</sd dd>                                    | Floating-point Move<br>immediate                                              | -     | 3.11.19 on page 165 |
| VMUL.F<32 64>   | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Multiply                                                       | -     | 3.11.22 on page 166 |
| VNEG.F<32 64>   | <sd dd>, <sm dm></sm dm></sd dd>                         | Floating-point Negate                                                         | -     | 3.11.23 on page 167 |
| VNMLA.F<32 64>  | <sd dd>, <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd>    | Floating-point Multiply and<br>Add                                            | -     | 3.11.24 on page 167 |
| VNMLS.F<32 64>  | <sd dd>, <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd>    | Floating-point Multiply and<br>Subtract                                       | -     | 3.11.24 on page 167 |
| VNMUL.F<32 64>  | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Multiply                                                       | -     | 3.11.24 on page 167 |

![](_page_8_Picture_4.jpeg)

| Mnemonic        | Operands                                                 | Brief description                                                                  | Flags | Page                |
|-----------------|----------------------------------------------------------|------------------------------------------------------------------------------------|-------|---------------------|
| VRINTA.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion with<br>directed rounding | -     | 3.11.35 on page 174 |
| VRINTM.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion with<br>directed rounding | -     | 3.11.35 on page 174 |
| VRINTN.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion with<br>directed rounding | -     | 3.11.35 on page 174 |
| VRINTP.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion with<br>directed rounding | -     | 3.11.35 on page 174 |
| VRINTR.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion                           | -     | 3.11.34 on page 173 |
| VRINTX.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion                           | -     | 3.11.34 on page 173 |
| VRINTZ.F<32 64> | <sd dd>, <sm dm></sm dm></sd dd>                         | Float to integer in floating-<br>point format conversion                           | -     | 3.11.35 on page 174 |
| VSEL.F<32 64>   | <sd dd>, <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd>    | Select register, alternative to a pair of conditional VMOV                         | -     | 3.11.31 on page 172 |
| VSQRT.F<32 64>  | <sd dd>, <sm dm></sm dm></sd dd>                         | Calculates floating-point<br>Square Root                                           | -     | 3.11.27 on page 169 |
| VSTR.F<32 64>   | <sd dd>, [Rn]</sd dd>                                    | Stores an extension register to memory                                             | -     | 3.11.29 on page 170 |
| VSUB.F<32 64>   | { <sd dd>,} <sn dn>,<br/><sm dm></sm dm></sn dn></sd dd> | Floating-point Subtract                                                            | -     | 3.11.30 on page 171 |
| WFE             | -                                                        | Wait For Event                                                                     | -     | 3.12.11 on page 181 |
| WFI             | _                                                        | Wait For Interrupt                                                                 | -     | 3.12.12 on page 182 |

Table 23. Cortex®-M7 instructions (continued)

## 3.1.1 Binary compatibility with other Cortex processors

The processor implements the Armv7-M instruction set and features provided by the Armv7-M architecture profile, and is binary compatible with the instruction sets and features implemented in other Cortex<sup>®</sup>-M profile processors. The user cannot move software from the Cortex<sup>®</sup>-M7 processor to:

- The Cortex<sup>®</sup>-M3 processor if it contains floating-point operations or DSP extensions.
- The Cortex<sup>®</sup>-M4 processor if it contains double-precision floating-point operations.
- The Cortex<sup>®</sup>-M0 or Cortex<sup>®</sup>-M0+ processors because these are implementations of the Armv6-M Architecture.

The code designed for other Cortex<sup>®</sup>-M processors is compatible with Cortex<sup>®</sup>-M7 as long as it does not rely on bit-banding.

![](_page_9_Picture_10.jpeg)

PM0253 Rev 5 61/254