// Seed: 2193766884
module module_0 (
    output logic   id_0,
    input  supply1 id_1,
    output logic   id_2
);
  wire id_4;
  always_latch @(*) begin : LABEL_0
    id_2 <= id_4;
    id_2 = -1;
    $unsigned(91);
    ;
    id_0 <= id_1;
    id_2 <= -1 / -1;
    begin : LABEL_1
      id_2 <= id_1;
    end
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd24,
    parameter id_16 = 32'd19
) (
    output tri0 id_0,
    input tri id_1
    , id_11,
    output tri1 id_2,
    output uwire id_3,
    input wand id_4,
    input wire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    output logic id_9
);
  wire  id_12;
  wire  id_13;
  logic _id_14;
  always_comb @(posedge -1'b0) id_9 <= id_8;
  parameter id_15 = -1;
  wire _id_16;
  logic [1 'h0 : id_14] id_17;
  module_0 modCall_1 (
      id_9,
      id_1,
      id_9
  );
  wire id_18;
  assign id_7 = 1;
  logic [-1 : 1] id_19;
  wire [-1 : id_16] id_20;
endmodule
