
Capstone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1d0  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0800b408  0800b408  0000c408  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b910  0800b910  0000c910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b918  0800b918  0000c918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b91c  0800b91c  0000c91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e8  20000000  0800b920  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000478  200001e8  0800bb08  0000d1e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000660  0800bb08  0000d660  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001aac0  00000000  00000000  0000d21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000032d7  00000000  00000000  00027cde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001678  00000000  00000000  0002afb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001159  00000000  00000000  0002c630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005072  00000000  00000000  0002d789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ce3e  00000000  00000000  000327fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0012d0c8  00000000  00000000  0004f639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0017c701  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007084  00000000  00000000  0017c744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001837c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e8 	.word	0x200001e8
 8000254:	00000000 	.word	0x00000000
 8000258:	0800b3f0 	.word	0x0800b3f0

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001ec 	.word	0x200001ec
 8000274:	0800b3f0 	.word	0x0800b3f0

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc4:	f000 b97e 	b.w	8000ec4 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	460c      	mov	r4, r1
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d14d      	bne.n	8000c88 <__udivmoddi4+0xa8>
 8000bec:	428a      	cmp	r2, r1
 8000bee:	460f      	mov	r7, r1
 8000bf0:	4684      	mov	ip, r0
 8000bf2:	4696      	mov	lr, r2
 8000bf4:	fab2 f382 	clz	r3, r2
 8000bf8:	d960      	bls.n	8000cbc <__udivmoddi4+0xdc>
 8000bfa:	b14b      	cbz	r3, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c00:	f1c3 0220 	rsb	r2, r3, #32
 8000c04:	409f      	lsls	r7, r3
 8000c06:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c0a:	fa20 f202 	lsr.w	r2, r0, r2
 8000c0e:	4317      	orrs	r7, r2
 8000c10:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c14:	fa1f f48e 	uxth.w	r4, lr
 8000c18:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c1c:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c20:	fb06 7711 	mls	r7, r6, r1, r7
 8000c24:	fb01 f004 	mul.w	r0, r1, r4
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	4290      	cmp	r0, r2
 8000c2e:	d908      	bls.n	8000c42 <__udivmoddi4+0x62>
 8000c30:	eb1e 0202 	adds.w	r2, lr, r2
 8000c34:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c38:	d202      	bcs.n	8000c40 <__udivmoddi4+0x60>
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	f200 812d 	bhi.w	8000e9a <__udivmoddi4+0x2ba>
 8000c40:	4639      	mov	r1, r7
 8000c42:	1a12      	subs	r2, r2, r0
 8000c44:	fa1f fc8c 	uxth.w	ip, ip
 8000c48:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c4c:	fb06 2210 	mls	r2, r6, r0, r2
 8000c50:	fb00 f404 	mul.w	r4, r0, r4
 8000c54:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c58:	4564      	cmp	r4, ip
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c5c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	4564      	cmp	r4, ip
 8000c68:	f200 811a 	bhi.w	8000ea0 <__udivmoddi4+0x2c0>
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	ebac 0c04 	sub.w	ip, ip, r4
 8000c76:	2100      	movs	r1, #0
 8000c78:	b125      	cbz	r5, 8000c84 <__udivmoddi4+0xa4>
 8000c7a:	fa2c f303 	lsr.w	r3, ip, r3
 8000c7e:	2200      	movs	r2, #0
 8000c80:	e9c5 3200 	strd	r3, r2, [r5]
 8000c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d905      	bls.n	8000c98 <__udivmoddi4+0xb8>
 8000c8c:	b10d      	cbz	r5, 8000c92 <__udivmoddi4+0xb2>
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	2100      	movs	r1, #0
 8000c94:	4608      	mov	r0, r1
 8000c96:	e7f5      	b.n	8000c84 <__udivmoddi4+0xa4>
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	d14d      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000ca0:	42a3      	cmp	r3, r4
 8000ca2:	f0c0 80f2 	bcc.w	8000e8a <__udivmoddi4+0x2aa>
 8000ca6:	4290      	cmp	r0, r2
 8000ca8:	f080 80ef 	bcs.w	8000e8a <__udivmoddi4+0x2aa>
 8000cac:	4606      	mov	r6, r0
 8000cae:	4623      	mov	r3, r4
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	2d00      	cmp	r5, #0
 8000cb4:	d0e6      	beq.n	8000c84 <__udivmoddi4+0xa4>
 8000cb6:	e9c5 6300 	strd	r6, r3, [r5]
 8000cba:	e7e3      	b.n	8000c84 <__udivmoddi4+0xa4>
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f040 80a2 	bne.w	8000e06 <__udivmoddi4+0x226>
 8000cc2:	1a8a      	subs	r2, r1, r2
 8000cc4:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000cc8:	fa1f f68e 	uxth.w	r6, lr
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb2 f4f7 	udiv	r4, r2, r7
 8000cd2:	fb07 2014 	mls	r0, r7, r4, r2
 8000cd6:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000cda:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cde:	fb06 f004 	mul.w	r0, r6, r4
 8000ce2:	4290      	cmp	r0, r2
 8000ce4:	d90f      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce6:	eb1e 0202 	adds.w	r2, lr, r2
 8000cea:	f104 38ff 	add.w	r8, r4, #4294967295
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	4290      	cmp	r0, r2
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80c8 	beq.w	8000e94 <__udivmoddi4+0x2b4>
 8000d04:	4644      	mov	r4, r8
 8000d06:	1a12      	subs	r2, r2, r0
 8000d08:	fa1f fc8c 	uxth.w	ip, ip
 8000d0c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d10:	fb07 2210 	mls	r2, r7, r0, r2
 8000d14:	fb00 f606 	mul.w	r6, r0, r6
 8000d18:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d1c:	4566      	cmp	r6, ip
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d20:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	d202      	bcs.n	8000d30 <__udivmoddi4+0x150>
 8000d2a:	4566      	cmp	r6, ip
 8000d2c:	f200 80bb 	bhi.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d30:	4610      	mov	r0, r2
 8000d32:	ebac 0c06 	sub.w	ip, ip, r6
 8000d36:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d46:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4a:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d4e:	40f4      	lsrs	r4, r6
 8000d50:	408a      	lsls	r2, r1
 8000d52:	431f      	orrs	r7, r3
 8000d54:	ea4e 030c 	orr.w	r3, lr, ip
 8000d58:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d60:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d6c:	fb08 4410 	mls	r4, r8, r0, r4
 8000d70:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d74:	fb00 f90c 	mul.w	r9, r0, ip
 8000d78:	45a1      	cmp	r9, r4
 8000d7a:	d90e      	bls.n	8000d9a <__udivmoddi4+0x1ba>
 8000d7c:	193c      	adds	r4, r7, r4
 8000d7e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d82:	bf2c      	ite	cs
 8000d84:	f04f 0b01 	movcs.w	fp, #1
 8000d88:	f04f 0b00 	movcc.w	fp, #0
 8000d8c:	45a1      	cmp	r9, r4
 8000d8e:	d903      	bls.n	8000d98 <__udivmoddi4+0x1b8>
 8000d90:	f1bb 0f00 	cmp.w	fp, #0
 8000d94:	f000 8093 	beq.w	8000ebe <__udivmoddi4+0x2de>
 8000d98:	4650      	mov	r0, sl
 8000d9a:	eba4 0409 	sub.w	r4, r4, r9
 8000d9e:	fa1f f983 	uxth.w	r9, r3
 8000da2:	fbb4 f3f8 	udiv	r3, r4, r8
 8000da6:	fb08 4413 	mls	r4, r8, r3, r4
 8000daa:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d906      	bls.n	8000dc4 <__udivmoddi4+0x1e4>
 8000db6:	193c      	adds	r4, r7, r4
 8000db8:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dbc:	d201      	bcs.n	8000dc2 <__udivmoddi4+0x1e2>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d87a      	bhi.n	8000eb8 <__udivmoddi4+0x2d8>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dc8:	eba4 040c 	sub.w	r4, r4, ip
 8000dcc:	fba0 9802 	umull	r9, r8, r0, r2
 8000dd0:	4544      	cmp	r4, r8
 8000dd2:	46cc      	mov	ip, r9
 8000dd4:	4643      	mov	r3, r8
 8000dd6:	d302      	bcc.n	8000dde <__udivmoddi4+0x1fe>
 8000dd8:	d106      	bne.n	8000de8 <__udivmoddi4+0x208>
 8000dda:	45ce      	cmp	lr, r9
 8000ddc:	d204      	bcs.n	8000de8 <__udivmoddi4+0x208>
 8000dde:	3801      	subs	r0, #1
 8000de0:	ebb9 0c02 	subs.w	ip, r9, r2
 8000de4:	eb68 0307 	sbc.w	r3, r8, r7
 8000de8:	b15d      	cbz	r5, 8000e02 <__udivmoddi4+0x222>
 8000dea:	ebbe 020c 	subs.w	r2, lr, ip
 8000dee:	eb64 0403 	sbc.w	r4, r4, r3
 8000df2:	fa04 f606 	lsl.w	r6, r4, r6
 8000df6:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	431e      	orrs	r6, r3
 8000dfe:	e9c5 6400 	strd	r6, r4, [r5]
 8000e02:	2100      	movs	r1, #0
 8000e04:	e73e      	b.n	8000c84 <__udivmoddi4+0xa4>
 8000e06:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e0a:	f1c3 0120 	rsb	r1, r3, #32
 8000e0e:	fa04 f203 	lsl.w	r2, r4, r3
 8000e12:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e16:	40cc      	lsrs	r4, r1
 8000e18:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e1c:	fa20 f101 	lsr.w	r1, r0, r1
 8000e20:	fa1f f68e 	uxth.w	r6, lr
 8000e24:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	fb07 4410 	mls	r4, r7, r0, r4
 8000e2e:	0c11      	lsrs	r1, r2, #16
 8000e30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e34:	fb00 f406 	mul.w	r4, r0, r6
 8000e38:	428c      	cmp	r4, r1
 8000e3a:	d90e      	bls.n	8000e5a <__udivmoddi4+0x27a>
 8000e3c:	eb1e 0101 	adds.w	r1, lr, r1
 8000e40:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e44:	bf2c      	ite	cs
 8000e46:	f04f 0901 	movcs.w	r9, #1
 8000e4a:	f04f 0900 	movcc.w	r9, #0
 8000e4e:	428c      	cmp	r4, r1
 8000e50:	d902      	bls.n	8000e58 <__udivmoddi4+0x278>
 8000e52:	f1b9 0f00 	cmp.w	r9, #0
 8000e56:	d02c      	beq.n	8000eb2 <__udivmoddi4+0x2d2>
 8000e58:	4640      	mov	r0, r8
 8000e5a:	1b09      	subs	r1, r1, r4
 8000e5c:	b292      	uxth	r2, r2
 8000e5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e62:	fb07 1114 	mls	r1, r7, r4, r1
 8000e66:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e6a:	fb04 f106 	mul.w	r1, r4, r6
 8000e6e:	4291      	cmp	r1, r2
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x2a2>
 8000e72:	eb1e 0202 	adds.w	r2, lr, r2
 8000e76:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e7a:	d201      	bcs.n	8000e80 <__udivmoddi4+0x2a0>
 8000e7c:	4291      	cmp	r1, r2
 8000e7e:	d815      	bhi.n	8000eac <__udivmoddi4+0x2cc>
 8000e80:	4644      	mov	r4, r8
 8000e82:	1a52      	subs	r2, r2, r1
 8000e84:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000e88:	e721      	b.n	8000cce <__udivmoddi4+0xee>
 8000e8a:	1a86      	subs	r6, r0, r2
 8000e8c:	eb64 0303 	sbc.w	r3, r4, r3
 8000e90:	2001      	movs	r0, #1
 8000e92:	e70e      	b.n	8000cb2 <__udivmoddi4+0xd2>
 8000e94:	3c02      	subs	r4, #2
 8000e96:	4472      	add	r2, lr
 8000e98:	e735      	b.n	8000d06 <__udivmoddi4+0x126>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4472      	add	r2, lr
 8000e9e:	e6d0      	b.n	8000c42 <__udivmoddi4+0x62>
 8000ea0:	44f4      	add	ip, lr
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	e6e3      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ea6:	44f4      	add	ip, lr
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e742      	b.n	8000d32 <__udivmoddi4+0x152>
 8000eac:	3c02      	subs	r4, #2
 8000eae:	4472      	add	r2, lr
 8000eb0:	e7e7      	b.n	8000e82 <__udivmoddi4+0x2a2>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	4471      	add	r1, lr
 8000eb6:	e7d0      	b.n	8000e5a <__udivmoddi4+0x27a>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	443c      	add	r4, r7
 8000ebc:	e782      	b.n	8000dc4 <__udivmoddi4+0x1e4>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	443c      	add	r4, r7
 8000ec2:	e76a      	b.n	8000d9a <__udivmoddi4+0x1ba>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08e      	sub	sp, #56	@ 0x38
 8000ecc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ece:	f001 f99d 	bl	800220c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed2:	f000 f937 	bl	8001144 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8000ed6:	f000 f996 	bl	8001206 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eda:	f000 fbb3 	bl	8001644 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000ede:	f000 fa5f 	bl	80013a0 <MX_ICACHE_Init>
  MX_I2C1_Init();
 8000ee2:	f000 f99d 	bl	8001220 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ee6:	f000 f9db 	bl	80012a0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000eea:	f000 fa19 	bl	8001320 <MX_I2C3_Init>
  MX_SPI1_Init();
 8000eee:	f000 faed 	bl	80014cc <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000ef2:	f000 fb5b 	bl	80015ac <MX_USART3_UART_Init>
  MX_RTC_Init();
 8000ef6:	f000 fa67 	bl	80013c8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  	//ST7735_Init(0);
    //fillScreen(BLACK);
    //testAll();

    HAL_Delay(1000);
 8000efa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000efe:	f001 fa4b 	bl	8002398 <HAL_Delay>
    //ST7735_FillRectangle(0, 0, 180, 128, 0xF800); // Fill screen with red

  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8000f02:	2000      	movs	r0, #0
 8000f04:	f000 ffd8 	bl	8001eb8 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000f08:	2101      	movs	r1, #1
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f001 f810 	bl	8001f30 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000f10:	4b7f      	ldr	r3, [pc, #508]	@ (8001110 <main+0x248>)
 8000f12:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f16:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000f18:	4b7d      	ldr	r3, [pc, #500]	@ (8001110 <main+0x248>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000f1e:	4b7c      	ldr	r3, [pc, #496]	@ (8001110 <main+0x248>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000f24:	4b7a      	ldr	r3, [pc, #488]	@ (8001110 <main+0x248>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000f2a:	4b79      	ldr	r3, [pc, #484]	@ (8001110 <main+0x248>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000f30:	4977      	ldr	r1, [pc, #476]	@ (8001110 <main+0x248>)
 8000f32:	2000      	movs	r0, #0
 8000f34:	f001 f88a 	bl	800204c <BSP_COM_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <main+0x7a>
  {
    Error_Handler();
 8000f3e:	f000 fc17 	bl	8001770 <Error_Handler>

  /* USER CODE END BSP */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t SEND_DATA_TH[2] = {0x24, 0x16}; //LOW REPEATABILITY, CLOCK STRETCHING DISSABLED
 8000f42:	f241 6324 	movw	r3, #5668	@ 0x1624
 8000f46:	833b      	strh	r3, [r7, #24]
  uint8_t HUM_TEMP_DATA[6] = {}; //2 bytes for temp, 2 bytes for humid, then checksum
 8000f48:	2300      	movs	r3, #0
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	82bb      	strh	r3, [r7, #20]

  uint8_t SI_SENSOR_ON[1] = {0x01};// Solar intensity sensor on opcode
 8000f50:	2301      	movs	r3, #1
 8000f52:	733b      	strb	r3, [r7, #12]
  uint8_t SI_SENSOR_OFF[1] = {0x00};//Solar Intensity sensor off opcode
 8000f54:	2300      	movs	r3, #0
 8000f56:	723b      	strb	r3, [r7, #8]
  uint8_t SI_SENSOR_READ[1] = {0x20}; //One time read/ standard command, dont need mode 2 for lowlight
 8000f58:	2320      	movs	r3, #32
 8000f5a:	713b      	strb	r3, [r7, #4]
  uint8_t SI_SENSOR_DATA[2] = {};
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	803b      	strh	r3, [r7, #0]
	  	           // uint32_t error = HAL_UART_GetError(&huart3);

	  	            // Place a breakpoint here or use a method to inspect `error`
	  	//}

	  	HAL_Delay(5000);
 8000f60:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f64:	f001 fa18 	bl	8002398 <HAL_Delay>

	  	/************************************************TEMP AND HUMIDITY*************************************************************/
	  	 if(HAL_I2C_Master_Transmit(&hi2c1, I2C1_SLAVE_ADDR, SEND_DATA_TH, 2, HAL_MAX_DELAY) != HAL_OK){ //Write 00
 8000f68:	f107 0218 	add.w	r2, r7, #24
 8000f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	2302      	movs	r3, #2
 8000f74:	2188      	movs	r1, #136	@ 0x88
 8000f76:	4867      	ldr	r0, [pc, #412]	@ (8001114 <main+0x24c>)
 8000f78:	f001 feda 	bl	8002d30 <HAL_I2C_Master_Transmit>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d004      	beq.n	8000f8c <main+0xc4>
	  		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Check for transmission errors to the temperature and humidity sensor
	  		printf("Error Transmittiing to sensor\n");
 8000f82:	4865      	ldr	r0, [pc, #404]	@ (8001118 <main+0x250>)
 8000f84:	f008 faac 	bl	80094e0 <puts>
	  		return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e0bc      	b.n	8001106 <main+0x23e>
	  	    HAL_Delay(1000);
	  	 }
	  	 HAL_Delay(100);
 8000f8c:	2064      	movs	r0, #100	@ 0x64
 8000f8e:	f001 fa03 	bl	8002398 <HAL_Delay>

	  	 if(HAL_I2C_Master_Receive(&hi2c1, (I2C1_SLAVE_ADDR | 0x01), HUM_TEMP_DATA, 6, HAL_MAX_DELAY)!=HAL_OK){ //read |0x01
 8000f92:	f107 0210 	add.w	r2, r7, #16
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	2306      	movs	r3, #6
 8000f9e:	2189      	movs	r1, #137	@ 0x89
 8000fa0:	485c      	ldr	r0, [pc, #368]	@ (8001114 <main+0x24c>)
 8000fa2:	f001 ffb9 	bl	8002f18 <HAL_I2C_Master_Receive>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d004      	beq.n	8000fb6 <main+0xee>
	  		 printf("Error in Recieving Temperature and Humidity data\n");
 8000fac:	485b      	ldr	r0, [pc, #364]	@ (800111c <main+0x254>)
 8000fae:	f008 fa97 	bl	80094e0 <puts>
	  		 return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e0a7      	b.n	8001106 <main+0x23e>
	  		 HAL_Delay(10);
	  	 }
	  	 uint16_t temp_raw = HUM_TEMP_DATA[0] << 8 | HUM_TEMP_DATA[1]; //Combine the two bytes into one temp value
 8000fb6:	7c3b      	ldrb	r3, [r7, #16]
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	7c7b      	ldrb	r3, [r7, #17]
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	  	 uint16_t humidity_raw = HUM_TEMP_DATA[3] << 8 | HUM_TEMP_DATA[4]; //Combine the humidity values raw
 8000fc6:	7cfb      	ldrb	r3, [r7, #19]
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	7d3b      	ldrb	r3, [r7, #20]
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	  	 float temp_F = -49 + 315*((float)temp_raw/65535); //convert raw reading to Fahrenheit
 8000fd6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fe0:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001120 <main+0x258>
 8000fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe8:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001124 <main+0x25c>
 8000fec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ff0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001128 <main+0x260>
 8000ff4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ff8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		 float rel_humidity = 100*((float)humidity_raw/65535); //Convert raw reading to humidity%
 8000ffc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000ffe:	ee07 3a90 	vmov	s15, r3
 8001002:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001006:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001120 <main+0x258>
 800100a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800100e:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800112c <main+0x264>
 8001012:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001016:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		 printf("TEMPERATURE: %f\n", temp_F);
 800101a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800101c:	f7ff fa98 	bl	8000550 <__aeabi_f2d>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4842      	ldr	r0, [pc, #264]	@ (8001130 <main+0x268>)
 8001026:	f008 f9f3 	bl	8009410 <iprintf>
		 HAL_Delay(500);
 800102a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800102e:	f001 f9b3 	bl	8002398 <HAL_Delay>
		 printf("HUMIDITY: %f\n", rel_humidity);
 8001032:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001034:	f7ff fa8c 	bl	8000550 <__aeabi_f2d>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	483d      	ldr	r0, [pc, #244]	@ (8001134 <main+0x26c>)
 800103e:	f008 f9e7 	bl	8009410 <iprintf>

	  	 HAL_Delay(1000);
 8001042:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001046:	f001 f9a7 	bl	8002398 <HAL_Delay>

	  //printf("*****************************************************************************\n");
	  //printf("Pin PC0 Mode: 0x%X\n", HAL_GPIO_GetMode(GPIOC, GPIO_PIN_0));
	  //printf("Pin PC1 Mode: 0x%X\n", HAL_GPIO_GetMode(GPIOC, GPIO_PIN_1));

	  __HAL_I2C_DISABLE(&hi2c3);
 800104a:	4b3b      	ldr	r3, [pc, #236]	@ (8001138 <main+0x270>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b39      	ldr	r3, [pc, #228]	@ (8001138 <main+0x270>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f022 0201 	bic.w	r2, r2, #1
 8001058:	601a      	str	r2, [r3, #0]
	  HAL_Delay(500);
 800105a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800105e:	f001 f99b 	bl	8002398 <HAL_Delay>
	  __HAL_I2C_ENABLE(&hi2c3);
 8001062:	4b35      	ldr	r3, [pc, #212]	@ (8001138 <main+0x270>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b33      	ldr	r3, [pc, #204]	@ (8001138 <main+0x270>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f042 0201 	orr.w	r2, r2, #1
 8001070:	601a      	str	r2, [r3, #0]
	  HAL_Delay(100);
 8001072:	2064      	movs	r0, #100	@ 0x64
 8001074:	f001 f990 	bl	8002398 <HAL_Delay>
	  	  	    	printf("Still looking\n");
	  	  	    }
	  	}
	  	return 1;*/
	  	//printf("Starting\n");
	  	if(HAL_I2C_Master_Transmit(&hi2c3, I2C2_SLAVE_ADDR, SI_SENSOR_ON, 1, 100) != HAL_OK){ //write
 8001078:	f107 020c 	add.w	r2, r7, #12
 800107c:	2364      	movs	r3, #100	@ 0x64
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2301      	movs	r3, #1
 8001082:	2146      	movs	r1, #70	@ 0x46
 8001084:	482c      	ldr	r0, [pc, #176]	@ (8001138 <main+0x270>)
 8001086:	f001 fe53 	bl	8002d30 <HAL_I2C_Master_Transmit>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <main+0x1d0>
	  		  	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Check for transmission errors to the temperature and humidity sensor
	  		  	//printf("Error turning sensor on\n");
	  		    //printf("HAL_ERROR: %d\n", HAL_ERROR);
	  			//printf("I2C Error Code: 0x%lX\n", hi2c3.ErrorCode);
	  		  	//return HAL_ERROR;
	  		  	HAL_Delay(1000);
 8001090:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001094:	f001 f980 	bl	8002398 <HAL_Delay>
	    } else{
	    	//printf("Im so turned on rn\n");
	    }
	  	HAL_Delay(10);
 8001098:	200a      	movs	r0, #10
 800109a:	f001 f97d 	bl	8002398 <HAL_Delay>
	  	    	printf("Still looking\n");
	  	    }
	  	}
	  	HAL_Delay(5000);*/

	  	if(HAL_I2C_Master_Transmit(&hi2c3, I2C2_SLAVE_ADDR, SI_SENSOR_READ, 1, 10) != HAL_OK){ //write
 800109e:	1d3a      	adds	r2, r7, #4
 80010a0:	230a      	movs	r3, #10
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2301      	movs	r3, #1
 80010a6:	2146      	movs	r1, #70	@ 0x46
 80010a8:	4823      	ldr	r0, [pc, #140]	@ (8001138 <main+0x270>)
 80010aa:	f001 fe41 	bl	8002d30 <HAL_I2C_Master_Transmit>
	  		//printf("HAL_ERROR value: %d\n", HAL_ERROR);

	  		//return HAL_ERROR;
	  		//HAL_Delay(1000);
	    }
	  	HAL_Delay(120);
 80010ae:	2078      	movs	r0, #120	@ 0x78
 80010b0:	f001 f972 	bl	8002398 <HAL_Delay>
	  	//printf("Got here #2\n");
	  	if(HAL_I2C_Master_Receive(&hi2c3, (I2C2_SLAVE_ADDR | 0x01), SI_SENSOR_DATA, 2, 10)!=HAL_OK){ //Read
 80010b4:	463a      	mov	r2, r7
 80010b6:	230a      	movs	r3, #10
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2302      	movs	r3, #2
 80010bc:	2147      	movs	r1, #71	@ 0x47
 80010be:	481e      	ldr	r0, [pc, #120]	@ (8001138 <main+0x270>)
 80010c0:	f001 ff2a 	bl	8002f18 <HAL_I2C_Master_Receive>

	  		//return HAL_ERROR;
	  		//HAL_Delay(1000);
	    }

	  	HAL_Delay(100);
 80010c4:	2064      	movs	r0, #100	@ 0x64
 80010c6:	f001 f967 	bl	8002398 <HAL_Delay>
	  	//printf("Got here #3\n");
	  	uint16_t raw_intensity = SI_SENSOR_DATA[0] << 8 | SI_SENSOR_DATA[1]; //format the sensor data 16 bits
 80010ca:	783b      	ldrb	r3, [r7, #0]
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	787b      	ldrb	r3, [r7, #1]
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	847b      	strh	r3, [r7, #34]	@ 0x22
	  	int intensity = (int)raw_intensity/1.2; // cast binary value to a int for conversion formula,
 80010da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fa25 	bl	800052c <__aeabi_i2d>
 80010e2:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 80010e6:	4b15      	ldr	r3, [pc, #84]	@ (800113c <main+0x274>)
 80010e8:	f7ff fbb4 	bl	8000854 <__aeabi_ddiv>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	f7ff fd34 	bl	8000b60 <__aeabi_d2iz>
 80010f8:	4603      	mov	r3, r0
 80010fa:	61fb      	str	r3, [r7, #28]
	  	printf("SOLAR INTENSITY: %d\n", intensity); //pprint it oooooout
 80010fc:	69f9      	ldr	r1, [r7, #28]
 80010fe:	4810      	ldr	r0, [pc, #64]	@ (8001140 <main+0x278>)
 8001100:	f008 f986 	bl	8009410 <iprintf>
  {
 8001104:	e72c      	b.n	8000f60 <main+0x98>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001106:	4618      	mov	r0, r3
 8001108:	3730      	adds	r7, #48	@ 0x30
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000204 	.word	0x20000204
 8001114:	20000218 	.word	0x20000218
 8001118:	0800b408 	.word	0x0800b408
 800111c:	0800b428 	.word	0x0800b428
 8001120:	477fff00 	.word	0x477fff00
 8001124:	439d8000 	.word	0x439d8000
 8001128:	42440000 	.word	0x42440000
 800112c:	42c80000 	.word	0x42c80000
 8001130:	0800b45c 	.word	0x0800b45c
 8001134:	0800b470 	.word	0x0800b470
 8001138:	200002c0 	.word	0x200002c0
 800113c:	3ff33333 	.word	0x3ff33333
 8001140:	0800b480 	.word	0x0800b480

08001144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b09e      	sub	sp, #120	@ 0x78
 8001148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114a:	f107 0318 	add.w	r3, r7, #24
 800114e:	2260      	movs	r2, #96	@ 0x60
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f008 faa4 	bl	80096a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001158:	463b      	mov	r3, r7
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	611a      	str	r2, [r3, #16]
 8001166:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001168:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800116c:	f002 fb38 	bl	80037e0 <HAL_PWREx_ControlVoltageScaling>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001176:	f000 fafb 	bl	8001770 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800117a:	2318      	movs	r3, #24
 800117c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800117e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001184:	2301      	movs	r3, #1
 8001186:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001188:	2310      	movs	r3, #16
 800118a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800118c:	2300      	movs	r3, #0
 800118e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001194:	2302      	movs	r3, #2
 8001196:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001198:	2301      	movs	r3, #1
 800119a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 800119c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 80011a2:	2303      	movs	r3, #3
 80011a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 80011a6:	230a      	movs	r3, #10
 80011a8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80011aa:	2302      	movs	r3, #2
 80011ac:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011ae:	2302      	movs	r3, #2
 80011b0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 80011b2:	2301      	movs	r3, #1
 80011b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80011b6:	230c      	movs	r3, #12
 80011b8:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011be:	f107 0318 	add.w	r3, r7, #24
 80011c2:	4618      	mov	r0, r3
 80011c4:	f002 fbe8 	bl	8003998 <HAL_RCC_OscConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80011ce:	f000 facf 	bl	8001770 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d2:	231f      	movs	r3, #31
 80011d4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d6:	2303      	movs	r3, #3
 80011d8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011ea:	463b      	mov	r3, r7
 80011ec:	2104      	movs	r1, #4
 80011ee:	4618      	mov	r0, r3
 80011f0:	f003 faae 	bl	8004750 <HAL_RCC_ClockConfig>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <SystemClock_Config+0xba>
  {
    Error_Handler();
 80011fa:	f000 fab9 	bl	8001770 <Error_Handler>
  }
}
 80011fe:	bf00      	nop
 8001200:	3778      	adds	r7, #120	@ 0x78
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800120a:	2002      	movs	r0, #2
 800120c:	f002 fb74 	bl	80038f8 <HAL_PWREx_ConfigSupply>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemPower_Config+0x14>
  {
    Error_Handler();
 8001216:	f000 faab 	bl	8001770 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001224:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001226:	4a1c      	ldr	r2, [pc, #112]	@ (8001298 <MX_I2C1_Init+0x78>)
 8001228:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 800122a:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <MX_I2C1_Init+0x74>)
 800122c:	4a1b      	ldr	r2, [pc, #108]	@ (800129c <MX_I2C1_Init+0x7c>)
 800122e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001230:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001236:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001238:	2201      	movs	r2, #1
 800123a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800123c:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <MX_I2C1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001242:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <MX_I2C1_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800125a:	480e      	ldr	r0, [pc, #56]	@ (8001294 <MX_I2C1_Init+0x74>)
 800125c:	f001 fccc 	bl	8002bf8 <HAL_I2C_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001266:	f000 fa83 	bl	8001770 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800126a:	2100      	movs	r1, #0
 800126c:	4809      	ldr	r0, [pc, #36]	@ (8001294 <MX_I2C1_Init+0x74>)
 800126e:	f002 f9ef 	bl	8003650 <HAL_I2CEx_ConfigAnalogFilter>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001278:	f000 fa7a 	bl	8001770 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800127c:	2100      	movs	r1, #0
 800127e:	4805      	ldr	r0, [pc, #20]	@ (8001294 <MX_I2C1_Init+0x74>)
 8001280:	f002 fa31 	bl	80036e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800128a:	f000 fa71 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000218 	.word	0x20000218
 8001298:	40005400 	.word	0x40005400
 800129c:	30909dec 	.word	0x30909dec

080012a0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001318 <MX_I2C2_Init+0x78>)
 80012a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 80012aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012ac:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <MX_I2C2_Init+0x7c>)
 80012ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80012b0:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012b6:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012bc:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80012c2:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012c8:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012ce:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012da:	480e      	ldr	r0, [pc, #56]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012dc:	f001 fc8c 	bl	8002bf8 <HAL_I2C_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80012e6:	f000 fa43 	bl	8001770 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012ea:	2100      	movs	r1, #0
 80012ec:	4809      	ldr	r0, [pc, #36]	@ (8001314 <MX_I2C2_Init+0x74>)
 80012ee:	f002 f9af 	bl	8003650 <HAL_I2CEx_ConfigAnalogFilter>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80012f8:	f000 fa3a 	bl	8001770 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80012fc:	2100      	movs	r1, #0
 80012fe:	4805      	ldr	r0, [pc, #20]	@ (8001314 <MX_I2C2_Init+0x74>)
 8001300:	f002 f9f1 	bl	80036e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800130a:	f000 fa31 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	2000026c 	.word	0x2000026c
 8001318:	40005800 	.word	0x40005800
 800131c:	30909dec 	.word	0x30909dec

08001320 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001326:	4a1c      	ldr	r2, [pc, #112]	@ (8001398 <MX_I2C3_Init+0x78>)
 8001328:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x30909DEC;
 800132a:	4b1a      	ldr	r3, [pc, #104]	@ (8001394 <MX_I2C3_Init+0x74>)
 800132c:	4a1b      	ldr	r2, [pc, #108]	@ (800139c <MX_I2C3_Init+0x7c>)
 800132e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001330:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001336:	4b17      	ldr	r3, [pc, #92]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001338:	2201      	movs	r2, #1
 800133a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800133c:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <MX_I2C3_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001342:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001348:	4b12      	ldr	r3, [pc, #72]	@ (8001394 <MX_I2C3_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800134e:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001350:	2200      	movs	r2, #0
 8001352:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001354:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001356:	2200      	movs	r2, #0
 8001358:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800135a:	480e      	ldr	r0, [pc, #56]	@ (8001394 <MX_I2C3_Init+0x74>)
 800135c:	f001 fc4c 	bl	8002bf8 <HAL_I2C_Init>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001366:	f000 fa03 	bl	8001770 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800136a:	2100      	movs	r1, #0
 800136c:	4809      	ldr	r0, [pc, #36]	@ (8001394 <MX_I2C3_Init+0x74>)
 800136e:	f002 f96f 	bl	8003650 <HAL_I2CEx_ConfigAnalogFilter>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001378:	f000 f9fa 	bl	8001770 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800137c:	2100      	movs	r1, #0
 800137e:	4805      	ldr	r0, [pc, #20]	@ (8001394 <MX_I2C3_Init+0x74>)
 8001380:	f002 f9b1 	bl	80036e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800138a:	f000 f9f1 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200002c0 	.word	0x200002c0
 8001398:	46002800 	.word	0x46002800
 800139c:	30909dec 	.word	0x30909dec

080013a0 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80013a4:	2000      	movs	r0, #0
 80013a6:	f002 f9eb 	bl	8003780 <HAL_ICACHE_ConfigAssociativityMode>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80013b0:	f000 f9de 	bl	8001770 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80013b4:	f002 fa04 	bl	80037c0 <HAL_ICACHE_Enable>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80013be:	f000 f9d7 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08e      	sub	sp, #56	@ 0x38
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 80013ce:	f107 031c 	add.w	r3, r7, #28
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
 80013dc:	611a      	str	r2, [r3, #16]
 80013de:	615a      	str	r2, [r3, #20]
 80013e0:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 80013e2:	f107 0308 	add.w	r3, r7, #8
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
 80013f0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80013f6:	4b33      	ldr	r3, [pc, #204]	@ (80014c4 <MX_RTC_Init+0xfc>)
 80013f8:	4a33      	ldr	r2, [pc, #204]	@ (80014c8 <MX_RTC_Init+0x100>)
 80013fa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80013fc:	4b31      	ldr	r3, [pc, #196]	@ (80014c4 <MX_RTC_Init+0xfc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001402:	4b30      	ldr	r3, [pc, #192]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001404:	227f      	movs	r2, #127	@ 0x7f
 8001406:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001408:	4b2e      	ldr	r3, [pc, #184]	@ (80014c4 <MX_RTC_Init+0xfc>)
 800140a:	22ff      	movs	r2, #255	@ 0xff
 800140c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800140e:	4b2d      	ldr	r3, [pc, #180]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001414:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001416:	2200      	movs	r2, #0
 8001418:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800141a:	4b2a      	ldr	r3, [pc, #168]	@ (80014c4 <MX_RTC_Init+0xfc>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001422:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001426:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001428:	4b26      	ldr	r3, [pc, #152]	@ (80014c4 <MX_RTC_Init+0xfc>)
 800142a:	2200      	movs	r2, #0
 800142c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800142e:	4b25      	ldr	r3, [pc, #148]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001430:	2200      	movs	r2, #0
 8001432:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001434:	4823      	ldr	r0, [pc, #140]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001436:	f006 f927 	bl	8007688 <HAL_RTC_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001440:	f000 f996 	bl	8001770 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8001444:	2300      	movs	r3, #0
 8001446:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8001448:	2300      	movs	r3, #0
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 800144c:	2300      	movs	r3, #0
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8001450:	2300      	movs	r3, #0
 8001452:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	4619      	mov	r1, r3
 800145a:	481a      	ldr	r0, [pc, #104]	@ (80014c4 <MX_RTC_Init+0xfc>)
 800145c:	f006 fb84 	bl	8007b68 <HAL_RTCEx_PrivilegeModeSet>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001466:	f000 f983 	bl	8001770 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800146a:	2300      	movs	r3, #0
 800146c:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 800146e:	2300      	movs	r3, #0
 8001470:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 8001472:	2300      	movs	r3, #0
 8001474:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	2201      	movs	r2, #1
 8001484:	4619      	mov	r1, r3
 8001486:	480f      	ldr	r0, [pc, #60]	@ (80014c4 <MX_RTC_Init+0xfc>)
 8001488:	f006 f980 	bl	800778c <HAL_RTC_SetTime>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001492:	f000 f96d 	bl	8001770 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001496:	2301      	movs	r3, #1
 8001498:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 800149a:	2301      	movs	r3, #1
 800149c:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 800149e:	2301      	movs	r3, #1
 80014a0:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	2201      	movs	r2, #1
 80014aa:	4619      	mov	r1, r3
 80014ac:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <MX_RTC_Init+0xfc>)
 80014ae:	f006 fa09 	bl	80078c4 <HAL_RTC_SetDate>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 80014b8:	f000 f95a 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	3738      	adds	r7, #56	@ 0x38
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000314 	.word	0x20000314
 80014c8:	46007800 	.word	0x46007800

080014cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014dc:	4b31      	ldr	r3, [pc, #196]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 80014de:	4a32      	ldr	r2, [pc, #200]	@ (80015a8 <MX_SPI1_Init+0xdc>)
 80014e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014e2:	4b30      	ldr	r3, [pc, #192]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 80014e4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80014e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014ea:	4b2e      	ldr	r3, [pc, #184]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80014f0:	4b2c      	ldr	r3, [pc, #176]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 80014f2:	2203      	movs	r2, #3
 80014f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f6:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014fc:	4b29      	ldr	r3, [pc, #164]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001502:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001504:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001508:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800150a:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800150c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001510:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001512:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001514:	2200      	movs	r2, #0
 8001516:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001518:	4b22      	ldr	r3, [pc, #136]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800151a:	2200      	movs	r2, #0
 800151c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151e:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001520:	2200      	movs	r2, #0
 8001522:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001524:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001526:	2207      	movs	r2, #7
 8001528:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800152a:	4b1e      	ldr	r3, [pc, #120]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800152c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001530:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001532:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001534:	2200      	movs	r2, #0
 8001536:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001538:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800153a:	2200      	movs	r2, #0
 800153c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800153e:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001540:	2200      	movs	r2, #0
 8001542:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001544:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001546:	2200      	movs	r2, #0
 8001548:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800154a:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800154c:	2200      	movs	r2, #0
 800154e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001552:	2200      	movs	r2, #0
 8001554:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001556:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001558:	2200      	movs	r2, #0
 800155a:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800155c:	4b11      	ldr	r3, [pc, #68]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800155e:	2200      	movs	r2, #0
 8001560:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 8001564:	2200      	movs	r2, #0
 8001566:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001568:	480e      	ldr	r0, [pc, #56]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800156a:	f006 fb2b 	bl	8007bc4 <HAL_SPI_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8001574:	f000 f8fc 	bl	8001770 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001578:	2300      	movs	r3, #0
 800157a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800157c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001580:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	@ (80015a4 <MX_SPI1_Init+0xd8>)
 800158c:	f006 fc4b 	bl	8007e26 <HAL_SPIEx_SetConfigAutonomousMode>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 8001596:	f000 f8eb 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000344 	.word	0x20000344
 80015a8:	40013000 	.word	0x40013000

080015ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015b0:	4b22      	ldr	r3, [pc, #136]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015b2:	4a23      	ldr	r2, [pc, #140]	@ (8001640 <MX_USART3_UART_Init+0x94>)
 80015b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015b6:	4b21      	ldr	r3, [pc, #132]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015c4:	4b1d      	ldr	r3, [pc, #116]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015d2:	220c      	movs	r2, #12
 80015d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d6:	4b19      	ldr	r3, [pc, #100]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015dc:	4b17      	ldr	r3, [pc, #92]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015e2:	4b16      	ldr	r3, [pc, #88]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015f4:	4811      	ldr	r0, [pc, #68]	@ (800163c <MX_USART3_UART_Init+0x90>)
 80015f6:	f006 fc57 	bl	8007ea8 <HAL_UART_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001600:	f000 f8b6 	bl	8001770 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001604:	2100      	movs	r1, #0
 8001606:	480d      	ldr	r0, [pc, #52]	@ (800163c <MX_USART3_UART_Init+0x90>)
 8001608:	f007 f91c 	bl	8008844 <HAL_UARTEx_SetTxFifoThreshold>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001612:	f000 f8ad 	bl	8001770 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001616:	2100      	movs	r1, #0
 8001618:	4808      	ldr	r0, [pc, #32]	@ (800163c <MX_USART3_UART_Init+0x90>)
 800161a:	f007 f951 	bl	80088c0 <HAL_UARTEx_SetRxFifoThreshold>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001624:	f000 f8a4 	bl	8001770 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	@ (800163c <MX_USART3_UART_Init+0x90>)
 800162a:	f007 f8d2 	bl	80087d2 <HAL_UARTEx_DisableFifoMode>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001634:	f000 f89c 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	200003d4 	.word	0x200003d4
 8001640:	40004800 	.word	0x40004800

08001644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08a      	sub	sp, #40	@ 0x28
 8001648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
 8001658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800165a:	4b38      	ldr	r3, [pc, #224]	@ (800173c <MX_GPIO_Init+0xf8>)
 800165c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001660:	4a36      	ldr	r2, [pc, #216]	@ (800173c <MX_GPIO_Init+0xf8>)
 8001662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001666:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800166a:	4b34      	ldr	r3, [pc, #208]	@ (800173c <MX_GPIO_Init+0xf8>)
 800166c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001678:	4b30      	ldr	r3, [pc, #192]	@ (800173c <MX_GPIO_Init+0xf8>)
 800167a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800167e:	4a2f      	ldr	r2, [pc, #188]	@ (800173c <MX_GPIO_Init+0xf8>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001688:	4b2c      	ldr	r3, [pc, #176]	@ (800173c <MX_GPIO_Init+0xf8>)
 800168a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b29      	ldr	r3, [pc, #164]	@ (800173c <MX_GPIO_Init+0xf8>)
 8001698:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800169c:	4a27      	ldr	r2, [pc, #156]	@ (800173c <MX_GPIO_Init+0xf8>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016a6:	4b25      	ldr	r3, [pc, #148]	@ (800173c <MX_GPIO_Init+0xf8>)
 80016a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b4:	4b21      	ldr	r3, [pc, #132]	@ (800173c <MX_GPIO_Init+0xf8>)
 80016b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ba:	4a20      	ldr	r2, [pc, #128]	@ (800173c <MX_GPIO_Init+0xf8>)
 80016bc:	f043 0302 	orr.w	r3, r3, #2
 80016c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016c4:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <MX_GPIO_Init+0xf8>)
 80016c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80016d8:	4819      	ldr	r0, [pc, #100]	@ (8001740 <MX_GPIO_Init+0xfc>)
 80016da:	f001 fa75 	bl	8002bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016e4:	4817      	ldr	r0, [pc, #92]	@ (8001744 <MX_GPIO_Init+0x100>)
 80016e6:	f001 fa6f 	bl	8002bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC7 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80016ea:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	4619      	mov	r1, r3
 8001702:	480f      	ldr	r0, [pc, #60]	@ (8001740 <MX_GPIO_Init+0xfc>)
 8001704:	f001 f888 	bl	8002818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001708:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800170c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170e:	2301      	movs	r3, #1
 8001710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	2300      	movs	r3, #0
 8001718:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	4808      	ldr	r0, [pc, #32]	@ (8001744 <MX_GPIO_Init+0x100>)
 8001722:	f001 f879 	bl	8002818 <HAL_GPIO_Init>
  //	  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
    //  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
     // GPIO_InitStruct.Pull = GPIO_PULLUP;
      //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
     // GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4804      	ldr	r0, [pc, #16]	@ (8001740 <MX_GPIO_Init+0xfc>)
 800172e:	f001 f873 	bl	8002818 <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	@ 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	46020c00 	.word	0x46020c00
 8001740:	42020800 	.word	0x42020800
 8001744:	42020000 	.word	0x42020000

08001748 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d102      	bne.n	800175e <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8001758:	4b04      	ldr	r3, [pc, #16]	@ (800176c <BSP_PB_Callback+0x24>)
 800175a:	2201      	movs	r2, #1
 800175c:	601a      	str	r2, [r3, #0]
  }
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000214 	.word	0x20000214

08001770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <Error_Handler+0x8>

0800177c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	4b0a      	ldr	r3, [pc, #40]	@ (80017ac <HAL_MspInit+0x30>)
 8001784:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001788:	4a08      	ldr	r2, [pc, #32]	@ (80017ac <HAL_MspInit+0x30>)
 800178a:	f043 0304 	orr.w	r3, r3, #4
 800178e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001792:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_MspInit+0x30>)
 8001794:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	46020c00 	.word	0x46020c00

080017b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b0be      	sub	sp, #248	@ 0xf8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017c8:	f107 0320 	add.w	r3, r7, #32
 80017cc:	22c0      	movs	r2, #192	@ 0xc0
 80017ce:	2100      	movs	r1, #0
 80017d0:	4618      	mov	r0, r3
 80017d2:	f007 ff65 	bl	80096a0 <memset>
  if(hi2c->Instance==I2C1)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a73      	ldr	r2, [pc, #460]	@ (80019a8 <HAL_I2C_MspInit+0x1f8>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d146      	bne.n	800186e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80017e0:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80017e4:	f04f 0300 	mov.w	r3, #0
 80017e8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017ec:	2300      	movs	r3, #0
 80017ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fb7e 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001802:	f7ff ffb5 	bl	8001770 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	4b69      	ldr	r3, [pc, #420]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001808:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800180c:	4a67      	ldr	r2, [pc, #412]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 800180e:	f043 0302 	orr.w	r3, r3, #2
 8001812:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001816:	4b65      	ldr	r3, [pc, #404]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001818:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	61fb      	str	r3, [r7, #28]
 8001822:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001824:	2348      	movs	r3, #72	@ 0x48
 8001826:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800182a:	2312      	movs	r3, #18
 800182c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001836:	2300      	movs	r3, #0
 8001838:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800183c:	2304      	movs	r3, #4
 800183e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001842:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001846:	4619      	mov	r1, r3
 8001848:	4859      	ldr	r0, [pc, #356]	@ (80019b0 <HAL_I2C_MspInit+0x200>)
 800184a:	f000 ffe5 	bl	8002818 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800184e:	4b57      	ldr	r3, [pc, #348]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001850:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001854:	4a55      	ldr	r2, [pc, #340]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001856:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800185a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800185e:	4b53      	ldr	r3, [pc, #332]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001860:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001868:	61bb      	str	r3, [r7, #24]
 800186a:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800186c:	e097      	b.n	800199e <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C2)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a50      	ldr	r2, [pc, #320]	@ (80019b4 <HAL_I2C_MspInit+0x204>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d147      	bne.n	8001908 <HAL_I2C_MspInit+0x158>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001878:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800187c:	f04f 0300 	mov.w	r3, #0
 8001880:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001884:	2300      	movs	r3, #0
 8001886:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	4618      	mov	r0, r3
 8001890:	f003 fb32 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <HAL_I2C_MspInit+0xee>
      Error_Handler();
 800189a:	f7ff ff69 	bl	8001770 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189e:	4b43      	ldr	r3, [pc, #268]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 80018a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018a4:	4a41      	ldr	r2, [pc, #260]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 80018a6:	f043 0302 	orr.w	r3, r3, #2
 80018aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018ae:	4b3f      	ldr	r3, [pc, #252]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 80018b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80018bc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80018c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c4:	2312      	movs	r3, #18
 80018c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018d6:	2304      	movs	r3, #4
 80018d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80018e0:	4619      	mov	r1, r3
 80018e2:	4833      	ldr	r0, [pc, #204]	@ (80019b0 <HAL_I2C_MspInit+0x200>)
 80018e4:	f000 ff98 	bl	8002818 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018e8:	4b30      	ldr	r3, [pc, #192]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 80018ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80018ee:	4a2f      	ldr	r2, [pc, #188]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 80018f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80018f8:	4b2c      	ldr	r3, [pc, #176]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 80018fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]
}
 8001906:	e04a      	b.n	800199e <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C3)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a2a      	ldr	r2, [pc, #168]	@ (80019b8 <HAL_I2C_MspInit+0x208>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d145      	bne.n	800199e <HAL_I2C_MspInit+0x1ee>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001912:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK3;
 800191e:	2300      	movs	r3, #0
 8001920:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001924:	f107 0320 	add.w	r3, r7, #32
 8001928:	4618      	mov	r0, r3
 800192a:	f003 fae5 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <HAL_I2C_MspInit+0x188>
      Error_Handler();
 8001934:	f7ff ff1c 	bl	8001770 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001938:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 800193a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800193e:	4a1b      	ldr	r2, [pc, #108]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001940:	f043 0304 	orr.w	r3, r3, #4
 8001944:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001948:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 800194a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001956:	2303      	movs	r3, #3
 8001958:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800195c:	2312      	movs	r3, #18
 800195e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800196e:	2304      	movs	r3, #4
 8001970:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001974:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001978:	4619      	mov	r1, r3
 800197a:	4810      	ldr	r0, [pc, #64]	@ (80019bc <HAL_I2C_MspInit+0x20c>)
 800197c:	f000 ff4c 	bl	8002818 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001980:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001982:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001986:	4a09      	ldr	r2, [pc, #36]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800198c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <HAL_I2C_MspInit+0x1fc>)
 8001992:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
}
 800199e:	bf00      	nop
 80019a0:	37f8      	adds	r7, #248	@ 0xf8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40005400 	.word	0x40005400
 80019ac:	46020c00 	.word	0x46020c00
 80019b0:	42020400 	.word	0x42020400
 80019b4:	40005800 	.word	0x40005800
 80019b8:	46002800 	.word	0x46002800
 80019bc:	42020800 	.word	0x42020800

080019c0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b0b4      	sub	sp, #208	@ 0xd0
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	22c0      	movs	r2, #192	@ 0xc0
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f007 fe65 	bl	80096a0 <memset>
  if(hrtc->Instance==RTC)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a1d      	ldr	r2, [pc, #116]	@ (8001a50 <HAL_RTC_MspInit+0x90>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d132      	bne.n	8001a46 <HAL_RTC_MspInit+0x86>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019e0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80019ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f4:	f107 0310 	add.w	r3, r7, #16
 80019f8:	4618      	mov	r0, r3
 80019fa:	f003 fa7d 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8001a04:	f7ff feb4 	bl	8001770 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a08:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a0e:	4a11      	ldr	r2, [pc, #68]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001a18:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001a1e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a24:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001a28:	4b0a      	ldr	r3, [pc, #40]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001a2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 8001a36:	4b07      	ldr	r3, [pc, #28]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001a3c:	4a05      	ldr	r2, [pc, #20]	@ (8001a54 <HAL_RTC_MspInit+0x94>)
 8001a3e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001a46:	bf00      	nop
 8001a48:	37d0      	adds	r7, #208	@ 0xd0
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	46007800 	.word	0x46007800
 8001a54:	46020c00 	.word	0x46020c00

08001a58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b0ba      	sub	sp, #232	@ 0xe8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a60:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a70:	f107 0310 	add.w	r3, r7, #16
 8001a74:	22c0      	movs	r2, #192	@ 0xc0
 8001a76:	2100      	movs	r1, #0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f007 fe11 	bl	80096a0 <memset>
  if(hspi->Instance==SPI1)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a27      	ldr	r2, [pc, #156]	@ (8001b20 <HAL_SPI_MspInit+0xc8>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d146      	bne.n	8001b16 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001a88:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8001a94:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a98:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a9c:	f107 0310 	add.w	r3, r7, #16
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f003 fa29 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001aac:	f7ff fe60 	bl	8001770 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b24 <HAL_SPI_MspInit+0xcc>)
 8001ab2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001ab6:	4a1b      	ldr	r2, [pc, #108]	@ (8001b24 <HAL_SPI_MspInit+0xcc>)
 8001ab8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001abc:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <HAL_SPI_MspInit+0xcc>)
 8001ac2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001ac6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <HAL_SPI_MspInit+0xcc>)
 8001ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ad4:	4a13      	ldr	r2, [pc, #76]	@ (8001b24 <HAL_SPI_MspInit+0xcc>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ade:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <HAL_SPI_MspInit+0xcc>)
 8001ae0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001aec:	23c2      	movs	r3, #194	@ 0xc2
 8001aee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	2300      	movs	r3, #0
 8001b00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b04:	2305      	movs	r3, #5
 8001b06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4805      	ldr	r0, [pc, #20]	@ (8001b28 <HAL_SPI_MspInit+0xd0>)
 8001b12:	f000 fe81 	bl	8002818 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b16:	bf00      	nop
 8001b18:	37e8      	adds	r7, #232	@ 0xe8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40013000 	.word	0x40013000
 8001b24:	46020c00 	.word	0x46020c00
 8001b28:	42020000 	.word	0x42020000

08001b2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b0ba      	sub	sp, #232	@ 0xe8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b44:	f107 0310 	add.w	r3, r7, #16
 8001b48:	22c0      	movs	r2, #192	@ 0xc0
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f007 fda7 	bl	80096a0 <memset>
  if(huart->Instance==USART3)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a26      	ldr	r2, [pc, #152]	@ (8001bf0 <HAL_UART_MspInit+0xc4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d145      	bne.n	8001be8 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b5c:	f04f 0204 	mov.w	r2, #4
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b6c:	f107 0310 	add.w	r3, r7, #16
 8001b70:	4618      	mov	r0, r3
 8001b72:	f003 f9c1 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001b7c:	f7ff fdf8 	bl	8001770 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b80:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf4 <HAL_UART_MspInit+0xc8>)
 8001b82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b86:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf4 <HAL_UART_MspInit+0xc8>)
 8001b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b8c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001b90:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <HAL_UART_MspInit+0xc8>)
 8001b92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9e:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <HAL_UART_MspInit+0xc8>)
 8001ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ba4:	4a13      	ldr	r2, [pc, #76]	@ (8001bf4 <HAL_UART_MspInit+0xc8>)
 8001ba6:	f043 0304 	orr.w	r3, r3, #4
 8001baa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bae:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <HAL_UART_MspInit+0xc8>)
 8001bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	60bb      	str	r3, [r7, #8]
 8001bba:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bbc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bc0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bd6:	2307      	movs	r3, #7
 8001bd8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bdc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001be0:	4619      	mov	r1, r3
 8001be2:	4805      	ldr	r0, [pc, #20]	@ (8001bf8 <HAL_UART_MspInit+0xcc>)
 8001be4:	f000 fe18 	bl	8002818 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001be8:	bf00      	nop
 8001bea:	37e8      	adds	r7, #232	@ 0xe8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40004800 	.word	0x40004800
 8001bf4:	46020c00 	.word	0x46020c00
 8001bf8:	42020800 	.word	0x42020800

08001bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <NMI_Handler+0x4>

08001c04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <HardFault_Handler+0x4>

08001c0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <MemManage_Handler+0x4>

08001c14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <BusFault_Handler+0x4>

08001c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <UsageFault_Handler+0x4>

08001c24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr

08001c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c52:	f000 fb81 	bl	8002358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f000 f9de 	bl	8002020 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <_kill>:

int _kill(int pid, int sig)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c82:	f007 fd5f 	bl	8009744 <__errno>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2216      	movs	r2, #22
 8001c8a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_exit>:

void _exit (int status)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ffe7 	bl	8001c78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <_exit+0x12>

08001cae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e00a      	b.n	8001cd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cc0:	f3af 8000 	nop.w
 8001cc4:	4601      	mov	r1, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	60ba      	str	r2, [r7, #8]
 8001ccc:	b2ca      	uxtb	r2, r1
 8001cce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	dbf0      	blt.n	8001cc0 <_read+0x12>
  }

  return len;
 8001cde:	687b      	ldr	r3, [r7, #4]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	e009      	b.n	8001d0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1c5a      	adds	r2, r3, #1
 8001cfe:	60ba      	str	r2, [r7, #8]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 fa06 	bl	8002114 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	dbf1      	blt.n	8001cfa <_write+0x12>
  }
  return len;
 8001d16:	687b      	ldr	r3, [r7, #4]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_close>:

int _close(int file)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d48:	605a      	str	r2, [r3, #4]
  return 0;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_isatty>:

int _isatty(int file)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d60:	2301      	movs	r3, #1
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b085      	sub	sp, #20
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d90:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <_sbrk+0x5c>)
 8001d92:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <_sbrk+0x60>)
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <_sbrk+0x64>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	@ (8001df0 <_sbrk+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d207      	bcs.n	8001dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db8:	f007 fcc4 	bl	8009744 <__errno>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e009      	b.n	8001ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dce:	4b07      	ldr	r3, [pc, #28]	@ (8001dec <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4a05      	ldr	r2, [pc, #20]	@ (8001dec <_sbrk+0x64>)
 8001dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dda:	68fb      	ldr	r3, [r7, #12]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20040000 	.word	0x20040000
 8001de8:	00000400 	.word	0x00000400
 8001dec:	20000468 	.word	0x20000468
 8001df0:	20000660 	.word	0x20000660

08001df4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001df8:	4b18      	ldr	r3, [pc, #96]	@ (8001e5c <SystemInit+0x68>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfe:	4a17      	ldr	r2, [pc, #92]	@ (8001e5c <SystemInit+0x68>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001e08:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <SystemInit+0x6c>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001e0e:	4b14      	ldr	r3, [pc, #80]	@ (8001e60 <SystemInit+0x6c>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001e14:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <SystemInit+0x6c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001e1a:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <SystemInit+0x6c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001e20:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <SystemInit+0x6c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a0e      	ldr	r2, [pc, #56]	@ (8001e60 <SystemInit+0x6c>)
 8001e26:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001e2a:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001e2e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001e30:	4b0b      	ldr	r3, [pc, #44]	@ (8001e60 <SystemInit+0x6c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001e36:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <SystemInit+0x6c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a09      	ldr	r2, [pc, #36]	@ (8001e60 <SystemInit+0x6c>)
 8001e3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e40:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001e42:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <SystemInit+0x6c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e48:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <SystemInit+0x68>)
 8001e4a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e4e:	609a      	str	r2, [r3, #8]
  #endif
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	e000ed00 	.word	0xe000ed00
 8001e60:	46020c00 	.word	0x46020c00

08001e64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e64:	480d      	ldr	r0, [pc, #52]	@ (8001e9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e66:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e68:	f7ff ffc4 	bl	8001df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e6c:	480c      	ldr	r0, [pc, #48]	@ (8001ea0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e6e:	490d      	ldr	r1, [pc, #52]	@ (8001ea4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ea8 <LoopForever+0xe>)
  movs r3, #0
 8001e72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e74:	e002      	b.n	8001e7c <LoopCopyDataInit>

08001e76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e7a:	3304      	adds	r3, #4

08001e7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e80:	d3f9      	bcc.n	8001e76 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e82:	4a0a      	ldr	r2, [pc, #40]	@ (8001eac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e84:	4c0a      	ldr	r4, [pc, #40]	@ (8001eb0 <LoopForever+0x16>)
  movs r3, #0
 8001e86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e88:	e001      	b.n	8001e8e <LoopFillZerobss>

08001e8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e8c:	3204      	adds	r2, #4

08001e8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e90:	d3fb      	bcc.n	8001e8a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001e92:	f007 fc5d 	bl	8009750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e96:	f7ff f817 	bl	8000ec8 <main>

08001e9a <LoopForever>:

LoopForever:
    b LoopForever
 8001e9a:	e7fe      	b.n	8001e9a <LoopForever>
  ldr   r0, =_estack
 8001e9c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ea4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001ea8:	0800b920 	.word	0x0800b920
  ldr r2, =_sbss
 8001eac:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001eb0:	20000660 	.word	0x20000660

08001eb4 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001eb4:	e7fe      	b.n	8001eb4 <ADC1_IRQHandler>
	...

08001eb8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08a      	sub	sp, #40	@ 0x28
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001ecc:	f06f 0301 	mvn.w	r3, #1
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ed2:	e023      	b.n	8001f1c <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10e      	bne.n	8001ef8 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 8001eda:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <BSP_LED_Init+0x70>)
 8001edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ee0:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <BSP_LED_Init+0x70>)
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001eea:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <BSP_LED_Init+0x70>)
 8001eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001ef8:	2320      	movs	r3, #32
 8001efa:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001efc:	2301      	movs	r3, #1
 8001efe:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4a08      	ldr	r2, [pc, #32]	@ (8001f2c <BSP_LED_Init+0x74>)
 8001f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f10:	f107 0210 	add.w	r2, r7, #16
 8001f14:	4611      	mov	r1, r2
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 fc7e 	bl	8002818 <HAL_GPIO_Init>
  }

  return ret;
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3728      	adds	r7, #40	@ 0x28
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	46020c00 	.word	0x46020c00
 8001f2c:	20000008 	.word	0x20000008

08001f30 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b088      	sub	sp, #32
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	460a      	mov	r2, r1
 8001f3a:	71fb      	strb	r3, [r7, #7]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001f40:	4b30      	ldr	r3, [pc, #192]	@ (8002004 <BSP_PB_Init+0xd4>)
 8001f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f46:	4a2f      	ldr	r2, [pc, #188]	@ (8002004 <BSP_PB_Init+0xd4>)
 8001f48:	f043 0304 	orr.w	r3, r3, #4
 8001f4c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f50:	4b2c      	ldr	r3, [pc, #176]	@ (8002004 <BSP_PB_Init+0xd4>)
 8001f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f56:	f003 0304 	and.w	r3, r3, #4
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001f5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f62:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001f64:	2302      	movs	r3, #2
 8001f66:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8001f6c:	79bb      	ldrb	r3, [r7, #6]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10c      	bne.n	8001f8c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	4a23      	ldr	r2, [pc, #140]	@ (8002008 <BSP_PB_Init+0xd8>)
 8001f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f7e:	f107 020c 	add.w	r2, r7, #12
 8001f82:	4611      	mov	r1, r2
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 fc47 	bl	8002818 <HAL_GPIO_Init>
 8001f8a:	e036      	b.n	8001ffa <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <BSP_PB_Init+0xdc>)
 8001f8e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	4a1d      	ldr	r2, [pc, #116]	@ (8002008 <BSP_PB_Init+0xd8>)
 8001f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f98:	f107 020c 	add.w	r2, r7, #12
 8001f9c:	4611      	mov	r1, r2
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 fc3a 	bl	8002818 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001fa4:	79fa      	ldrb	r2, [r7, #7]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	4413      	add	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4a18      	ldr	r2, [pc, #96]	@ (8002010 <BSP_PB_Init+0xe0>)
 8001fb0:	441a      	add	r2, r3
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	4917      	ldr	r1, [pc, #92]	@ (8002014 <BSP_PB_Init+0xe4>)
 8001fb6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	f000 fbcf 	bl	8002760 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001fc2:	79fa      	ldrb	r2, [r7, #7]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	4413      	add	r3, r2
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4a10      	ldr	r2, [pc, #64]	@ (8002010 <BSP_PB_Init+0xe0>)
 8001fce:	1898      	adds	r0, r3, r2
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	4a11      	ldr	r2, [pc, #68]	@ (8002018 <BSP_PB_Init+0xe8>)
 8001fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	2100      	movs	r1, #0
 8001fdc:	f000 fb94 	bl	8002708 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001fe0:	2018      	movs	r0, #24
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800201c <BSP_PB_Init+0xec>)
 8001fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fea:	2200      	movs	r2, #0
 8001fec:	4619      	mov	r1, r3
 8001fee:	f000 faaf 	bl	8002550 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001ff2:	2318      	movs	r3, #24
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 fac5 	bl	8002584 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3720      	adds	r7, #32
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	46020c00 	.word	0x46020c00
 8002008:	2000000c 	.word	0x2000000c
 800200c:	10110000 	.word	0x10110000
 8002010:	2000046c 	.word	0x2000046c
 8002014:	0800b4f0 	.word	0x0800b4f0
 8002018:	20000010 	.word	0x20000010
 800201c:	20000014 	.word	0x20000014

08002020 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800202a:	79fa      	ldrb	r2, [r7, #7]
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4a04      	ldr	r2, [pc, #16]	@ (8002048 <BSP_PB_IRQHandler+0x28>)
 8002036:	4413      	add	r3, r2
 8002038:	4618      	mov	r0, r3
 800203a:	f000 fba5 	bl	8002788 <HAL_EXTI_IRQHandler>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000046c 	.word	0x2000046c

0800204c <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	6039      	str	r1, [r7, #0]
 8002056:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002058:	2300      	movs	r3, #0
 800205a:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002062:	f06f 0301 	mvn.w	r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	e018      	b.n	800209c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	2294      	movs	r2, #148	@ 0x94
 800206e:	fb02 f303 	mul.w	r3, r2, r3
 8002072:	4a0d      	ldr	r2, [pc, #52]	@ (80020a8 <BSP_COM_Init+0x5c>)
 8002074:	4413      	add	r3, r2
 8002076:	4618      	mov	r0, r3
 8002078:	f000 f870 	bl	800215c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	2294      	movs	r2, #148	@ 0x94
 8002080:	fb02 f303 	mul.w	r3, r2, r3
 8002084:	4a08      	ldr	r2, [pc, #32]	@ (80020a8 <BSP_COM_Init+0x5c>)
 8002086:	4413      	add	r3, r2
 8002088:	6839      	ldr	r1, [r7, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f000 f80e 	bl	80020ac <MX_USART1_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d002      	beq.n	800209c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002096:	f06f 0303 	mvn.w	r3, #3
 800209a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800209c:	68fb      	ldr	r3, [r7, #12]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000478 	.word	0x20000478

080020ac <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 80020b6:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <MX_USART1_Init+0x64>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	220c      	movs	r2, #12
 80020ca:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	895b      	ldrh	r3, [r3, #10]
 80020d0:	461a      	mov	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	891b      	ldrh	r3, [r3, #8]
 80020e2:	461a      	mov	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	899b      	ldrh	r3, [r3, #12]
 80020ec:	461a      	mov	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020f8:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f005 fed1 	bl	8007ea8 <HAL_UART_Init>
 8002106:	4603      	mov	r3, r0
}
 8002108:	4618      	mov	r0, r3
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20000004 	.word	0x20000004

08002114 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 800211c:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <__io_putchar+0x30>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	2394      	movs	r3, #148	@ 0x94
 8002124:	fb02 f303 	mul.w	r3, r2, r3
 8002128:	4a07      	ldr	r2, [pc, #28]	@ (8002148 <__io_putchar+0x34>)
 800212a:	1898      	adds	r0, r3, r2
 800212c:	1d39      	adds	r1, r7, #4
 800212e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002132:	2201      	movs	r2, #1
 8002134:	f005 ff08 	bl	8007f48 <HAL_UART_Transmit>
  return ch;
 8002138:	687b      	ldr	r3, [r7, #4]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	2000050c 	.word	0x2000050c
 8002148:	20000478 	.word	0x20000478

0800214c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002150:	2000      	movs	r0, #0
 8002152:	f7ff faf9 	bl	8001748 <BSP_PB_Callback>
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
	...

0800215c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	@ 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002164:	4b27      	ldr	r3, [pc, #156]	@ (8002204 <COM1_MspInit+0xa8>)
 8002166:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800216a:	4a26      	ldr	r2, [pc, #152]	@ (8002204 <COM1_MspInit+0xa8>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002174:	4b23      	ldr	r3, [pc, #140]	@ (8002204 <COM1_MspInit+0xa8>)
 8002176:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	613b      	str	r3, [r7, #16]
 8002180:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002182:	4b20      	ldr	r3, [pc, #128]	@ (8002204 <COM1_MspInit+0xa8>)
 8002184:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002188:	4a1e      	ldr	r2, [pc, #120]	@ (8002204 <COM1_MspInit+0xa8>)
 800218a:	f043 0301 	orr.w	r3, r3, #1
 800218e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002192:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <COM1_MspInit+0xa8>)
 8002194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80021a0:	4b18      	ldr	r3, [pc, #96]	@ (8002204 <COM1_MspInit+0xa8>)
 80021a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80021a6:	4a17      	ldr	r2, [pc, #92]	@ (8002204 <COM1_MspInit+0xa8>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021ac:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80021b0:	4b14      	ldr	r3, [pc, #80]	@ (8002204 <COM1_MspInit+0xa8>)
 80021b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80021b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80021be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80021c4:	2302      	movs	r3, #2
 80021c6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80021c8:	2302      	movs	r3, #2
 80021ca:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80021d0:	2307      	movs	r3, #7
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4619      	mov	r1, r3
 80021da:	480b      	ldr	r0, [pc, #44]	@ (8002208 <COM1_MspInit+0xac>)
 80021dc:	f000 fb1c 	bl	8002818 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 80021e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80021e6:	2302      	movs	r3, #2
 80021e8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80021ea:	2307      	movs	r3, #7
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80021ee:	f107 0314 	add.w	r3, r7, #20
 80021f2:	4619      	mov	r1, r3
 80021f4:	4804      	ldr	r0, [pc, #16]	@ (8002208 <COM1_MspInit+0xac>)
 80021f6:	f000 fb0f 	bl	8002818 <HAL_GPIO_Init>
}
 80021fa:	bf00      	nop
 80021fc:	3728      	adds	r7, #40	@ 0x28
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	46020c00 	.word	0x46020c00
 8002208:	42020000 	.word	0x42020000

0800220c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002210:	4b12      	ldr	r3, [pc, #72]	@ (800225c <HAL_Init+0x50>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a11      	ldr	r2, [pc, #68]	@ (800225c <HAL_Init+0x50>)
 8002216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800221a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800221c:	2003      	movs	r0, #3
 800221e:	f000 f98c 	bl	800253a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002222:	f002 fc87 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8002226:	4602      	mov	r2, r0
 8002228:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <HAL_Init+0x54>)
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	490c      	ldr	r1, [pc, #48]	@ (8002264 <HAL_Init+0x58>)
 8002232:	5ccb      	ldrb	r3, [r1, r3]
 8002234:	fa22 f303 	lsr.w	r3, r2, r3
 8002238:	4a0b      	ldr	r2, [pc, #44]	@ (8002268 <HAL_Init+0x5c>)
 800223a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800223c:	2004      	movs	r0, #4
 800223e:	f000 f9d1 	bl	80025e4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002242:	200f      	movs	r0, #15
 8002244:	f000 f812 	bl	800226c <HAL_InitTick>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e002      	b.n	8002258 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002252:	f7ff fa93 	bl	800177c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40022000 	.word	0x40022000
 8002260:	46020c00 	.word	0x46020c00
 8002264:	0800b498 	.word	0x0800b498
 8002268:	20000000 	.word	0x20000000

0800226c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002274:	2300      	movs	r3, #0
 8002276:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002278:	4b33      	ldr	r3, [pc, #204]	@ (8002348 <HAL_InitTick+0xdc>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e05c      	b.n	800233e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002284:	4b31      	ldr	r3, [pc, #196]	@ (800234c <HAL_InitTick+0xe0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0304 	and.w	r3, r3, #4
 800228c:	2b04      	cmp	r3, #4
 800228e:	d10c      	bne.n	80022aa <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002290:	4b2f      	ldr	r3, [pc, #188]	@ (8002350 <HAL_InitTick+0xe4>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b2c      	ldr	r3, [pc, #176]	@ (8002348 <HAL_InitTick+0xdc>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800229e:	fbb3 f3f1 	udiv	r3, r3, r1
 80022a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	e037      	b.n	800231a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80022aa:	f000 f9f3 	bl	8002694 <HAL_SYSTICK_GetCLKSourceConfig>
 80022ae:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d023      	beq.n	80022fe <HAL_InitTick+0x92>
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d82d      	bhi.n	8002318 <HAL_InitTick+0xac>
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_InitTick+0x5e>
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d00d      	beq.n	80022e4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80022c8:	e026      	b.n	8002318 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80022ca:	4b21      	ldr	r3, [pc, #132]	@ (8002350 <HAL_InitTick+0xe4>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <HAL_InitTick+0xdc>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80022d8:	fbb3 f3f1 	udiv	r3, r3, r1
 80022dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e0:	60fb      	str	r3, [r7, #12]
        break;
 80022e2:	e01a      	b.n	800231a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80022e4:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <HAL_InitTick+0xdc>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80022f2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	60fb      	str	r3, [r7, #12]
        break;
 80022fc:	e00d      	b.n	800231a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80022fe:	4b12      	ldr	r3, [pc, #72]	@ (8002348 <HAL_InitTick+0xdc>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	461a      	mov	r2, r3
 8002304:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002308:	fbb3 f3f2 	udiv	r3, r3, r2
 800230c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002310:	fbb2 f3f3 	udiv	r3, r2, r3
 8002314:	60fb      	str	r3, [r7, #12]
        break;
 8002316:	e000      	b.n	800231a <HAL_InitTick+0xae>
        break;
 8002318:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 f940 	bl	80025a0 <HAL_SYSTICK_Config>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e009      	b.n	800233e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800232a:	2200      	movs	r2, #0
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	f04f 30ff 	mov.w	r0, #4294967295
 8002332:	f000 f90d 	bl	8002550 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002336:	4a07      	ldr	r2, [pc, #28]	@ (8002354 <HAL_InitTick+0xe8>)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	2000001c 	.word	0x2000001c
 800234c:	e000e010 	.word	0xe000e010
 8002350:	20000000 	.word	0x20000000
 8002354:	20000018 	.word	0x20000018

08002358 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800235c:	4b06      	ldr	r3, [pc, #24]	@ (8002378 <HAL_IncTick+0x20>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	461a      	mov	r2, r3
 8002362:	4b06      	ldr	r3, [pc, #24]	@ (800237c <HAL_IncTick+0x24>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4413      	add	r3, r2
 8002368:	4a04      	ldr	r2, [pc, #16]	@ (800237c <HAL_IncTick+0x24>)
 800236a:	6013      	str	r3, [r2, #0]
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	2000001c 	.word	0x2000001c
 800237c:	20000510 	.word	0x20000510

08002380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return uwTick;
 8002384:	4b03      	ldr	r3, [pc, #12]	@ (8002394 <HAL_GetTick+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000510 	.word	0x20000510

08002398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023a0:	f7ff ffee 	bl	8002380 <HAL_GetTick>
 80023a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b0:	d005      	beq.n	80023be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023b2:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <HAL_Delay+0x44>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	461a      	mov	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	4413      	add	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023be:	bf00      	nop
 80023c0:	f7ff ffde 	bl	8002380 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d8f7      	bhi.n	80023c0 <HAL_Delay+0x28>
  {
  }
}
 80023d0:	bf00      	nop
 80023d2:	bf00      	nop
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	2000001c 	.word	0x2000001c

080023e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002424 <__NVIC_SetPriorityGrouping+0x44>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023f6:	68ba      	ldr	r2, [r7, #8]
 80023f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023fc:	4013      	ands	r3, r2
 80023fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002408:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800240c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002412:	4a04      	ldr	r2, [pc, #16]	@ (8002424 <__NVIC_SetPriorityGrouping+0x44>)
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	60d3      	str	r3, [r2, #12]
}
 8002418:	bf00      	nop
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800242c:	4b04      	ldr	r3, [pc, #16]	@ (8002440 <__NVIC_GetPriorityGrouping+0x18>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	0a1b      	lsrs	r3, r3, #8
 8002432:	f003 0307 	and.w	r3, r3, #7
}
 8002436:	4618      	mov	r0, r3
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	2b00      	cmp	r3, #0
 8002454:	db0b      	blt.n	800246e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	f003 021f 	and.w	r2, r3, #31
 800245c:	4907      	ldr	r1, [pc, #28]	@ (800247c <__NVIC_EnableIRQ+0x38>)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	2001      	movs	r0, #1
 8002466:	fa00 f202 	lsl.w	r2, r0, r2
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800246e:	bf00      	nop
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000e100 	.word	0xe000e100

08002480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	6039      	str	r1, [r7, #0]
 800248a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002490:	2b00      	cmp	r3, #0
 8002492:	db0a      	blt.n	80024aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	b2da      	uxtb	r2, r3
 8002498:	490c      	ldr	r1, [pc, #48]	@ (80024cc <__NVIC_SetPriority+0x4c>)
 800249a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249e:	0112      	lsls	r2, r2, #4
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	440b      	add	r3, r1
 80024a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a8:	e00a      	b.n	80024c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	4908      	ldr	r1, [pc, #32]	@ (80024d0 <__NVIC_SetPriority+0x50>)
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	3b04      	subs	r3, #4
 80024b8:	0112      	lsls	r2, r2, #4
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	440b      	add	r3, r1
 80024be:	761a      	strb	r2, [r3, #24]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000e100 	.word	0xe000e100
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b089      	sub	sp, #36	@ 0x24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	f1c3 0307 	rsb	r3, r3, #7
 80024ee:	2b04      	cmp	r3, #4
 80024f0:	bf28      	it	cs
 80024f2:	2304      	movcs	r3, #4
 80024f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	3304      	adds	r3, #4
 80024fa:	2b06      	cmp	r3, #6
 80024fc:	d902      	bls.n	8002504 <NVIC_EncodePriority+0x30>
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	3b03      	subs	r3, #3
 8002502:	e000      	b.n	8002506 <NVIC_EncodePriority+0x32>
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002508:	f04f 32ff 	mov.w	r2, #4294967295
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43da      	mvns	r2, r3
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	401a      	ands	r2, r3
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800251c:	f04f 31ff 	mov.w	r1, #4294967295
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	43d9      	mvns	r1, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800252c:	4313      	orrs	r3, r2
         );
}
 800252e:	4618      	mov	r0, r3
 8002530:	3724      	adds	r7, #36	@ 0x24
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff ff4c 	bl	80023e0 <__NVIC_SetPriorityGrouping>
}
 8002548:	bf00      	nop
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
 800255c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800255e:	f7ff ff63 	bl	8002428 <__NVIC_GetPriorityGrouping>
 8002562:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	68b9      	ldr	r1, [r7, #8]
 8002568:	6978      	ldr	r0, [r7, #20]
 800256a:	f7ff ffb3 	bl	80024d4 <NVIC_EncodePriority>
 800256e:	4602      	mov	r2, r0
 8002570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff ff82 	bl	8002480 <__NVIC_SetPriority>
}
 800257c:	bf00      	nop
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff ff56 	bl	8002444 <__NVIC_EnableIRQ>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b0:	d301      	bcc.n	80025b6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80025b2:	2301      	movs	r3, #1
 80025b4:	e00d      	b.n	80025d2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80025b6:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <HAL_SYSTICK_Config+0x40>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80025be:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <HAL_SYSTICK_Config+0x40>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80025c4:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <HAL_SYSTICK_Config+0x40>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <HAL_SYSTICK_Config+0x40>)
 80025ca:	f043 0303 	orr.w	r3, r3, #3
 80025ce:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e010 	.word	0xe000e010

080025e4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d844      	bhi.n	800267c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80025f2:	a201      	add	r2, pc, #4	@ (adr r2, 80025f8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80025f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025f8:	0800261b 	.word	0x0800261b
 80025fc:	08002639 	.word	0x08002639
 8002600:	0800265b 	.word	0x0800265b
 8002604:	0800267d 	.word	0x0800267d
 8002608:	0800260d 	.word	0x0800260d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800260c:	4b1f      	ldr	r3, [pc, #124]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a1e      	ldr	r2, [pc, #120]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002612:	f043 0304 	orr.w	r3, r3, #4
 8002616:	6013      	str	r3, [r2, #0]
      break;
 8002618:	e031      	b.n	800267e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800261a:	4b1c      	ldr	r3, [pc, #112]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a1b      	ldr	r2, [pc, #108]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002620:	f023 0304 	bic.w	r3, r3, #4
 8002624:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002626:	4b1a      	ldr	r3, [pc, #104]	@ (8002690 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800262c:	4a18      	ldr	r2, [pc, #96]	@ (8002690 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800262e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002632:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002636:	e022      	b.n	800267e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002638:	4b14      	ldr	r3, [pc, #80]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a13      	ldr	r2, [pc, #76]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800263e:	f023 0304 	bic.w	r3, r3, #4
 8002642:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800264a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800264e:	4a10      	ldr	r2, [pc, #64]	@ (8002690 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002650:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002654:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002658:	e011      	b.n	800267e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800265a:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a0b      	ldr	r2, [pc, #44]	@ (800268c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002660:	f023 0304 	bic.w	r3, r3, #4
 8002664:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002666:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002670:	4a07      	ldr	r2, [pc, #28]	@ (8002690 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002672:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800267a:	e000      	b.n	800267e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800267c:	bf00      	nop
  }
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000e010 	.word	0xe000e010
 8002690:	46020c00 	.word	0x46020c00

08002694 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800269a:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80026a6:	2304      	movs	r3, #4
 80026a8:	607b      	str	r3, [r7, #4]
 80026aa:	e021      	b.n	80026f0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80026ac:	4b15      	ldr	r3, [pc, #84]	@ (8002704 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80026ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026b2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80026b6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026be:	d011      	beq.n	80026e4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026c6:	d810      	bhi.n	80026ea <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d004      	beq.n	80026d8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026d4:	d003      	beq.n	80026de <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80026d6:	e008      	b.n	80026ea <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80026d8:	2300      	movs	r3, #0
 80026da:	607b      	str	r3, [r7, #4]
        break;
 80026dc:	e008      	b.n	80026f0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80026de:	2301      	movs	r3, #1
 80026e0:	607b      	str	r3, [r7, #4]
        break;
 80026e2:	e005      	b.n	80026f0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80026e4:	2302      	movs	r3, #2
 80026e6:	607b      	str	r3, [r7, #4]
        break;
 80026e8:	e002      	b.n	80026f0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80026ea:	2300      	movs	r3, #0
 80026ec:	607b      	str	r3, [r7, #4]
        break;
 80026ee:	bf00      	nop
    }
  }
  return systick_source;
 80026f0:	687b      	ldr	r3, [r7, #4]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000e010 	.word	0xe000e010
 8002704:	46020c00 	.word	0x46020c00

08002708 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	460b      	mov	r3, r1
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800271a:	7afb      	ldrb	r3, [r7, #11]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d011      	beq.n	8002744 <HAL_EXTI_RegisterCallback+0x3c>
 8002720:	2b02      	cmp	r3, #2
 8002722:	dc13      	bgt.n	800274c <HAL_EXTI_RegisterCallback+0x44>
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <HAL_EXTI_RegisterCallback+0x26>
 8002728:	2b01      	cmp	r3, #1
 800272a:	d007      	beq.n	800273c <HAL_EXTI_RegisterCallback+0x34>
 800272c:	e00e      	b.n	800274c <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	609a      	str	r2, [r3, #8]
      break;
 800273a:	e00a      	b.n	8002752 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	605a      	str	r2, [r3, #4]
      break;
 8002742:	e006      	b.n	8002752 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	609a      	str	r2, [r3, #8]
      break;
 800274a:	e002      	b.n	8002752 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	75fb      	strb	r3, [r7, #23]
      break;
 8002750:	bf00      	nop
  }

  return status;
 8002752:	7dfb      	ldrb	r3, [r7, #23]
}
 8002754:	4618      	mov	r0, r3
 8002756:	371c      	adds	r7, #28
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e003      	b.n	800277c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800277a:	2300      	movs	r3, #0
  }
}
 800277c:	4618      	mov	r0, r3
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	0c1b      	lsrs	r3, r3, #16
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	2201      	movs	r2, #1
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	015a      	lsls	r2, r3, #5
 80027b0:	4b17      	ldr	r3, [pc, #92]	@ (8002810 <HAL_EXTI_IRQHandler+0x88>)
 80027b2:	4413      	add	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	4013      	ands	r3, r2
 80027be:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d009      	beq.n	80027da <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	015a      	lsls	r2, r3, #5
 80027de:	4b0d      	ldr	r3, [pc, #52]	@ (8002814 <HAL_EXTI_IRQHandler+0x8c>)
 80027e0:	4413      	add	r3, r2
 80027e2:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4013      	ands	r3, r2
 80027ec:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d009      	beq.n	8002808 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	4798      	blx	r3
    }
  }
}
 8002808:	bf00      	nop
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	4602200c 	.word	0x4602200c
 8002814:	46022010 	.word	0x46022010

08002818 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002818:	b480      	push	{r7}
 800281a:	b089      	sub	sp, #36	@ 0x24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800282a:	e1ba      	b.n	8002ba2 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	2101      	movs	r1, #1
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	fa01 f303 	lsl.w	r3, r1, r3
 8002838:	4013      	ands	r3, r2
 800283a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 81aa 	beq.w	8002b9c <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a55      	ldr	r2, [pc, #340]	@ (80029a0 <HAL_GPIO_Init+0x188>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d15d      	bne.n	800290c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002856:	2201      	movs	r2, #1
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	43db      	mvns	r3, r3
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	4013      	ands	r3, r2
 8002864:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f003 0201 	and.w	r2, r3, #1
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69fa      	ldr	r2, [r7, #28]
 8002876:	4313      	orrs	r3, r2
 8002878:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69fa      	ldr	r2, [r7, #28]
 800287e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002880:	4a48      	ldr	r2, [pc, #288]	@ (80029a4 <HAL_GPIO_Init+0x18c>)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002888:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800288a:	4a46      	ldr	r2, [pc, #280]	@ (80029a4 <HAL_GPIO_Init+0x18c>)
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4413      	add	r3, r2
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	08da      	lsrs	r2, r3, #3
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	3208      	adds	r2, #8
 800289e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	220f      	movs	r2, #15
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	43db      	mvns	r3, r3
 80028b4:	69fa      	ldr	r2, [r7, #28]
 80028b6:	4013      	ands	r3, r2
 80028b8:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	220b      	movs	r2, #11
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	08da      	lsrs	r2, r3, #3
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	3208      	adds	r2, #8
 80028d6:	69f9      	ldr	r1, [r7, #28]
 80028d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	2203      	movs	r2, #3
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	43db      	mvns	r3, r3
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	4013      	ands	r3, r2
 80028f2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2202      	movs	r2, #2
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	69fa      	ldr	r2, [r7, #28]
 8002900:	4313      	orrs	r3, r2
 8002902:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	69fa      	ldr	r2, [r7, #28]
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e067      	b.n	80029dc <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b02      	cmp	r3, #2
 8002912:	d003      	beq.n	800291c <HAL_GPIO_Init+0x104>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b12      	cmp	r3, #18
 800291a:	d145      	bne.n	80029a8 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	08da      	lsrs	r2, r3, #3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3208      	adds	r2, #8
 8002924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002928:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	220f      	movs	r2, #15
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43db      	mvns	r3, r3
 800293a:	69fa      	ldr	r2, [r7, #28]
 800293c:	4013      	ands	r3, r2
 800293e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	f003 020f 	and.w	r2, r3, #15
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	69fa      	ldr	r2, [r7, #28]
 8002956:	4313      	orrs	r3, r2
 8002958:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	08da      	lsrs	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	3208      	adds	r2, #8
 8002962:	69f9      	ldr	r1, [r7, #28]
 8002964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	2203      	movs	r2, #3
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69fa      	ldr	r2, [r7, #28]
 800297c:	4013      	ands	r3, r2
 800297e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 0203 	and.w	r2, r3, #3
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	4313      	orrs	r3, r2
 8002994:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	69fa      	ldr	r2, [r7, #28]
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	e01e      	b.n	80029dc <HAL_GPIO_Init+0x1c4>
 800299e:	bf00      	nop
 80029a0:	46020000 	.word	0x46020000
 80029a4:	0800b4f4 	.word	0x0800b4f4
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	2203      	movs	r2, #3
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	69fa      	ldr	r2, [r7, #28]
 80029bc:	4013      	ands	r3, r2
 80029be:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 0203 	and.w	r2, r3, #3
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	69fa      	ldr	r2, [r7, #28]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	69fa      	ldr	r2, [r7, #28]
 80029da:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d00b      	beq.n	80029fc <HAL_GPIO_Init+0x1e4>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d007      	beq.n	80029fc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029f0:	2b11      	cmp	r3, #17
 80029f2:	d003      	beq.n	80029fc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b12      	cmp	r3, #18
 80029fa:	d130      	bne.n	8002a5e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	2203      	movs	r2, #3
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	4013      	ands	r3, r2
 8002a12:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	69fa      	ldr	r2, [r7, #28]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	69fa      	ldr	r2, [r7, #28]
 8002a2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002a32:	2201      	movs	r2, #1
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	091b      	lsrs	r3, r3, #4
 8002a48:	f003 0201 	and.w	r2, r3, #1
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	69fa      	ldr	r2, [r7, #28]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	69fa      	ldr	r2, [r7, #28]
 8002a5c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	d017      	beq.n	8002a96 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	2203      	movs	r2, #3
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	43db      	mvns	r3, r3
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	69fa      	ldr	r2, [r7, #28]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d07c      	beq.n	8002b9c <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002aa2:	4a47      	ldr	r2, [pc, #284]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	089b      	lsrs	r3, r3, #2
 8002aa8:	3318      	adds	r3, #24
 8002aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aae:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	f003 0303 	and.w	r3, r3, #3
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	220f      	movs	r2, #15
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	69fa      	ldr	r2, [r7, #28]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	0a9a      	lsrs	r2, r3, #10
 8002aca:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc4 <HAL_GPIO_Init+0x3ac>)
 8002acc:	4013      	ands	r3, r2
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	f002 0203 	and.w	r2, r2, #3
 8002ad4:	00d2      	lsls	r2, r2, #3
 8002ad6:	4093      	lsls	r3, r2
 8002ad8:	69fa      	ldr	r2, [r7, #28]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002ade:	4938      	ldr	r1, [pc, #224]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	089b      	lsrs	r3, r3, #2
 8002ae4:	3318      	adds	r3, #24
 8002ae6:	69fa      	ldr	r2, [r7, #28]
 8002ae8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002aec:	4b34      	ldr	r3, [pc, #208]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	43db      	mvns	r3, r3
 8002af6:	69fa      	ldr	r2, [r7, #28]
 8002af8:	4013      	ands	r3, r2
 8002afa:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8002b08:	69fa      	ldr	r2, [r7, #28]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002b10:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002b16:	4b2a      	ldr	r3, [pc, #168]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	69fa      	ldr	r2, [r7, #28]
 8002b22:	4013      	ands	r3, r2
 8002b24:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002b3a:	4a21      	ldr	r2, [pc, #132]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002b40:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b46:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69fa      	ldr	r2, [r7, #28]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002b66:	4a16      	ldr	r2, [pc, #88]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002b6e:	4b14      	ldr	r3, [pc, #80]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b74:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8002b8c:	69fa      	ldr	r2, [r7, #28]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002b94:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc0 <HAL_GPIO_Init+0x3a8>)
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f47f ae3d 	bne.w	800282c <HAL_GPIO_Init+0x14>
  }
}
 8002bb2:	bf00      	nop
 8002bb4:	bf00      	nop
 8002bb6:	3724      	adds	r7, #36	@ 0x24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	46022000 	.word	0x46022000
 8002bc4:	002f7f7f 	.word	0x002f7f7f

08002bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	807b      	strh	r3, [r7, #2]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bd8:	787b      	ldrb	r3, [r7, #1]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bde:	887a      	ldrh	r2, [r7, #2]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002be4:	e002      	b.n	8002bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002be6:	887a      	ldrh	r2, [r7, #2]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e08d      	b.n	8002d26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7fe fdc6 	bl	80017b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2224      	movs	r2, #36	@ 0x24
 8002c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d107      	bne.n	8002c72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c6e:	609a      	str	r2, [r3, #8]
 8002c70:	e006      	b.n	8002c80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d108      	bne.n	8002c9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	e007      	b.n	8002caa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ca8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ccc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69d9      	ldr	r1, [r3, #28]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1a      	ldr	r2, [r3, #32]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0201 	orr.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	607a      	str	r2, [r7, #4]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	817b      	strh	r3, [r7, #10]
 8002d40:	4613      	mov	r3, r2
 8002d42:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b20      	cmp	r3, #32
 8002d4e:	f040 80da 	bne.w	8002f06 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_I2C_Master_Transmit+0x30>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e0d3      	b.n	8002f08 <HAL_I2C_Master_Transmit+0x1d8>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d68:	f7ff fb0a 	bl	8002380 <HAL_GetTick>
 8002d6c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	2319      	movs	r3, #25
 8002d74:	2201      	movs	r2, #1
 8002d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f000 f9e6 	bl	800314c <I2C_WaitOnFlagUntilTimeout>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e0be      	b.n	8002f08 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2221      	movs	r2, #33	@ 0x21
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2210      	movs	r2, #16
 8002d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	893a      	ldrh	r2, [r7, #8]
 8002daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2bff      	cmp	r3, #255	@ 0xff
 8002dba:	d90e      	bls.n	8002dda <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	22ff      	movs	r2, #255	@ 0xff
 8002dc0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc6:	b2da      	uxtb	r2, r3
 8002dc8:	8979      	ldrh	r1, [r7, #10]
 8002dca:	4b51      	ldr	r3, [pc, #324]	@ (8002f10 <HAL_I2C_Master_Transmit+0x1e0>)
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 fc0a 	bl	80035ec <I2C_TransferConfig>
 8002dd8:	e06c      	b.n	8002eb4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	8979      	ldrh	r1, [r7, #10]
 8002dec:	4b48      	ldr	r3, [pc, #288]	@ (8002f10 <HAL_I2C_Master_Transmit+0x1e0>)
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 fbf9 	bl	80035ec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002dfa:	e05b      	b.n	8002eb4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	6a39      	ldr	r1, [r7, #32]
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f9fc 	bl	80031fe <I2C_WaitOnTXISFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e07b      	b.n	8002f08 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e14:	781a      	ldrb	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e20:	1c5a      	adds	r2, r3, #1
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d034      	beq.n	8002eb4 <HAL_I2C_Master_Transmit+0x184>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d130      	bne.n	8002eb4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	2180      	movs	r1, #128	@ 0x80
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 f975 	bl	800314c <I2C_WaitOnFlagUntilTimeout>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e04d      	b.n	8002f08 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	2bff      	cmp	r3, #255	@ 0xff
 8002e74:	d90e      	bls.n	8002e94 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	22ff      	movs	r2, #255	@ 0xff
 8002e7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	8979      	ldrh	r1, [r7, #10]
 8002e84:	2300      	movs	r3, #0
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 fbad 	bl	80035ec <I2C_TransferConfig>
 8002e92:	e00f      	b.n	8002eb4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	8979      	ldrh	r1, [r7, #10]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 fb9c 	bl	80035ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d19e      	bne.n	8002dfc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	6a39      	ldr	r1, [r7, #32]
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 f9e2 	bl	800328c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e01a      	b.n	8002f08 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <HAL_I2C_Master_Transmit+0x1e4>)
 8002ee6:	400b      	ands	r3, r1
 8002ee8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2220      	movs	r2, #32
 8002eee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	e000      	b.n	8002f08 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002f06:	2302      	movs	r3, #2
  }
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	80002000 	.word	0x80002000
 8002f14:	fe00e800 	.word	0xfe00e800

08002f18 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af02      	add	r7, sp, #8
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	607a      	str	r2, [r7, #4]
 8002f22:	461a      	mov	r2, r3
 8002f24:	460b      	mov	r3, r1
 8002f26:	817b      	strh	r3, [r7, #10]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	f040 80db 	bne.w	80030f0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_I2C_Master_Receive+0x30>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e0d4      	b.n	80030f2 <HAL_I2C_Master_Receive+0x1da>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f50:	f7ff fa16 	bl	8002380 <HAL_GetTick>
 8002f54:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	2319      	movs	r3, #25
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f000 f8f2 	bl	800314c <I2C_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e0bf      	b.n	80030f2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2222      	movs	r2, #34	@ 0x22
 8002f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2210      	movs	r2, #16
 8002f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	893a      	ldrh	r2, [r7, #8]
 8002f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	2bff      	cmp	r3, #255	@ 0xff
 8002fa2:	d90e      	bls.n	8002fc2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	22ff      	movs	r2, #255	@ 0xff
 8002fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	8979      	ldrh	r1, [r7, #10]
 8002fb2:	4b52      	ldr	r3, [pc, #328]	@ (80030fc <HAL_I2C_Master_Receive+0x1e4>)
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 fb16 	bl	80035ec <I2C_TransferConfig>
 8002fc0:	e06d      	b.n	800309e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	8979      	ldrh	r1, [r7, #10]
 8002fd4:	4b49      	ldr	r3, [pc, #292]	@ (80030fc <HAL_I2C_Master_Receive+0x1e4>)
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 fb05 	bl	80035ec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002fe2:	e05c      	b.n	800309e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	6a39      	ldr	r1, [r7, #32]
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 f993 	bl	8003314 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e07c      	b.n	80030f2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003020:	b29b      	uxth	r3, r3
 8003022:	3b01      	subs	r3, #1
 8003024:	b29a      	uxth	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800302e:	b29b      	uxth	r3, r3
 8003030:	2b00      	cmp	r3, #0
 8003032:	d034      	beq.n	800309e <HAL_I2C_Master_Receive+0x186>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003038:	2b00      	cmp	r3, #0
 800303a:	d130      	bne.n	800309e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	6a3b      	ldr	r3, [r7, #32]
 8003042:	2200      	movs	r2, #0
 8003044:	2180      	movs	r1, #128	@ 0x80
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 f880 	bl	800314c <I2C_WaitOnFlagUntilTimeout>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e04d      	b.n	80030f2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305a:	b29b      	uxth	r3, r3
 800305c:	2bff      	cmp	r3, #255	@ 0xff
 800305e:	d90e      	bls.n	800307e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	22ff      	movs	r2, #255	@ 0xff
 8003064:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306a:	b2da      	uxtb	r2, r3
 800306c:	8979      	ldrh	r1, [r7, #10]
 800306e:	2300      	movs	r3, #0
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 fab8 	bl	80035ec <I2C_TransferConfig>
 800307c:	e00f      	b.n	800309e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308c:	b2da      	uxtb	r2, r3
 800308e:	8979      	ldrh	r1, [r7, #10]
 8003090:	2300      	movs	r3, #0
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003098:	68f8      	ldr	r0, [r7, #12]
 800309a:	f000 faa7 	bl	80035ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d19d      	bne.n	8002fe4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	6a39      	ldr	r1, [r7, #32]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f8ed 	bl	800328c <I2C_WaitOnSTOPFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e01a      	b.n	80030f2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2220      	movs	r2, #32
 80030c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6859      	ldr	r1, [r3, #4]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003100 <HAL_I2C_Master_Receive+0x1e8>)
 80030d0:	400b      	ands	r3, r1
 80030d2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030ec:	2300      	movs	r3, #0
 80030ee:	e000      	b.n	80030f2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80030f0:	2302      	movs	r3, #2
  }
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	80002400 	.word	0x80002400
 8003100:	fe00e800 	.word	0xfe00e800

08003104 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b02      	cmp	r3, #2
 8003118:	d103      	bne.n	8003122 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2200      	movs	r2, #0
 8003120:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b01      	cmp	r3, #1
 800312e:	d007      	beq.n	8003140 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	699a      	ldr	r2, [r3, #24]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 0201 	orr.w	r2, r2, #1
 800313e:	619a      	str	r2, [r3, #24]
  }
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	603b      	str	r3, [r7, #0]
 8003158:	4613      	mov	r3, r2
 800315a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800315c:	e03b      	b.n	80031d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	6839      	ldr	r1, [r7, #0]
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 f962 	bl	800342c <I2C_IsErrorOccurred>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e041      	b.n	80031f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003178:	d02d      	beq.n	80031d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800317a:	f7ff f901 	bl	8002380 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	429a      	cmp	r2, r3
 8003188:	d302      	bcc.n	8003190 <I2C_WaitOnFlagUntilTimeout+0x44>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d122      	bne.n	80031d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	699a      	ldr	r2, [r3, #24]
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	4013      	ands	r3, r2
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	429a      	cmp	r2, r3
 800319e:	bf0c      	ite	eq
 80031a0:	2301      	moveq	r3, #1
 80031a2:	2300      	movne	r3, #0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	461a      	mov	r2, r3
 80031a8:	79fb      	ldrb	r3, [r7, #7]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d113      	bne.n	80031d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b2:	f043 0220 	orr.w	r2, r3, #32
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2220      	movs	r2, #32
 80031be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00f      	b.n	80031f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699a      	ldr	r2, [r3, #24]
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	4013      	ands	r3, r2
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	bf0c      	ite	eq
 80031e6:	2301      	moveq	r3, #1
 80031e8:	2300      	movne	r3, #0
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	461a      	mov	r2, r3
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d0b4      	beq.n	800315e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b084      	sub	sp, #16
 8003202:	af00      	add	r7, sp, #0
 8003204:	60f8      	str	r0, [r7, #12]
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800320a:	e033      	b.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	68b9      	ldr	r1, [r7, #8]
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 f90b 	bl	800342c <I2C_IsErrorOccurred>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e031      	b.n	8003284 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003226:	d025      	beq.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003228:	f7ff f8aa 	bl	8002380 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	429a      	cmp	r2, r3
 8003236:	d302      	bcc.n	800323e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d11a      	bne.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b02      	cmp	r3, #2
 800324a:	d013      	beq.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003250:	f043 0220 	orr.w	r2, r3, #32
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e007      	b.n	8003284 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b02      	cmp	r3, #2
 8003280:	d1c4      	bne.n	800320c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003298:	e02f      	b.n	80032fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 f8c4 	bl	800342c <I2C_IsErrorOccurred>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e02d      	b.n	800330a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ae:	f7ff f867 	bl	8002380 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d302      	bcc.n	80032c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d11a      	bne.n	80032fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	f003 0320 	and.w	r3, r3, #32
 80032ce:	2b20      	cmp	r3, #32
 80032d0:	d013      	beq.n	80032fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d6:	f043 0220 	orr.w	r2, r3, #32
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e007      	b.n	800330a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	f003 0320 	and.w	r3, r3, #32
 8003304:	2b20      	cmp	r3, #32
 8003306:	d1c8      	bne.n	800329a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003324:	e071      	b.n	800340a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	68b9      	ldr	r1, [r7, #8]
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f87e 	bl	800342c <I2C_IsErrorOccurred>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b20      	cmp	r3, #32
 8003346:	d13b      	bne.n	80033c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003348:	7dfb      	ldrb	r3, [r7, #23]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d138      	bne.n	80033c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b04      	cmp	r3, #4
 800335a:	d105      	bne.n	8003368 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003364:	2300      	movs	r3, #0
 8003366:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f003 0310 	and.w	r3, r3, #16
 8003372:	2b10      	cmp	r3, #16
 8003374:	d121      	bne.n	80033ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2210      	movs	r2, #16
 800337c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2204      	movs	r2, #4
 8003382:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2220      	movs	r2, #32
 800338a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6859      	ldr	r1, [r3, #4]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003398:	400b      	ands	r3, r1
 800339a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	75fb      	strb	r3, [r7, #23]
 80033b8:	e002      	b.n	80033c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80033c0:	f7fe ffde 	bl	8002380 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d302      	bcc.n	80033d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d119      	bne.n	800340a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d116      	bne.n	800340a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	f003 0304 	and.w	r3, r3, #4
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d00f      	beq.n	800340a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ee:	f043 0220 	orr.w	r2, r3, #32
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2220      	movs	r2, #32
 80033fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	f003 0304 	and.w	r3, r3, #4
 8003414:	2b04      	cmp	r3, #4
 8003416:	d002      	beq.n	800341e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003418:	7dfb      	ldrb	r3, [r7, #23]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d083      	beq.n	8003326 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800341e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003420:	4618      	mov	r0, r3
 8003422:	3718      	adds	r7, #24
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	fe00e800 	.word	0xfe00e800

0800342c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08a      	sub	sp, #40	@ 0x28
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003438:	2300      	movs	r3, #0
 800343a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	f003 0310 	and.w	r3, r3, #16
 8003454:	2b00      	cmp	r3, #0
 8003456:	d068      	beq.n	800352a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2210      	movs	r2, #16
 800345e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003460:	e049      	b.n	80034f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003468:	d045      	beq.n	80034f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800346a:	f7fe ff89 	bl	8002380 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	429a      	cmp	r2, r3
 8003478:	d302      	bcc.n	8003480 <I2C_IsErrorOccurred+0x54>
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d13a      	bne.n	80034f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800348a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003492:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800349e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034a2:	d121      	bne.n	80034e8 <I2C_IsErrorOccurred+0xbc>
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034aa:	d01d      	beq.n	80034e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	d01a      	beq.n	80034e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80034c2:	f7fe ff5d 	bl	8002380 <HAL_GetTick>
 80034c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034c8:	e00e      	b.n	80034e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80034ca:	f7fe ff59 	bl	8002380 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b19      	cmp	r3, #25
 80034d6:	d907      	bls.n	80034e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80034d8:	6a3b      	ldr	r3, [r7, #32]
 80034da:	f043 0320 	orr.w	r3, r3, #32
 80034de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80034e6:	e006      	b.n	80034f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	f003 0320 	and.w	r3, r3, #32
 80034f2:	2b20      	cmp	r3, #32
 80034f4:	d1e9      	bne.n	80034ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0320 	and.w	r3, r3, #32
 8003500:	2b20      	cmp	r3, #32
 8003502:	d003      	beq.n	800350c <I2C_IsErrorOccurred+0xe0>
 8003504:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003508:	2b00      	cmp	r3, #0
 800350a:	d0aa      	beq.n	8003462 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800350c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003510:	2b00      	cmp	r3, #0
 8003512:	d103      	bne.n	800351c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2220      	movs	r2, #32
 800351a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	f043 0304 	orr.w	r3, r3, #4
 8003522:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00b      	beq.n	8003554 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	f043 0301 	orr.w	r3, r3, #1
 8003542:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800354c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00b      	beq.n	8003576 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	f043 0308 	orr.w	r3, r3, #8
 8003564:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800356e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00b      	beq.n	8003598 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003580:	6a3b      	ldr	r3, [r7, #32]
 8003582:	f043 0302 	orr.w	r3, r3, #2
 8003586:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003590:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800359c:	2b00      	cmp	r3, #0
 800359e:	d01c      	beq.n	80035da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f7ff fdaf 	bl	8003104 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	6859      	ldr	r1, [r3, #4]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	4b0d      	ldr	r3, [pc, #52]	@ (80035e8 <I2C_IsErrorOccurred+0x1bc>)
 80035b2:	400b      	ands	r3, r1
 80035b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	431a      	orrs	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2220      	movs	r2, #32
 80035c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80035da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3728      	adds	r7, #40	@ 0x28
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	fe00e800 	.word	0xfe00e800

080035ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	460b      	mov	r3, r1
 80035f8:	817b      	strh	r3, [r7, #10]
 80035fa:	4613      	mov	r3, r2
 80035fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035fe:	897b      	ldrh	r3, [r7, #10]
 8003600:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003604:	7a7b      	ldrb	r3, [r7, #9]
 8003606:	041b      	lsls	r3, r3, #16
 8003608:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800360c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	4313      	orrs	r3, r2
 8003616:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800361a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	6a3b      	ldr	r3, [r7, #32]
 8003624:	0d5b      	lsrs	r3, r3, #21
 8003626:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800362a:	4b08      	ldr	r3, [pc, #32]	@ (800364c <I2C_TransferConfig+0x60>)
 800362c:	430b      	orrs	r3, r1
 800362e:	43db      	mvns	r3, r3
 8003630:	ea02 0103 	and.w	r1, r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800363e:	bf00      	nop
 8003640:	371c      	adds	r7, #28
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	03ff63ff 	.word	0x03ff63ff

08003650 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b20      	cmp	r3, #32
 8003664:	d138      	bne.n	80036d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800366c:	2b01      	cmp	r3, #1
 800366e:	d101      	bne.n	8003674 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003670:	2302      	movs	r3, #2
 8003672:	e032      	b.n	80036da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2224      	movs	r2, #36	@ 0x24
 8003680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0201 	bic.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6819      	ldr	r1, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f042 0201 	orr.w	r2, r2, #1
 80036c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	e000      	b.n	80036da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036d8:	2302      	movs	r3, #2
  }
}
 80036da:	4618      	mov	r0, r3
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b085      	sub	sp, #20
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
 80036ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b20      	cmp	r3, #32
 80036fa:	d139      	bne.n	8003770 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003702:	2b01      	cmp	r3, #1
 8003704:	d101      	bne.n	800370a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003706:	2302      	movs	r3, #2
 8003708:	e033      	b.n	8003772 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2224      	movs	r2, #36	@ 0x24
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0201 	bic.w	r2, r2, #1
 8003728:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003738:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	021b      	lsls	r3, r3, #8
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 0201 	orr.w	r2, r2, #1
 800375a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	e000      	b.n	8003772 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003770:	2302      	movs	r3, #2
  }
}
 8003772:	4618      	mov	r0, r3
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
	...

08003780 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003788:	2300      	movs	r3, #0
 800378a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	73fb      	strb	r3, [r7, #15]
 800379c:	e007      	b.n	80037ae <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800379e:	4b07      	ldr	r3, [pc, #28]	@ (80037bc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 0204 	bic.w	r2, r3, #4
 80037a6:	4905      	ldr	r1, [pc, #20]	@ (80037bc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]
  }

  return status;
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	40030400 	.word	0x40030400

080037c0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80037c4:	4b05      	ldr	r3, [pc, #20]	@ (80037dc <HAL_ICACHE_Enable+0x1c>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a04      	ldr	r2, [pc, #16]	@ (80037dc <HAL_ICACHE_Enable+0x1c>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	40030400 	.word	0x40030400

080037e0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80037e8:	4b39      	ldr	r3, [pc, #228]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80037ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037f0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d10b      	bne.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003800:	d905      	bls.n	800380e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003802:	4b33      	ldr	r3, [pc, #204]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	4a32      	ldr	r2, [pc, #200]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800380c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e057      	b.n	80038c2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003818:	d90a      	bls.n	8003830 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800381a:	4b2d      	ldr	r3, [pc, #180]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4313      	orrs	r3, r2
 8003826:	4a2a      	ldr	r2, [pc, #168]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800382c:	60d3      	str	r3, [r2, #12]
 800382e:	e007      	b.n	8003840 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003830:	4b27      	ldr	r3, [pc, #156]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003838:	4925      	ldr	r1, [pc, #148]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4313      	orrs	r3, r2
 800383e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003840:	4b24      	ldr	r3, [pc, #144]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a24      	ldr	r2, [pc, #144]	@ (80038d8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	099b      	lsrs	r3, r3, #6
 800384c:	2232      	movs	r2, #50	@ 0x32
 800384e:	fb02 f303 	mul.w	r3, r2, r3
 8003852:	4a21      	ldr	r2, [pc, #132]	@ (80038d8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003854:	fba2 2303 	umull	r2, r3, r2, r3
 8003858:	099b      	lsrs	r3, r3, #6
 800385a:	3301      	adds	r3, #1
 800385c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800385e:	e002      	b.n	8003866 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	3b01      	subs	r3, #1
 8003864:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003866:	4b1a      	ldr	r3, [pc, #104]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d102      	bne.n	8003878 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1f3      	bne.n	8003860 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d01b      	beq.n	80038b6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800387e:	4b15      	ldr	r3, [pc, #84]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a15      	ldr	r2, [pc, #84]	@ (80038d8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003884:	fba2 2303 	umull	r2, r3, r2, r3
 8003888:	099b      	lsrs	r3, r3, #6
 800388a:	2232      	movs	r2, #50	@ 0x32
 800388c:	fb02 f303 	mul.w	r3, r2, r3
 8003890:	4a11      	ldr	r2, [pc, #68]	@ (80038d8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	099b      	lsrs	r3, r3, #6
 8003898:	3301      	adds	r3, #1
 800389a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800389c:	e002      	b.n	80038a4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	3b01      	subs	r3, #1
 80038a2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80038a4:	4b0a      	ldr	r3, [pc, #40]	@ (80038d0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d102      	bne.n	80038b6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f3      	bne.n	800389e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e000      	b.n	80038c2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	46020800 	.word	0x46020800
 80038d4:	20000000 	.word	0x20000000
 80038d8:	10624dd3 	.word	0x10624dd3

080038dc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80038e0:	4b04      	ldr	r3, [pc, #16]	@ (80038f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80038e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	46020800 	.word	0x46020800

080038f8 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003900:	4b22      	ldr	r3, [pc, #136]	@ (800398c <HAL_PWREx_ConfigSupply+0x94>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a22      	ldr	r2, [pc, #136]	@ (8003990 <HAL_PWREx_ConfigSupply+0x98>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	099b      	lsrs	r3, r3, #6
 800390c:	2232      	movs	r2, #50	@ 0x32
 800390e:	fb02 f303 	mul.w	r3, r2, r3
 8003912:	4a1f      	ldr	r2, [pc, #124]	@ (8003990 <HAL_PWREx_ConfigSupply+0x98>)
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	099b      	lsrs	r3, r3, #6
 800391a:	3301      	adds	r3, #1
 800391c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d113      	bne.n	800394c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003924:	4b1b      	ldr	r3, [pc, #108]	@ (8003994 <HAL_PWREx_ConfigSupply+0x9c>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	4a1a      	ldr	r2, [pc, #104]	@ (8003994 <HAL_PWREx_ConfigSupply+0x9c>)
 800392a:	f023 0302 	bic.w	r3, r3, #2
 800392e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003930:	e002      	b.n	8003938 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	3b01      	subs	r3, #1
 8003936:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003938:	4b16      	ldr	r3, [pc, #88]	@ (8003994 <HAL_PWREx_ConfigSupply+0x9c>)
 800393a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b02      	cmp	r3, #2
 8003942:	d116      	bne.n	8003972 <HAL_PWREx_ConfigSupply+0x7a>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f3      	bne.n	8003932 <HAL_PWREx_ConfigSupply+0x3a>
 800394a:	e012      	b.n	8003972 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800394c:	4b11      	ldr	r3, [pc, #68]	@ (8003994 <HAL_PWREx_ConfigSupply+0x9c>)
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4a10      	ldr	r2, [pc, #64]	@ (8003994 <HAL_PWREx_ConfigSupply+0x9c>)
 8003952:	f043 0302 	orr.w	r3, r3, #2
 8003956:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003958:	e002      	b.n	8003960 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	3b01      	subs	r3, #1
 800395e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003960:	4b0c      	ldr	r3, [pc, #48]	@ (8003994 <HAL_PWREx_ConfigSupply+0x9c>)
 8003962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d102      	bne.n	8003972 <HAL_PWREx_ConfigSupply+0x7a>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f3      	bne.n	800395a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e000      	b.n	800397e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3714      	adds	r7, #20
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000000 	.word	0x20000000
 8003990:	10624dd3 	.word	0x10624dd3
 8003994:	46020800 	.word	0x46020800

08003998 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08e      	sub	sp, #56	@ 0x38
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80039a0:	2300      	movs	r3, #0
 80039a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d102      	bne.n	80039b2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	f000 bec8 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039b2:	4b99      	ldr	r3, [pc, #612]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	f003 030c 	and.w	r3, r3, #12
 80039ba:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039bc:	4b96      	ldr	r3, [pc, #600]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 80039be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0310 	and.w	r3, r3, #16
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 816c 	beq.w	8003cac <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80039d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d007      	beq.n	80039ea <HAL_RCC_OscConfig+0x52>
 80039da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039dc:	2b0c      	cmp	r3, #12
 80039de:	f040 80de 	bne.w	8003b9e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80039e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	f040 80da 	bne.w	8003b9e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d102      	bne.n	80039f8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f000 bea5 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039fc:	4b86      	ldr	r3, [pc, #536]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d004      	beq.n	8003a12 <HAL_RCC_OscConfig+0x7a>
 8003a08:	4b83      	ldr	r3, [pc, #524]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003a10:	e005      	b.n	8003a1e <HAL_RCC_OscConfig+0x86>
 8003a12:	4b81      	ldr	r3, [pc, #516]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a18:	041b      	lsls	r3, r3, #16
 8003a1a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d255      	bcs.n	8003ace <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f001 f9dd 	bl	8004dec <RCC_SetFlashLatencyFromMSIRange>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	f000 be82 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003a3e:	4b76      	ldr	r3, [pc, #472]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	4a75      	ldr	r2, [pc, #468]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a48:	6093      	str	r3, [r2, #8]
 8003a4a:	4b73      	ldr	r3, [pc, #460]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a56:	4970      	ldr	r1, [pc, #448]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003a64:	d309      	bcc.n	8003a7a <HAL_RCC_OscConfig+0xe2>
 8003a66:	4b6c      	ldr	r3, [pc, #432]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f023 021f 	bic.w	r2, r3, #31
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	4969      	ldr	r1, [pc, #420]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60cb      	str	r3, [r1, #12]
 8003a78:	e07e      	b.n	8003b78 <HAL_RCC_OscConfig+0x1e0>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	da0a      	bge.n	8003a98 <HAL_RCC_OscConfig+0x100>
 8003a82:	4b65      	ldr	r3, [pc, #404]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	015b      	lsls	r3, r3, #5
 8003a90:	4961      	ldr	r1, [pc, #388]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	60cb      	str	r3, [r1, #12]
 8003a96:	e06f      	b.n	8003b78 <HAL_RCC_OscConfig+0x1e0>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aa0:	d30a      	bcc.n	8003ab8 <HAL_RCC_OscConfig+0x120>
 8003aa2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	029b      	lsls	r3, r3, #10
 8003ab0:	4959      	ldr	r1, [pc, #356]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	60cb      	str	r3, [r1, #12]
 8003ab6:	e05f      	b.n	8003b78 <HAL_RCC_OscConfig+0x1e0>
 8003ab8:	4b57      	ldr	r3, [pc, #348]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	03db      	lsls	r3, r3, #15
 8003ac6:	4954      	ldr	r1, [pc, #336]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	60cb      	str	r3, [r1, #12]
 8003acc:	e054      	b.n	8003b78 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003ace:	4b52      	ldr	r3, [pc, #328]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	4a51      	ldr	r2, [pc, #324]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003ad4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ad8:	6093      	str	r3, [r2, #8]
 8003ada:	4b4f      	ldr	r3, [pc, #316]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae6:	494c      	ldr	r1, [pc, #304]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003af4:	d309      	bcc.n	8003b0a <HAL_RCC_OscConfig+0x172>
 8003af6:	4b48      	ldr	r3, [pc, #288]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	f023 021f 	bic.w	r2, r3, #31
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a1b      	ldr	r3, [r3, #32]
 8003b02:	4945      	ldr	r1, [pc, #276]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	60cb      	str	r3, [r1, #12]
 8003b08:	e028      	b.n	8003b5c <HAL_RCC_OscConfig+0x1c4>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	da0a      	bge.n	8003b28 <HAL_RCC_OscConfig+0x190>
 8003b12:	4b41      	ldr	r3, [pc, #260]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	015b      	lsls	r3, r3, #5
 8003b20:	493d      	ldr	r1, [pc, #244]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60cb      	str	r3, [r1, #12]
 8003b26:	e019      	b.n	8003b5c <HAL_RCC_OscConfig+0x1c4>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b30:	d30a      	bcc.n	8003b48 <HAL_RCC_OscConfig+0x1b0>
 8003b32:	4b39      	ldr	r3, [pc, #228]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	029b      	lsls	r3, r3, #10
 8003b40:	4935      	ldr	r1, [pc, #212]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60cb      	str	r3, [r1, #12]
 8003b46:	e009      	b.n	8003b5c <HAL_RCC_OscConfig+0x1c4>
 8003b48:	4b33      	ldr	r3, [pc, #204]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	03db      	lsls	r3, r3, #15
 8003b56:	4930      	ldr	r1, [pc, #192]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10a      	bne.n	8003b78 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	4618      	mov	r0, r3
 8003b68:	f001 f940 	bl	8004dec <RCC_SetFlashLatencyFromMSIRange>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d002      	beq.n	8003b78 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	f000 bde5 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003b78:	f001 f8e2 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b7c:	4b27      	ldr	r3, [pc, #156]	@ (8003c1c <HAL_RCC_OscConfig+0x284>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7fe fb73 	bl	800226c <HAL_InitTick>
 8003b86:	4603      	mov	r3, r0
 8003b88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 808a 	beq.w	8003caa <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003b96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b9a:	f000 bdd2 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d066      	beq.n	8003c74 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1b      	ldr	r2, [pc, #108]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003bb2:	f7fe fbe5 	bl	8002380 <HAL_GetTick>
 8003bb6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003bb8:	e009      	b.n	8003bce <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003bba:	f7fe fbe1 	bl	8002380 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d902      	bls.n	8003bce <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	f000 bdba 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003bce:	4b12      	ldr	r3, [pc, #72]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0ef      	beq.n	8003bba <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003bda:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	4a0e      	ldr	r2, [pc, #56]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003be0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003be4:	6093      	str	r3, [r2, #8]
 8003be6:	4b0c      	ldr	r3, [pc, #48]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf2:	4909      	ldr	r1, [pc, #36]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003c00:	d30e      	bcc.n	8003c20 <HAL_RCC_OscConfig+0x288>
 8003c02:	4b05      	ldr	r3, [pc, #20]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f023 021f 	bic.w	r2, r3, #31
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	4902      	ldr	r1, [pc, #8]	@ (8003c18 <HAL_RCC_OscConfig+0x280>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60cb      	str	r3, [r1, #12]
 8003c14:	e04a      	b.n	8003cac <HAL_RCC_OscConfig+0x314>
 8003c16:	bf00      	nop
 8003c18:	46020c00 	.word	0x46020c00
 8003c1c:	20000018 	.word	0x20000018
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	da0a      	bge.n	8003c3e <HAL_RCC_OscConfig+0x2a6>
 8003c28:	4b98      	ldr	r3, [pc, #608]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	015b      	lsls	r3, r3, #5
 8003c36:	4995      	ldr	r1, [pc, #596]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60cb      	str	r3, [r1, #12]
 8003c3c:	e036      	b.n	8003cac <HAL_RCC_OscConfig+0x314>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c46:	d30a      	bcc.n	8003c5e <HAL_RCC_OscConfig+0x2c6>
 8003c48:	4b90      	ldr	r3, [pc, #576]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	029b      	lsls	r3, r3, #10
 8003c56:	498d      	ldr	r1, [pc, #564]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60cb      	str	r3, [r1, #12]
 8003c5c:	e026      	b.n	8003cac <HAL_RCC_OscConfig+0x314>
 8003c5e:	4b8b      	ldr	r3, [pc, #556]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	03db      	lsls	r3, r3, #15
 8003c6c:	4987      	ldr	r1, [pc, #540]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60cb      	str	r3, [r1, #12]
 8003c72:	e01b      	b.n	8003cac <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003c74:	4b85      	ldr	r3, [pc, #532]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a84      	ldr	r2, [pc, #528]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c7a:	f023 0301 	bic.w	r3, r3, #1
 8003c7e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003c80:	f7fe fb7e 	bl	8002380 <HAL_GetTick>
 8003c84:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003c86:	e009      	b.n	8003c9c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c88:	f7fe fb7a 	bl	8002380 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d902      	bls.n	8003c9c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	f000 bd53 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003c9c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1ef      	bne.n	8003c88 <HAL_RCC_OscConfig+0x2f0>
 8003ca8:	e000      	b.n	8003cac <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003caa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0301 	and.w	r3, r3, #1
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 808b 	beq.w	8003dd0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cbc:	2b08      	cmp	r3, #8
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_OscConfig+0x334>
 8003cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc2:	2b0c      	cmp	r3, #12
 8003cc4:	d109      	bne.n	8003cda <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d106      	bne.n	8003cda <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d17d      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	f000 bd34 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x35a>
 8003ce4:	4b69      	ldr	r3, [pc, #420]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a68      	ldr	r2, [pc, #416]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cee:	6013      	str	r3, [r2, #0]
 8003cf0:	e041      	b.n	8003d76 <HAL_RCC_OscConfig+0x3de>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cfa:	d112      	bne.n	8003d22 <HAL_RCC_OscConfig+0x38a>
 8003cfc:	4b63      	ldr	r3, [pc, #396]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a62      	ldr	r2, [pc, #392]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d06:	6013      	str	r3, [r2, #0]
 8003d08:	4b60      	ldr	r3, [pc, #384]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a5f      	ldr	r2, [pc, #380]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d0e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	4b5d      	ldr	r3, [pc, #372]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a5c      	ldr	r2, [pc, #368]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	e029      	b.n	8003d76 <HAL_RCC_OscConfig+0x3de>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003d2a:	d112      	bne.n	8003d52 <HAL_RCC_OscConfig+0x3ba>
 8003d2c:	4b57      	ldr	r3, [pc, #348]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a56      	ldr	r2, [pc, #344]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d36:	6013      	str	r3, [r2, #0]
 8003d38:	4b54      	ldr	r3, [pc, #336]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a53      	ldr	r2, [pc, #332]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	4b51      	ldr	r3, [pc, #324]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a50      	ldr	r2, [pc, #320]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d4e:	6013      	str	r3, [r2, #0]
 8003d50:	e011      	b.n	8003d76 <HAL_RCC_OscConfig+0x3de>
 8003d52:	4b4e      	ldr	r3, [pc, #312]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a4d      	ldr	r2, [pc, #308]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d5c:	6013      	str	r3, [r2, #0]
 8003d5e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a4a      	ldr	r2, [pc, #296]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	4b48      	ldr	r3, [pc, #288]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a47      	ldr	r2, [pc, #284]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d70:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003d74:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d014      	beq.n	8003da8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8003d7e:	f7fe faff 	bl	8002380 <HAL_GetTick>
 8003d82:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d84:	e009      	b.n	8003d9a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d86:	f7fe fafb 	bl	8002380 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b64      	cmp	r3, #100	@ 0x64
 8003d92:	d902      	bls.n	8003d9a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	f000 bcd4 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d9a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0ef      	beq.n	8003d86 <HAL_RCC_OscConfig+0x3ee>
 8003da6:	e013      	b.n	8003dd0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003da8:	f7fe faea 	bl	8002380 <HAL_GetTick>
 8003dac:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dae:	e009      	b.n	8003dc4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003db0:	f7fe fae6 	bl	8002380 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b64      	cmp	r3, #100	@ 0x64
 8003dbc:	d902      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	f000 bcbf 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dc4:	4b31      	ldr	r3, [pc, #196]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1ef      	bne.n	8003db0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d05f      	beq.n	8003e9c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	d005      	beq.n	8003dee <HAL_RCC_OscConfig+0x456>
 8003de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de4:	2b0c      	cmp	r3, #12
 8003de6:	d114      	bne.n	8003e12 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d111      	bne.n	8003e12 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d102      	bne.n	8003dfc <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	f000 bca3 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003dfc:	4b23      	ldr	r3, [pc, #140]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	041b      	lsls	r3, r3, #16
 8003e0a:	4920      	ldr	r1, [pc, #128]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003e10:	e044      	b.n	8003e9c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d024      	beq.n	8003e64 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8003e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e24:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003e26:	f7fe faab 	bl	8002380 <HAL_GetTick>
 8003e2a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e2c:	e009      	b.n	8003e42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e2e:	f7fe faa7 	bl	8002380 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d902      	bls.n	8003e42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	f000 bc80 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e42:	4b12      	ldr	r3, [pc, #72]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0ef      	beq.n	8003e2e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	041b      	lsls	r3, r3, #16
 8003e5c:	490b      	ldr	r1, [pc, #44]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	610b      	str	r3, [r1, #16]
 8003e62:	e01b      	b.n	8003e9c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003e64:	4b09      	ldr	r3, [pc, #36]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a08      	ldr	r2, [pc, #32]	@ (8003e8c <HAL_RCC_OscConfig+0x4f4>)
 8003e6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e6e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003e70:	f7fe fa86 	bl	8002380 <HAL_GetTick>
 8003e74:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e76:	e00b      	b.n	8003e90 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e78:	f7fe fa82 	bl	8002380 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d904      	bls.n	8003e90 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	f000 bc5b 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
 8003e8c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e90:	4baf      	ldr	r3, [pc, #700]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ed      	bne.n	8003e78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 80c8 	beq.w	800403a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb0:	4ba7      	ldr	r3, [pc, #668]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d111      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ebe:	4ba4      	ldr	r3, [pc, #656]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ec4:	4aa2      	ldr	r2, [pc, #648]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003ec6:	f043 0304 	orr.w	r3, r3, #4
 8003eca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003ece:	4ba0      	ldr	r3, [pc, #640]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	617b      	str	r3, [r7, #20]
 8003eda:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003edc:	2301      	movs	r3, #1
 8003ede:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003ee2:	4b9c      	ldr	r3, [pc, #624]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 8003ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d119      	bne.n	8003f22 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003eee:	4b99      	ldr	r3, [pc, #612]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef2:	4a98      	ldr	r2, [pc, #608]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 8003ef4:	f043 0301 	orr.w	r3, r3, #1
 8003ef8:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efa:	f7fe fa41 	bl	8002380 <HAL_GetTick>
 8003efe:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f00:	e009      	b.n	8003f16 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f02:	f7fe fa3d 	bl	8002380 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d902      	bls.n	8003f16 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	f000 bc16 	b.w	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f16:	4b8f      	ldr	r3, [pc, #572]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 8003f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0ef      	beq.n	8003f02 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d05f      	beq.n	8003fea <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8003f2a:	4b89      	ldr	r3, [pc, #548]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003f2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f30:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	699a      	ldr	r2, [r3, #24]
 8003f36:	6a3b      	ldr	r3, [r7, #32]
 8003f38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d037      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d006      	beq.n	8003f58 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e3f4      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d01b      	beq.n	8003f9a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8003f62:	4b7b      	ldr	r3, [pc, #492]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003f64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f68:	4a79      	ldr	r2, [pc, #484]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003f6a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003f6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8003f72:	f7fe fa05 	bl	8002380 <HAL_GetTick>
 8003f76:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f7a:	f7fe fa01 	bl	8002380 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b05      	cmp	r3, #5
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e3da      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003f8c:	4b70      	ldr	r3, [pc, #448]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003f8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1ef      	bne.n	8003f7a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8003f9a:	4b6d      	ldr	r3, [pc, #436]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003f9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fa0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	4969      	ldr	r1, [pc, #420]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8003fb0:	4b67      	ldr	r3, [pc, #412]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003fb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fb6:	4a66      	ldr	r2, [pc, #408]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003fb8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fbc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003fc0:	f7fe f9de 	bl	8002380 <HAL_GetTick>
 8003fc4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc8:	f7fe f9da 	bl	8002380 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b05      	cmp	r3, #5
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e3b3      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003fda:	4b5d      	ldr	r3, [pc, #372]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003fdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fe0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0ef      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x630>
 8003fe8:	e01b      	b.n	8004022 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003fea:	4b59      	ldr	r3, [pc, #356]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003fec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ff0:	4a57      	ldr	r2, [pc, #348]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8003ff2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8003ff6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003ffa:	f7fe f9c1 	bl	8002380 <HAL_GetTick>
 8003ffe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004002:	f7fe f9bd 	bl	8002380 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b05      	cmp	r3, #5
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e396      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004014:	4b4e      	ldr	r3, [pc, #312]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004016:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800401a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1ef      	bne.n	8004002 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004022:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8004026:	2b01      	cmp	r3, #1
 8004028:	d107      	bne.n	800403a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800402a:	4b49      	ldr	r3, [pc, #292]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 800402c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004030:	4a47      	ldr	r2, [pc, #284]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004032:	f023 0304 	bic.w	r3, r3, #4
 8004036:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0304 	and.w	r3, r3, #4
 8004042:	2b00      	cmp	r3, #0
 8004044:	f000 8111 	beq.w	800426a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004048:	2300      	movs	r3, #0
 800404a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800404e:	4b40      	ldr	r3, [pc, #256]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	d111      	bne.n	8004080 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800405c:	4b3c      	ldr	r3, [pc, #240]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 800405e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004062:	4a3b      	ldr	r2, [pc, #236]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004064:	f043 0304 	orr.w	r3, r3, #4
 8004068:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800406c:	4b38      	ldr	r3, [pc, #224]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 800406e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	613b      	str	r3, [r7, #16]
 8004078:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800407a:	2301      	movs	r3, #1
 800407c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004080:	4b34      	ldr	r3, [pc, #208]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 8004082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b00      	cmp	r3, #0
 800408a:	d118      	bne.n	80040be <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800408c:	4b31      	ldr	r3, [pc, #196]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 800408e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004090:	4a30      	ldr	r2, [pc, #192]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 8004092:	f043 0301 	orr.w	r3, r3, #1
 8004096:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004098:	f7fe f972 	bl	8002380 <HAL_GetTick>
 800409c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800409e:	e008      	b.n	80040b2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a0:	f7fe f96e 	bl	8002380 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e347      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80040b2:	4b28      	ldr	r3, [pc, #160]	@ (8004154 <HAL_RCC_OscConfig+0x7bc>)
 80040b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0f0      	beq.n	80040a0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01f      	beq.n	800410a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d010      	beq.n	80040f8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80040d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 80040d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 80040de:	f043 0304 	orr.w	r3, r3, #4
 80040e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80040e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 80040e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040ec:	4a18      	ldr	r2, [pc, #96]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 80040ee:	f043 0301 	orr.w	r3, r3, #1
 80040f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040f6:	e018      	b.n	800412a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80040f8:	4b15      	ldr	r3, [pc, #84]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 80040fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040fe:	4a14      	ldr	r2, [pc, #80]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004100:	f043 0301 	orr.w	r3, r3, #1
 8004104:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004108:	e00f      	b.n	800412a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800410a:	4b11      	ldr	r3, [pc, #68]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 800410c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004110:	4a0f      	ldr	r2, [pc, #60]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004112:	f023 0301 	bic.w	r3, r3, #1
 8004116:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800411a:	4b0d      	ldr	r3, [pc, #52]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 800411c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004120:	4a0b      	ldr	r2, [pc, #44]	@ (8004150 <HAL_RCC_OscConfig+0x7b8>)
 8004122:	f023 0304 	bic.w	r3, r3, #4
 8004126:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d057      	beq.n	80041e2 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8004132:	f7fe f925 	bl	8002380 <HAL_GetTick>
 8004136:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004138:	e00e      	b.n	8004158 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800413a:	f7fe f921 	bl	8002380 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004148:	4293      	cmp	r3, r2
 800414a:	d905      	bls.n	8004158 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e2f8      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
 8004150:	46020c00 	.word	0x46020c00
 8004154:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004158:	4b9c      	ldr	r3, [pc, #624]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800415a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0e9      	beq.n	800413a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416e:	2b00      	cmp	r3, #0
 8004170:	d01b      	beq.n	80041aa <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004172:	4b96      	ldr	r3, [pc, #600]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004174:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004178:	4a94      	ldr	r2, [pc, #592]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800417a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800417e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004182:	e00a      	b.n	800419a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004184:	f7fe f8fc 	bl	8002380 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004192:	4293      	cmp	r3, r2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e2d3      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800419a:	4b8c      	ldr	r3, [pc, #560]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800419c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d0ed      	beq.n	8004184 <HAL_RCC_OscConfig+0x7ec>
 80041a8:	e053      	b.n	8004252 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80041aa:	4b88      	ldr	r3, [pc, #544]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80041ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041b0:	4a86      	ldr	r2, [pc, #536]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80041b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80041ba:	e00a      	b.n	80041d2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041bc:	f7fe f8e0 	bl	8002380 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e2b7      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80041d2:	4b7e      	ldr	r3, [pc, #504]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80041d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1ed      	bne.n	80041bc <HAL_RCC_OscConfig+0x824>
 80041e0:	e037      	b.n	8004252 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80041e2:	f7fe f8cd 	bl	8002380 <HAL_GetTick>
 80041e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041e8:	e00a      	b.n	8004200 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ea:	f7fe f8c9 	bl	8002380 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e2a0      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004200:	4b72      	ldr	r3, [pc, #456]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004202:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1ed      	bne.n	80041ea <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800420e:	4b6f      	ldr	r3, [pc, #444]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004218:	2b00      	cmp	r3, #0
 800421a:	d01a      	beq.n	8004252 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800421c:	4b6b      	ldr	r3, [pc, #428]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800421e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004222:	4a6a      	ldr	r2, [pc, #424]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004224:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004228:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800422c:	e00a      	b.n	8004244 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422e:	f7fe f8a7 	bl	8002380 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423c:	4293      	cmp	r3, r2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e27e      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004244:	4b61      	ldr	r3, [pc, #388]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800424a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1ed      	bne.n	800422e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004252:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8004256:	2b01      	cmp	r3, #1
 8004258:	d107      	bne.n	800426a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800425a:	4b5c      	ldr	r3, [pc, #368]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800425c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004260:	4a5a      	ldr	r2, [pc, #360]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004262:	f023 0304 	bic.w	r3, r3, #4
 8004266:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b00      	cmp	r3, #0
 8004274:	d036      	beq.n	80042e4 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427a:	2b00      	cmp	r3, #0
 800427c:	d019      	beq.n	80042b2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800427e:	4b53      	ldr	r3, [pc, #332]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a52      	ldr	r2, [pc, #328]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004288:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800428a:	f7fe f879 	bl	8002380 <HAL_GetTick>
 800428e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004292:	f7fe f875 	bl	8002380 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e24e      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80042a4:	4b49      	ldr	r3, [pc, #292]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x8fa>
 80042b0:	e018      	b.n	80042e4 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80042b2:	4b46      	ldr	r3, [pc, #280]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a45      	ldr	r2, [pc, #276]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80042b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042bc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80042be:	f7fe f85f 	bl	8002380 <HAL_GetTick>
 80042c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042c6:	f7fe f85b 	bl	8002380 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e234      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80042d8:	4b3c      	ldr	r3, [pc, #240]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f0      	bne.n	80042c6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d036      	beq.n	800435e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d019      	beq.n	800432c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80042f8:	4b34      	ldr	r3, [pc, #208]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a33      	ldr	r2, [pc, #204]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80042fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004302:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004304:	f7fe f83c 	bl	8002380 <HAL_GetTick>
 8004308:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800430c:	f7fe f838 	bl	8002380 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e211      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800431e:	4b2b      	ldr	r3, [pc, #172]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0f0      	beq.n	800430c <HAL_RCC_OscConfig+0x974>
 800432a:	e018      	b.n	800435e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800432c:	4b27      	ldr	r3, [pc, #156]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a26      	ldr	r2, [pc, #152]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004332:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004336:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004338:	f7fe f822 	bl	8002380 <HAL_GetTick>
 800433c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004340:	f7fe f81e 	bl	8002380 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e1f7      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004352:	4b1e      	ldr	r3, [pc, #120]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f0      	bne.n	8004340 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004366:	2b00      	cmp	r3, #0
 8004368:	d07f      	beq.n	800446a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436e:	2b00      	cmp	r3, #0
 8004370:	d062      	beq.n	8004438 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8004372:	4b16      	ldr	r3, [pc, #88]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	4a15      	ldr	r2, [pc, #84]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004378:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800437c:	6093      	str	r3, [r2, #8]
 800437e:	4b13      	ldr	r3, [pc, #76]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438a:	4910      	ldr	r1, [pc, #64]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800438c:	4313      	orrs	r3, r2
 800438e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004394:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004398:	d309      	bcc.n	80043ae <HAL_RCC_OscConfig+0xa16>
 800439a:	4b0c      	ldr	r3, [pc, #48]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f023 021f 	bic.w	r2, r3, #31
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	4909      	ldr	r1, [pc, #36]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	60cb      	str	r3, [r1, #12]
 80043ac:	e02a      	b.n	8004404 <HAL_RCC_OscConfig+0xa6c>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	da0c      	bge.n	80043d0 <HAL_RCC_OscConfig+0xa38>
 80043b6:	4b05      	ldr	r3, [pc, #20]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	015b      	lsls	r3, r3, #5
 80043c4:	4901      	ldr	r1, [pc, #4]	@ (80043cc <HAL_RCC_OscConfig+0xa34>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60cb      	str	r3, [r1, #12]
 80043ca:	e01b      	b.n	8004404 <HAL_RCC_OscConfig+0xa6c>
 80043cc:	46020c00 	.word	0x46020c00
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d8:	d30a      	bcc.n	80043f0 <HAL_RCC_OscConfig+0xa58>
 80043da:	4ba1      	ldr	r3, [pc, #644]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	029b      	lsls	r3, r3, #10
 80043e8:	499d      	ldr	r1, [pc, #628]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	60cb      	str	r3, [r1, #12]
 80043ee:	e009      	b.n	8004404 <HAL_RCC_OscConfig+0xa6c>
 80043f0:	4b9b      	ldr	r3, [pc, #620]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	03db      	lsls	r3, r3, #15
 80043fe:	4998      	ldr	r1, [pc, #608]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004400:	4313      	orrs	r3, r2
 8004402:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004404:	4b96      	ldr	r3, [pc, #600]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a95      	ldr	r2, [pc, #596]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800440a:	f043 0310 	orr.w	r3, r3, #16
 800440e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004410:	f7fd ffb6 	bl	8002380 <HAL_GetTick>
 8004414:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004418:	f7fd ffb2 	bl	8002380 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e18b      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800442a:	4b8d      	ldr	r3, [pc, #564]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0320 	and.w	r3, r3, #32
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0xa80>
 8004436:	e018      	b.n	800446a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004438:	4b89      	ldr	r3, [pc, #548]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a88      	ldr	r2, [pc, #544]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800443e:	f023 0310 	bic.w	r3, r3, #16
 8004442:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004444:	f7fd ff9c 	bl	8002380 <HAL_GetTick>
 8004448:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800444c:	f7fd ff98 	bl	8002380 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e171      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800445e:	4b80      	ldr	r3, [pc, #512]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0320 	and.w	r3, r3, #32
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 8166 	beq.w	8004740 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8004474:	2300      	movs	r3, #0
 8004476:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800447a:	4b79      	ldr	r3, [pc, #484]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	f003 030c 	and.w	r3, r3, #12
 8004482:	2b0c      	cmp	r3, #12
 8004484:	f000 80f2 	beq.w	800466c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448c:	2b02      	cmp	r3, #2
 800448e:	f040 80c5 	bne.w	800461c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004492:	4b73      	ldr	r3, [pc, #460]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a72      	ldr	r2, [pc, #456]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004498:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800449c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800449e:	f7fd ff6f 	bl	8002380 <HAL_GetTick>
 80044a2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044a6:	f7fd ff6b 	bl	8002380 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e144      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80044b8:	4b69      	ldr	r3, [pc, #420]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1f0      	bne.n	80044a6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044c4:	4b66      	ldr	r3, [pc, #408]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80044c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d111      	bne.n	80044f6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80044d2:	4b63      	ldr	r3, [pc, #396]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80044d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044d8:	4a61      	ldr	r2, [pc, #388]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80044da:	f043 0304 	orr.w	r3, r3, #4
 80044de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80044e2:	4b5f      	ldr	r3, [pc, #380]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80044e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e8:	f003 0304 	and.w	r3, r3, #4
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80044f0:	2301      	movs	r3, #1
 80044f2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80044f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004664 <HAL_RCC_OscConfig+0xccc>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004502:	d102      	bne.n	800450a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004504:	2301      	movs	r3, #1
 8004506:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800450a:	4b56      	ldr	r3, [pc, #344]	@ (8004664 <HAL_RCC_OscConfig+0xccc>)
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	4a55      	ldr	r2, [pc, #340]	@ (8004664 <HAL_RCC_OscConfig+0xccc>)
 8004510:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004514:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004516:	4b52      	ldr	r3, [pc, #328]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800451e:	f023 0303 	bic.w	r3, r3, #3
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800452a:	3a01      	subs	r2, #1
 800452c:	0212      	lsls	r2, r2, #8
 800452e:	4311      	orrs	r1, r2
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004534:	430a      	orrs	r2, r1
 8004536:	494a      	ldr	r1, [pc, #296]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004538:	4313      	orrs	r3, r2
 800453a:	628b      	str	r3, [r1, #40]	@ 0x28
 800453c:	4b48      	ldr	r3, [pc, #288]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800453e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004540:	4b49      	ldr	r3, [pc, #292]	@ (8004668 <HAL_RCC_OscConfig+0xcd0>)
 8004542:	4013      	ands	r3, r2
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004548:	3a01      	subs	r2, #1
 800454a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004552:	3a01      	subs	r2, #1
 8004554:	0252      	lsls	r2, r2, #9
 8004556:	b292      	uxth	r2, r2
 8004558:	4311      	orrs	r1, r2
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800455e:	3a01      	subs	r2, #1
 8004560:	0412      	lsls	r2, r2, #16
 8004562:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004566:	4311      	orrs	r1, r2
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800456c:	3a01      	subs	r2, #1
 800456e:	0612      	lsls	r2, r2, #24
 8004570:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004574:	430a      	orrs	r2, r1
 8004576:	493a      	ldr	r1, [pc, #232]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004578:	4313      	orrs	r3, r2
 800457a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800457c:	4b38      	ldr	r3, [pc, #224]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800457e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004580:	4a37      	ldr	r2, [pc, #220]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004582:	f023 0310 	bic.w	r3, r3, #16
 8004586:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800458c:	4a34      	ldr	r2, [pc, #208]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004592:	4b33      	ldr	r3, [pc, #204]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004596:	4a32      	ldr	r2, [pc, #200]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004598:	f043 0310 	orr.w	r3, r3, #16
 800459c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800459e:	4b30      	ldr	r3, [pc, #192]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80045a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a2:	f023 020c 	bic.w	r2, r3, #12
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045aa:	492d      	ldr	r1, [pc, #180]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80045b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d105      	bne.n	80045c4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80045b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004664 <HAL_RCC_OscConfig+0xccc>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	4a29      	ldr	r2, [pc, #164]	@ (8004664 <HAL_RCC_OscConfig+0xccc>)
 80045be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045c2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80045c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d107      	bne.n	80045dc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80045cc:	4b24      	ldr	r3, [pc, #144]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80045ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045d2:	4a23      	ldr	r2, [pc, #140]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80045d4:	f023 0304 	bic.w	r3, r3, #4
 80045d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80045dc:	4b20      	ldr	r3, [pc, #128]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 80045e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045e6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80045e8:	f7fd feca 	bl	8002380 <HAL_GetTick>
 80045ec:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80045ee:	e008      	b.n	8004602 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045f0:	f7fd fec6 	bl	8002380 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d901      	bls.n	8004602 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e09f      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004602:	4b17      	ldr	r3, [pc, #92]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d0f0      	beq.n	80045f0 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800460e:	4b14      	ldr	r3, [pc, #80]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	4a13      	ldr	r2, [pc, #76]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004614:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004618:	6293      	str	r3, [r2, #40]	@ 0x28
 800461a:	e091      	b.n	8004740 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800461c:	4b10      	ldr	r3, [pc, #64]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a0f      	ldr	r2, [pc, #60]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004626:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004628:	f7fd feaa 	bl	8002380 <HAL_GetTick>
 800462c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004630:	f7fd fea6 	bl	8002380 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e07f      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004642:	4b07      	ldr	r3, [pc, #28]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f0      	bne.n	8004630 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800464e:	4b04      	ldr	r3, [pc, #16]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004652:	4a03      	ldr	r2, [pc, #12]	@ (8004660 <HAL_RCC_OscConfig+0xcc8>)
 8004654:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004658:	f023 0303 	bic.w	r3, r3, #3
 800465c:	6293      	str	r3, [r2, #40]	@ 0x28
 800465e:	e06f      	b.n	8004740 <HAL_RCC_OscConfig+0xda8>
 8004660:	46020c00 	.word	0x46020c00
 8004664:	46020800 	.word	0x46020800
 8004668:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800466c:	4b37      	ldr	r3, [pc, #220]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 800466e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004670:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004672:	4b36      	ldr	r3, [pc, #216]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 8004674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004676:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467c:	2b01      	cmp	r3, #1
 800467e:	d039      	beq.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f003 0203 	and.w	r2, r3, #3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800468a:	429a      	cmp	r2, r3
 800468c:	d132      	bne.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	0a1b      	lsrs	r3, r3, #8
 8004692:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800469c:	429a      	cmp	r2, r3
 800469e:	d129      	bne.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d122      	bne.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046b8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d11a      	bne.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	0a5b      	lsrs	r3, r3, #9
 80046c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d111      	bne.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	0c1b      	lsrs	r3, r3, #16
 80046d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046dc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80046de:	429a      	cmp	r2, r3
 80046e0:	d108      	bne.n	80046f4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	0e1b      	lsrs	r3, r3, #24
 80046e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ee:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d001      	beq.n	80046f8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e024      	b.n	8004742 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80046f8:	4b14      	ldr	r3, [pc, #80]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 80046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fc:	08db      	lsrs	r3, r3, #3
 80046fe:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004706:	429a      	cmp	r2, r3
 8004708:	d01a      	beq.n	8004740 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800470a:	4b10      	ldr	r3, [pc, #64]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 800470c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470e:	4a0f      	ldr	r2, [pc, #60]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 8004710:	f023 0310 	bic.w	r3, r3, #16
 8004714:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004716:	f7fd fe33 	bl	8002380 <HAL_GetTick>
 800471a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 800471c:	bf00      	nop
 800471e:	f7fd fe2f 	bl	8002380 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004726:	4293      	cmp	r3, r2
 8004728:	d0f9      	beq.n	800471e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472e:	4a07      	ldr	r2, [pc, #28]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004734:	4b05      	ldr	r3, [pc, #20]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 8004736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004738:	4a04      	ldr	r2, [pc, #16]	@ (800474c <HAL_RCC_OscConfig+0xdb4>)
 800473a:	f043 0310 	orr.w	r3, r3, #16
 800473e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3738      	adds	r7, #56	@ 0x38
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	46020c00 	.word	0x46020c00

08004750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e1d9      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004764:	4b9b      	ldr	r3, [pc, #620]	@ (80049d4 <HAL_RCC_ClockConfig+0x284>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 030f 	and.w	r3, r3, #15
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	429a      	cmp	r2, r3
 8004770:	d910      	bls.n	8004794 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004772:	4b98      	ldr	r3, [pc, #608]	@ (80049d4 <HAL_RCC_ClockConfig+0x284>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f023 020f 	bic.w	r2, r3, #15
 800477a:	4996      	ldr	r1, [pc, #600]	@ (80049d4 <HAL_RCC_ClockConfig+0x284>)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	4313      	orrs	r3, r2
 8004780:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004782:	4b94      	ldr	r3, [pc, #592]	@ (80049d4 <HAL_RCC_ClockConfig+0x284>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	683a      	ldr	r2, [r7, #0]
 800478c:	429a      	cmp	r2, r3
 800478e:	d001      	beq.n	8004794 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e1c1      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0310 	and.w	r3, r3, #16
 800479c:	2b00      	cmp	r3, #0
 800479e:	d010      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	4b8c      	ldr	r3, [pc, #560]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80047a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d908      	bls.n	80047c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80047b0:	4b89      	ldr	r3, [pc, #548]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80047b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	4986      	ldr	r1, [pc, #536]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d012      	beq.n	80047f4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	4b81      	ldr	r3, [pc, #516]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	091b      	lsrs	r3, r3, #4
 80047d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047dc:	429a      	cmp	r2, r3
 80047de:	d909      	bls.n	80047f4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80047e0:	4b7d      	ldr	r3, [pc, #500]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	497a      	ldr	r1, [pc, #488]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d010      	beq.n	8004822 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68da      	ldr	r2, [r3, #12]
 8004804:	4b74      	ldr	r3, [pc, #464]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800480c:	429a      	cmp	r2, r3
 800480e:	d908      	bls.n	8004822 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004810:	4b71      	ldr	r3, [pc, #452]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	496e      	ldr	r1, [pc, #440]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800481e:	4313      	orrs	r3, r2
 8004820:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d010      	beq.n	8004850 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689a      	ldr	r2, [r3, #8]
 8004832:	4b69      	ldr	r3, [pc, #420]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	f003 030f 	and.w	r3, r3, #15
 800483a:	429a      	cmp	r2, r3
 800483c:	d908      	bls.n	8004850 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800483e:	4b66      	ldr	r3, [pc, #408]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	f023 020f 	bic.w	r2, r3, #15
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	4963      	ldr	r1, [pc, #396]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800484c:	4313      	orrs	r3, r2
 800484e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	f000 80d2 	beq.w	8004a02 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800485e:	2300      	movs	r3, #0
 8004860:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d143      	bne.n	80048f2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800486a:	4b5b      	ldr	r3, [pc, #364]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800486c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	d110      	bne.n	800489a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004878:	4b57      	ldr	r3, [pc, #348]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800487a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800487e:	4a56      	ldr	r2, [pc, #344]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004880:	f043 0304 	orr.w	r3, r3, #4
 8004884:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004888:	4b53      	ldr	r3, [pc, #332]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800488a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	60bb      	str	r3, [r7, #8]
 8004894:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004896:	2301      	movs	r3, #1
 8004898:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800489a:	f7fd fd71 	bl	8002380 <HAL_GetTick>
 800489e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80048a0:	4b4e      	ldr	r3, [pc, #312]	@ (80049dc <HAL_RCC_ClockConfig+0x28c>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00f      	beq.n	80048cc <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80048ac:	e008      	b.n	80048c0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80048ae:	f7fd fd67 	bl	8002380 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e12b      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80048c0:	4b46      	ldr	r3, [pc, #280]	@ (80049dc <HAL_RCC_ClockConfig+0x28c>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0f0      	beq.n	80048ae <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80048cc:	7dfb      	ldrb	r3, [r7, #23]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d107      	bne.n	80048e2 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80048d2:	4b41      	ldr	r3, [pc, #260]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80048d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048d8:	4a3f      	ldr	r2, [pc, #252]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80048da:	f023 0304 	bic.w	r3, r3, #4
 80048de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80048e2:	4b3d      	ldr	r3, [pc, #244]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d121      	bne.n	8004932 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e112      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d107      	bne.n	800490a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048fa:	4b37      	ldr	r3, [pc, #220]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d115      	bne.n	8004932 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e106      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d107      	bne.n	8004922 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004912:	4b31      	ldr	r3, [pc, #196]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0304 	and.w	r3, r3, #4
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e0fa      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004922:	4b2d      	ldr	r3, [pc, #180]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e0f2      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004932:	4b29      	ldr	r3, [pc, #164]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	f023 0203 	bic.w	r2, r3, #3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	4926      	ldr	r1, [pc, #152]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 8004940:	4313      	orrs	r3, r2
 8004942:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004944:	f7fd fd1c 	bl	8002380 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b03      	cmp	r3, #3
 8004950:	d112      	bne.n	8004978 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004952:	e00a      	b.n	800496a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004954:	f7fd fd14 	bl	8002380 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004962:	4293      	cmp	r3, r2
 8004964:	d901      	bls.n	800496a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e0d6      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800496a:	4b1b      	ldr	r3, [pc, #108]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	f003 030c 	and.w	r3, r3, #12
 8004972:	2b0c      	cmp	r3, #12
 8004974:	d1ee      	bne.n	8004954 <HAL_RCC_ClockConfig+0x204>
 8004976:	e044      	b.n	8004a02 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	2b02      	cmp	r3, #2
 800497e:	d112      	bne.n	80049a6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004980:	e00a      	b.n	8004998 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004982:	f7fd fcfd 	bl	8002380 <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004990:	4293      	cmp	r3, r2
 8004992:	d901      	bls.n	8004998 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e0bf      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004998:	4b0f      	ldr	r3, [pc, #60]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	f003 030c 	and.w	r3, r3, #12
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d1ee      	bne.n	8004982 <HAL_RCC_ClockConfig+0x232>
 80049a4:	e02d      	b.n	8004a02 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d123      	bne.n	80049f6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80049ae:	e00a      	b.n	80049c6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049b0:	f7fd fce6 	bl	8002380 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049be:	4293      	cmp	r3, r2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e0a8      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80049c6:	4b04      	ldr	r3, [pc, #16]	@ (80049d8 <HAL_RCC_ClockConfig+0x288>)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	f003 030c 	and.w	r3, r3, #12
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1ee      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x260>
 80049d2:	e016      	b.n	8004a02 <HAL_RCC_ClockConfig+0x2b2>
 80049d4:	40022000 	.word	0x40022000
 80049d8:	46020c00 	.word	0x46020c00
 80049dc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e0:	f7fd fcce 	bl	8002380 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e090      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80049f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	f003 030c 	and.w	r3, r3, #12
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	d1ee      	bne.n	80049e0 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d010      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	4b43      	ldr	r3, [pc, #268]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	f003 030f 	and.w	r3, r3, #15
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d208      	bcs.n	8004a30 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004a1e:	4b40      	ldr	r3, [pc, #256]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	f023 020f 	bic.w	r2, r3, #15
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	493d      	ldr	r1, [pc, #244]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a30:	4b3c      	ldr	r3, [pc, #240]	@ (8004b24 <HAL_RCC_ClockConfig+0x3d4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 030f 	and.w	r3, r3, #15
 8004a38:	683a      	ldr	r2, [r7, #0]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d210      	bcs.n	8004a60 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3e:	4b39      	ldr	r3, [pc, #228]	@ (8004b24 <HAL_RCC_ClockConfig+0x3d4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f023 020f 	bic.w	r2, r3, #15
 8004a46:	4937      	ldr	r1, [pc, #220]	@ (8004b24 <HAL_RCC_ClockConfig+0x3d4>)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a4e:	4b35      	ldr	r3, [pc, #212]	@ (8004b24 <HAL_RCC_ClockConfig+0x3d4>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d001      	beq.n	8004a60 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e05b      	b.n	8004b18 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d010      	beq.n	8004a8e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68da      	ldr	r2, [r3, #12]
 8004a70:	4b2b      	ldr	r3, [pc, #172]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d208      	bcs.n	8004a8e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004a7c:	4b28      	ldr	r3, [pc, #160]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	4925      	ldr	r1, [pc, #148]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d012      	beq.n	8004ac0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691a      	ldr	r2, [r3, #16]
 8004a9e:	4b20      	ldr	r3, [pc, #128]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	091b      	lsrs	r3, r3, #4
 8004aa4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d209      	bcs.n	8004ac0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004aac:	4b1c      	ldr	r3, [pc, #112]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	4919      	ldr	r1, [pc, #100]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0310 	and.w	r3, r3, #16
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d010      	beq.n	8004aee <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	695a      	ldr	r2, [r3, #20]
 8004ad0:	4b13      	ldr	r3, [pc, #76]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d208      	bcs.n	8004aee <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004adc:	4b10      	ldr	r3, [pc, #64]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	490d      	ldr	r1, [pc, #52]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004aee:	f000 f821 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8004af2:	4602      	mov	r2, r0
 8004af4:	4b0a      	ldr	r3, [pc, #40]	@ (8004b20 <HAL_RCC_ClockConfig+0x3d0>)
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	f003 030f 	and.w	r3, r3, #15
 8004afc:	490a      	ldr	r1, [pc, #40]	@ (8004b28 <HAL_RCC_ClockConfig+0x3d8>)
 8004afe:	5ccb      	ldrb	r3, [r1, r3]
 8004b00:	fa22 f303 	lsr.w	r3, r2, r3
 8004b04:	4a09      	ldr	r2, [pc, #36]	@ (8004b2c <HAL_RCC_ClockConfig+0x3dc>)
 8004b06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b08:	4b09      	ldr	r3, [pc, #36]	@ (8004b30 <HAL_RCC_ClockConfig+0x3e0>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fd fbad 	bl	800226c <HAL_InitTick>
 8004b12:	4603      	mov	r3, r0
 8004b14:	73fb      	strb	r3, [r7, #15]

  return status;
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	46020c00 	.word	0x46020c00
 8004b24:	40022000 	.word	0x40022000
 8004b28:	0800b498 	.word	0x0800b498
 8004b2c:	20000000 	.word	0x20000000
 8004b30:	20000018 	.word	0x20000018

08004b34 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b08b      	sub	sp, #44	@ 0x2c
 8004b38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b42:	4b78      	ldr	r3, [pc, #480]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b44:	69db      	ldr	r3, [r3, #28]
 8004b46:	f003 030c 	and.w	r3, r3, #12
 8004b4a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b4c:	4b75      	ldr	r3, [pc, #468]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_RCC_GetSysClockFreq+0x34>
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	2b0c      	cmp	r3, #12
 8004b60:	d121      	bne.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d11e      	bne.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004b68:	4b6e      	ldr	r3, [pc, #440]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d107      	bne.n	8004b84 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004b74:	4b6b      	ldr	r3, [pc, #428]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b7a:	0b1b      	lsrs	r3, r3, #12
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b82:	e005      	b.n	8004b90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004b84:	4b67      	ldr	r3, [pc, #412]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	0f1b      	lsrs	r3, r3, #28
 8004b8a:	f003 030f 	and.w	r3, r3, #15
 8004b8e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b90:	4a65      	ldr	r2, [pc, #404]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d110      	bne.n	8004bc2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ba4:	e00d      	b.n	8004bc2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ba6:	4b5f      	ldr	r3, [pc, #380]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	f003 030c 	and.w	r3, r3, #12
 8004bae:	2b04      	cmp	r3, #4
 8004bb0:	d102      	bne.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bb2:	4b5e      	ldr	r3, [pc, #376]	@ (8004d2c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004bb4:	623b      	str	r3, [r7, #32]
 8004bb6:	e004      	b.n	8004bc2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	2b08      	cmp	r3, #8
 8004bbc:	d101      	bne.n	8004bc2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8004d30 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004bc0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	2b0c      	cmp	r3, #12
 8004bc6:	f040 80a5 	bne.w	8004d14 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004bca:	4b56      	ldr	r3, [pc, #344]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bce:	f003 0303 	and.w	r3, r3, #3
 8004bd2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004bd4:	4b53      	ldr	r3, [pc, #332]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd8:	0a1b      	lsrs	r3, r3, #8
 8004bda:	f003 030f 	and.w	r3, r3, #15
 8004bde:	3301      	adds	r3, #1
 8004be0:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004be2:	4b50      	ldr	r3, [pc, #320]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be6:	091b      	lsrs	r3, r3, #4
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004bee:	4b4d      	ldr	r3, [pc, #308]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf2:	08db      	lsrs	r3, r3, #3
 8004bf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	fb02 f303 	mul.w	r3, r2, r3
 8004bfe:	ee07 3a90 	vmov	s15, r3
 8004c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c06:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d003      	beq.n	8004c18 <HAL_RCC_GetSysClockFreq+0xe4>
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	d022      	beq.n	8004c5c <HAL_RCC_GetSysClockFreq+0x128>
 8004c16:	e043      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	ee07 3a90 	vmov	s15, r3
 8004c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c22:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8004d34 <HAL_RCC_GetSysClockFreq+0x200>
 8004c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c2a:	4b3e      	ldr	r3, [pc, #248]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c32:	ee07 3a90 	vmov	s15, r3
 8004c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004c3a:	ed97 6a01 	vldr	s12, [r7, #4]
 8004c3e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004d38 <HAL_RCC_GetSysClockFreq+0x204>
 8004c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c5a:	e046      	b.n	8004cea <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c66:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8004d3c <HAL_RCC_GetSysClockFreq+0x208>
 8004c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6e:	4b2d      	ldr	r3, [pc, #180]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c76:	ee07 3a90 	vmov	s15, r3
 8004c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004c7e:	ed97 6a01 	vldr	s12, [r7, #4]
 8004c82:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004d38 <HAL_RCC_GetSysClockFreq+0x204>
 8004c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c9e:	e024      	b.n	8004cea <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca2:	ee07 3a90 	vmov	s15, r3
 8004ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	ee07 3a90 	vmov	s15, r3
 8004cb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cc0:	ee07 3a90 	vmov	s15, r3
 8004cc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004cc8:	ed97 6a01 	vldr	s12, [r7, #4]
 8004ccc:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8004d38 <HAL_RCC_GetSysClockFreq+0x204>
 8004cd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004cd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004cd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ce0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ce8:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004cea:	4b0e      	ldr	r3, [pc, #56]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cee:	0e1b      	lsrs	r3, r3, #24
 8004cf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	ee07 3a90 	vmov	s15, r3
 8004cfe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d02:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d0e:	ee17 3a90 	vmov	r3, s15
 8004d12:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004d14:	6a3b      	ldr	r3, [r7, #32]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	372c      	adds	r7, #44	@ 0x2c
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	46020c00 	.word	0x46020c00
 8004d28:	0800b4b0 	.word	0x0800b4b0
 8004d2c:	00f42400 	.word	0x00f42400
 8004d30:	007a1200 	.word	0x007a1200
 8004d34:	4b742400 	.word	0x4b742400
 8004d38:	46000000 	.word	0x46000000
 8004d3c:	4af42400 	.word	0x4af42400

08004d40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004d44:	f7ff fef6 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b07      	ldr	r3, [pc, #28]	@ (8004d68 <HAL_RCC_GetHCLKFreq+0x28>)
 8004d4c:	6a1b      	ldr	r3, [r3, #32]
 8004d4e:	f003 030f 	and.w	r3, r3, #15
 8004d52:	4906      	ldr	r1, [pc, #24]	@ (8004d6c <HAL_RCC_GetHCLKFreq+0x2c>)
 8004d54:	5ccb      	ldrb	r3, [r1, r3]
 8004d56:	fa22 f303 	lsr.w	r3, r2, r3
 8004d5a:	4a05      	ldr	r2, [pc, #20]	@ (8004d70 <HAL_RCC_GetHCLKFreq+0x30>)
 8004d5c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004d5e:	4b04      	ldr	r3, [pc, #16]	@ (8004d70 <HAL_RCC_GetHCLKFreq+0x30>)
 8004d60:	681b      	ldr	r3, [r3, #0]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	46020c00 	.word	0x46020c00
 8004d6c:	0800b498 	.word	0x0800b498
 8004d70:	20000000 	.word	0x20000000

08004d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004d78:	f7ff ffe2 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	4b05      	ldr	r3, [pc, #20]	@ (8004d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	091b      	lsrs	r3, r3, #4
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	4903      	ldr	r1, [pc, #12]	@ (8004d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d8a:	5ccb      	ldrb	r3, [r1, r3]
 8004d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	46020c00 	.word	0x46020c00
 8004d98:	0800b4a8 	.word	0x0800b4a8

08004d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004da0:	f7ff ffce 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004da4:	4602      	mov	r2, r0
 8004da6:	4b05      	ldr	r3, [pc, #20]	@ (8004dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	0a1b      	lsrs	r3, r3, #8
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	4903      	ldr	r1, [pc, #12]	@ (8004dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004db2:	5ccb      	ldrb	r3, [r1, r3]
 8004db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	46020c00 	.word	0x46020c00
 8004dc0:	0800b4a8 	.word	0x0800b4a8

08004dc4 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004dc8:	f7ff ffba 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	4b05      	ldr	r3, [pc, #20]	@ (8004de4 <HAL_RCC_GetPCLK3Freq+0x20>)
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	091b      	lsrs	r3, r3, #4
 8004dd4:	f003 0307 	and.w	r3, r3, #7
 8004dd8:	4903      	ldr	r1, [pc, #12]	@ (8004de8 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004dda:	5ccb      	ldrb	r3, [r1, r3]
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	46020c00 	.word	0x46020c00
 8004de8:	0800b4a8 	.word	0x0800b4a8

08004dec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004df4:	4b3e      	ldr	r3, [pc, #248]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e02:	f7fe fd6b 	bl	80038dc <HAL_PWREx_GetVoltageRange>
 8004e06:	6178      	str	r0, [r7, #20]
 8004e08:	e019      	b.n	8004e3e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e0a:	4b39      	ldr	r3, [pc, #228]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e10:	4a37      	ldr	r2, [pc, #220]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004e12:	f043 0304 	orr.w	r3, r3, #4
 8004e16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004e1a:	4b35      	ldr	r3, [pc, #212]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e20:	f003 0304 	and.w	r3, r3, #4
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e28:	f7fe fd58 	bl	80038dc <HAL_PWREx_GetVoltageRange>
 8004e2c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e2e:	4b30      	ldr	r3, [pc, #192]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e34:	4a2e      	ldr	r2, [pc, #184]	@ (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004e36:	f023 0304 	bic.w	r3, r3, #4
 8004e3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e44:	d003      	beq.n	8004e4e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e4c:	d109      	bne.n	8004e62 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e54:	d202      	bcs.n	8004e5c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8004e56:	2301      	movs	r3, #1
 8004e58:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004e5a:	e033      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004e60:	e030      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e68:	d208      	bcs.n	8004e7c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e70:	d102      	bne.n	8004e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8004e72:	2303      	movs	r3, #3
 8004e74:	613b      	str	r3, [r7, #16]
 8004e76:	e025      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e035      	b.n	8004ee8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e82:	d90f      	bls.n	8004ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d109      	bne.n	8004e9e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e90:	d902      	bls.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8004e92:	2300      	movs	r3, #0
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	e015      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004e98:	2301      	movs	r3, #1
 8004e9a:	613b      	str	r3, [r7, #16]
 8004e9c:	e012      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	613b      	str	r3, [r7, #16]
 8004ea2:	e00f      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004eaa:	d109      	bne.n	8004ec0 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb2:	d102      	bne.n	8004eba <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	613b      	str	r3, [r7, #16]
 8004eb8:	e004      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8004eba:	2302      	movs	r3, #2
 8004ebc:	613b      	str	r3, [r7, #16]
 8004ebe:	e001      	b.n	8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f023 020f 	bic.w	r2, r3, #15
 8004ecc:	4909      	ldr	r1, [pc, #36]	@ (8004ef4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004ed4:	4b07      	ldr	r3, [pc, #28]	@ (8004ef4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 030f 	and.w	r3, r3, #15
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d001      	beq.n	8004ee6 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e000      	b.n	8004ee8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	46020c00 	.word	0x46020c00
 8004ef4:	40022000 	.word	0x40022000

08004ef8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004efc:	b0b6      	sub	sp, #216	@ 0xd8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f04:	2300      	movs	r3, #0
 8004f06:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f18:	f002 0401 	and.w	r4, r2, #1
 8004f1c:	2500      	movs	r5, #0
 8004f1e:	ea54 0305 	orrs.w	r3, r4, r5
 8004f22:	d00b      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004f24:	4bc5      	ldr	r3, [pc, #788]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f2a:	f023 0103 	bic.w	r1, r3, #3
 8004f2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f34:	4ac1      	ldr	r2, [pc, #772]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f36:	430b      	orrs	r3, r1
 8004f38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	f002 0804 	and.w	r8, r2, #4
 8004f48:	f04f 0900 	mov.w	r9, #0
 8004f4c:	ea58 0309 	orrs.w	r3, r8, r9
 8004f50:	d00b      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004f52:	4bba      	ldr	r3, [pc, #744]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f58:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004f5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f62:	4ab6      	ldr	r2, [pc, #728]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f64:	430b      	orrs	r3, r1
 8004f66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f72:	f002 0a08 	and.w	sl, r2, #8
 8004f76:	f04f 0b00 	mov.w	fp, #0
 8004f7a:	ea5a 030b 	orrs.w	r3, sl, fp
 8004f7e:	d00b      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004f80:	4bae      	ldr	r3, [pc, #696]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f86:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004f8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f90:	4aaa      	ldr	r2, [pc, #680]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004f92:	430b      	orrs	r3, r1
 8004f94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa0:	f002 0310 	and.w	r3, r2, #16
 8004fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fa8:	2300      	movs	r3, #0
 8004faa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004fae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	d00b      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004fb8:	4ba0      	ldr	r3, [pc, #640]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fbe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fc8:	4a9c      	ldr	r2, [pc, #624]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fca:	430b      	orrs	r3, r1
 8004fcc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd8:	f002 0320 	and.w	r3, r2, #32
 8004fdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fe6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4313      	orrs	r3, r2
 8004fee:	d00b      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004ff0:	4b92      	ldr	r3, [pc, #584]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004ff2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ff6:	f023 0107 	bic.w	r1, r3, #7
 8004ffa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005000:	4a8e      	ldr	r2, [pc, #568]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005002:	430b      	orrs	r3, r1
 8005004:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005008:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005010:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005014:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005018:	2300      	movs	r3, #0
 800501a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800501e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005022:	460b      	mov	r3, r1
 8005024:	4313      	orrs	r3, r2
 8005026:	d00b      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005028:	4b84      	ldr	r3, [pc, #528]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800502a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800502e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005032:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005038:	4a80      	ldr	r2, [pc, #512]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800503a:	430b      	orrs	r3, r1
 800503c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005040:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005048:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800504c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005050:	2300      	movs	r3, #0
 8005052:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005056:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800505a:	460b      	mov	r3, r1
 800505c:	4313      	orrs	r3, r2
 800505e:	d00b      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005060:	4b76      	ldr	r3, [pc, #472]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005066:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800506a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800506e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005070:	4a72      	ldr	r2, [pc, #456]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005072:	430b      	orrs	r3, r1
 8005074:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005078:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005084:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005088:	2300      	movs	r3, #0
 800508a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800508e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005092:	460b      	mov	r3, r1
 8005094:	4313      	orrs	r3, r2
 8005096:	d00b      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005098:	4b68      	ldr	r3, [pc, #416]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800509a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800509e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80050a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050a8:	4a64      	ldr	r2, [pc, #400]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050aa:	430b      	orrs	r3, r1
 80050ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80050bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050c0:	2300      	movs	r3, #0
 80050c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80050ca:	460b      	mov	r3, r1
 80050cc:	4313      	orrs	r3, r2
 80050ce:	d00b      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80050d0:	4b5a      	ldr	r3, [pc, #360]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050d6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80050da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e0:	4a56      	ldr	r2, [pc, #344]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050e2:	430b      	orrs	r3, r1
 80050e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80050e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80050f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050f8:	2300      	movs	r3, #0
 80050fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80050fe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005102:	460b      	mov	r3, r1
 8005104:	4313      	orrs	r3, r2
 8005106:	d00b      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005108:	4b4c      	ldr	r3, [pc, #304]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800510a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800510e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8005112:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005118:	4a48      	ldr	r2, [pc, #288]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800511a:	430b      	orrs	r3, r1
 800511c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005120:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800512c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005130:	2300      	movs	r3, #0
 8005132:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005136:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800513a:	460b      	mov	r3, r1
 800513c:	4313      	orrs	r3, r2
 800513e:	d00b      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005140:	4b3e      	ldr	r3, [pc, #248]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005146:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800514a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800514e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005150:	4a3a      	ldr	r2, [pc, #232]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005152:	430b      	orrs	r3, r1
 8005154:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005158:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800515c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005160:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005166:	2300      	movs	r3, #0
 8005168:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800516a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800516e:	460b      	mov	r3, r1
 8005170:	4313      	orrs	r3, r2
 8005172:	d00b      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005174:	4b31      	ldr	r3, [pc, #196]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005176:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800517a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800517e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005182:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005184:	4a2d      	ldr	r2, [pc, #180]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005186:	430b      	orrs	r3, r1
 8005188:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800518c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005194:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005198:	673b      	str	r3, [r7, #112]	@ 0x70
 800519a:	2300      	movs	r3, #0
 800519c:	677b      	str	r3, [r7, #116]	@ 0x74
 800519e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80051a2:	460b      	mov	r3, r1
 80051a4:	4313      	orrs	r3, r2
 80051a6:	d04f      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80051a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051b0:	2b80      	cmp	r3, #128	@ 0x80
 80051b2:	d02d      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80051b4:	2b80      	cmp	r3, #128	@ 0x80
 80051b6:	d827      	bhi.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80051b8:	2b60      	cmp	r3, #96	@ 0x60
 80051ba:	d02b      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80051bc:	2b60      	cmp	r3, #96	@ 0x60
 80051be:	d823      	bhi.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80051c0:	2b40      	cmp	r3, #64	@ 0x40
 80051c2:	d006      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80051c4:	2b40      	cmp	r3, #64	@ 0x40
 80051c6:	d81f      	bhi.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d009      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80051cc:	2b20      	cmp	r3, #32
 80051ce:	d011      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80051d0:	e01a      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80051d2:	4b1a      	ldr	r3, [pc, #104]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80051d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d6:	4a19      	ldr	r2, [pc, #100]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80051d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80051de:	e01a      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051e4:	3308      	adds	r3, #8
 80051e6:	4618      	mov	r0, r3
 80051e8:	f002 f91e 	bl	8007428 <RCCEx_PLL2_Config>
 80051ec:	4603      	mov	r3, r0
 80051ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80051f2:	e010      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80051f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051f8:	332c      	adds	r3, #44	@ 0x2c
 80051fa:	4618      	mov	r0, r3
 80051fc:	f002 f9ac 	bl	8007558 <RCCEx_PLL3_Config>
 8005200:	4603      	mov	r3, r0
 8005202:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005206:	e006      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800520e:	e002      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8005210:	bf00      	nop
 8005212:	e000      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8005214:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005216:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d110      	bne.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800521e:	4b07      	ldr	r3, [pc, #28]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005220:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005224:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8005228:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800522c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005230:	4a02      	ldr	r2, [pc, #8]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005232:	430b      	orrs	r3, r1
 8005234:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005238:	e006      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x350>
 800523a:	bf00      	nop
 800523c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005240:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005244:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005248:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800524c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005250:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005254:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005256:	2300      	movs	r3, #0
 8005258:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800525a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800525e:	460b      	mov	r3, r1
 8005260:	4313      	orrs	r3, r2
 8005262:	d046      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005264:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005268:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800526c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005270:	d028      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005272:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005276:	d821      	bhi.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005278:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800527c:	d022      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800527e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005282:	d81b      	bhi.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005284:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005288:	d01c      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800528a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800528e:	d815      	bhi.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005290:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005294:	d008      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8005296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800529a:	d80f      	bhi.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800529c:	2b00      	cmp	r3, #0
 800529e:	d011      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80052a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a4:	d00e      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80052a6:	e009      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052ac:	3308      	adds	r3, #8
 80052ae:	4618      	mov	r0, r3
 80052b0:	f002 f8ba 	bl	8007428 <RCCEx_PLL2_Config>
 80052b4:	4603      	mov	r3, r0
 80052b6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80052ba:	e004      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80052c2:	e000      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 80052c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10d      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80052ce:	4bb6      	ldr	r3, [pc, #728]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80052d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052d4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80052d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052e0:	4ab1      	ldr	r2, [pc, #708]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80052e2:	430b      	orrs	r3, r1
 80052e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80052e8:	e003      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ea:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80052ee:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80052f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80052fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8005300:	2300      	movs	r3, #0
 8005302:	667b      	str	r3, [r7, #100]	@ 0x64
 8005304:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005308:	460b      	mov	r3, r1
 800530a:	4313      	orrs	r3, r2
 800530c:	d03e      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 800530e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005312:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005316:	2b04      	cmp	r3, #4
 8005318:	d81d      	bhi.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800531a:	a201      	add	r2, pc, #4	@ (adr r2, 8005320 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 800531c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005320:	0800535f 	.word	0x0800535f
 8005324:	08005335 	.word	0x08005335
 8005328:	08005343 	.word	0x08005343
 800532c:	0800535f 	.word	0x0800535f
 8005330:	0800535f 	.word	0x0800535f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005334:	4b9c      	ldr	r3, [pc, #624]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005338:	4a9b      	ldr	r2, [pc, #620]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800533a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800533e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005340:	e00e      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005342:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005346:	332c      	adds	r3, #44	@ 0x2c
 8005348:	4618      	mov	r0, r3
 800534a:	f002 f905 	bl	8007558 <RCCEx_PLL3_Config>
 800534e:	4603      	mov	r3, r0
 8005350:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005354:	e004      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800535c:	e000      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 800535e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005360:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d10d      	bne.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005368:	4b8f      	ldr	r3, [pc, #572]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800536a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800536e:	f023 0107 	bic.w	r1, r3, #7
 8005372:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005376:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800537a:	4a8b      	ldr	r2, [pc, #556]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800537c:	430b      	orrs	r3, r1
 800537e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005382:	e003      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005384:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005388:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800538c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005394:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005398:	65bb      	str	r3, [r7, #88]	@ 0x58
 800539a:	2300      	movs	r3, #0
 800539c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800539e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80053a2:	460b      	mov	r3, r1
 80053a4:	4313      	orrs	r3, r2
 80053a6:	d04a      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80053a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053b4:	d028      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80053b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053ba:	d821      	bhi.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80053bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80053c0:	d024      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80053c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80053c6:	d81b      	bhi.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80053c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053cc:	d00e      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80053ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053d2:	d815      	bhi.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01b      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80053d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053dc:	d110      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80053de:	4b72      	ldr	r3, [pc, #456]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e2:	4a71      	ldr	r2, [pc, #452]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053e8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80053ea:	e012      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053f0:	332c      	adds	r3, #44	@ 0x2c
 80053f2:	4618      	mov	r0, r3
 80053f4:	f002 f8b0 	bl	8007558 <RCCEx_PLL3_Config>
 80053f8:	4603      	mov	r3, r0
 80053fa:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80053fe:	e008      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005406:	e004      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005408:	bf00      	nop
 800540a:	e002      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 800540c:	bf00      	nop
 800540e:	e000      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8005410:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005412:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10d      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800541a:	4b63      	ldr	r3, [pc, #396]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800541c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005420:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800542c:	4a5e      	ldr	r2, [pc, #376]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800542e:	430b      	orrs	r3, r1
 8005430:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005434:	e003      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005436:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800543a:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800543e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005446:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800544a:	653b      	str	r3, [r7, #80]	@ 0x50
 800544c:	2300      	movs	r3, #0
 800544e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005450:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005454:	460b      	mov	r3, r1
 8005456:	4313      	orrs	r3, r2
 8005458:	f000 80ba 	beq.w	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800545c:	2300      	movs	r3, #0
 800545e:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005462:	4b51      	ldr	r3, [pc, #324]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005464:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b00      	cmp	r3, #0
 800546e:	d113      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005470:	4b4d      	ldr	r3, [pc, #308]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005472:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005476:	4a4c      	ldr	r2, [pc, #304]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005478:	f043 0304 	orr.w	r3, r3, #4
 800547c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005480:	4b49      	ldr	r3, [pc, #292]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800548e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 8005492:	2301      	movs	r3, #1
 8005494:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005498:	4b44      	ldr	r3, [pc, #272]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800549a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549c:	4a43      	ldr	r2, [pc, #268]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 800549e:	f043 0301 	orr.w	r3, r3, #1
 80054a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80054a4:	f7fc ff6c 	bl	8002380 <HAL_GetTick>
 80054a8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054ac:	e00b      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054ae:	f7fc ff67 	bl	8002380 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d903      	bls.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80054c4:	e005      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054c6:	4b39      	ldr	r3, [pc, #228]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 80054c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d0ed      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 80054d2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d16a      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054da:	4b33      	ldr	r3, [pc, #204]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80054dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80054e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d023      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80054f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054f4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80054f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d01b      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005500:	4b29      	ldr	r3, [pc, #164]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005502:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005506:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800550a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800550e:	4b26      	ldr	r3, [pc, #152]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005514:	4a24      	ldr	r2, [pc, #144]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800551a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800551e:	4b22      	ldr	r3, [pc, #136]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005524:	4a20      	ldr	r2, [pc, #128]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800552a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800552e:	4a1e      	ldr	r2, [pc, #120]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005530:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005534:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005538:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800553c:	f003 0301 	and.w	r3, r3, #1
 8005540:	2b00      	cmp	r3, #0
 8005542:	d019      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005544:	f7fc ff1c 	bl	8002380 <HAL_GetTick>
 8005548:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800554c:	e00d      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800554e:	f7fc ff17 	bl	8002380 <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005558:	1ad2      	subs	r2, r2, r3
 800555a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800555e:	429a      	cmp	r2, r3
 8005560:	d903      	bls.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8005568:	e006      	b.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800556a:	4b0f      	ldr	r3, [pc, #60]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800556c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005570:	f003 0302 	and.w	r3, r3, #2
 8005574:	2b00      	cmp	r3, #0
 8005576:	d0ea      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8005578:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d10d      	bne.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005580:	4b09      	ldr	r3, [pc, #36]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005582:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005586:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800558a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800558e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005592:	4a05      	ldr	r2, [pc, #20]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005594:	430b      	orrs	r3, r1
 8005596:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800559a:	e00d      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800559c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80055a0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 80055a4:	e008      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 80055a6:	bf00      	nop
 80055a8:	46020c00 	.word	0x46020c00
 80055ac:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80055b4:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055b8:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d107      	bne.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c0:	4bb2      	ldr	r3, [pc, #712]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80055c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055c6:	4ab1      	ldr	r2, [pc, #708]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80055c8:	f023 0304 	bic.w	r3, r3, #4
 80055cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80055d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80055dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055de:	2300      	movs	r3, #0
 80055e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055e2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80055e6:	460b      	mov	r3, r1
 80055e8:	4313      	orrs	r3, r2
 80055ea:	d042      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80055ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055f4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80055f8:	d022      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80055fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80055fe:	d81b      	bhi.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005604:	d011      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x732>
 8005606:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800560a:	d815      	bhi.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800560c:	2b00      	cmp	r3, #0
 800560e:	d019      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005610:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005614:	d110      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005616:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800561a:	3308      	adds	r3, #8
 800561c:	4618      	mov	r0, r3
 800561e:	f001 ff03 	bl	8007428 <RCCEx_PLL2_Config>
 8005622:	4603      	mov	r3, r0
 8005624:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005628:	e00d      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800562a:	4b98      	ldr	r3, [pc, #608]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800562c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562e:	4a97      	ldr	r2, [pc, #604]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005634:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005636:	e006      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800563e:	e002      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8005640:	bf00      	nop
 8005642:	e000      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8005644:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005646:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10d      	bne.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800564e:	4b8f      	ldr	r3, [pc, #572]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005650:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005654:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005658:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800565c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005660:	4a8a      	ldr	r2, [pc, #552]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005662:	430b      	orrs	r3, r1
 8005664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005668:	e003      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800566a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800566e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005672:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800567e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005680:	2300      	movs	r3, #0
 8005682:	647b      	str	r3, [r7, #68]	@ 0x44
 8005684:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005688:	460b      	mov	r3, r1
 800568a:	4313      	orrs	r3, r2
 800568c:	d02d      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800568e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800569a:	d00b      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 800569c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a0:	d804      	bhi.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d008      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80056a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056aa:	d007      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80056b2:	e004      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80056b4:	bf00      	nop
 80056b6:	e002      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80056b8:	bf00      	nop
 80056ba:	e000      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 80056bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80056be:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10d      	bne.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80056c6:	4b71      	ldr	r3, [pc, #452]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80056c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056d8:	4a6c      	ldr	r2, [pc, #432]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80056da:	430b      	orrs	r3, r1
 80056dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80056e0:	e003      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056e2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80056e6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80056ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80056f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056f8:	2300      	movs	r3, #0
 80056fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056fc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005700:	460b      	mov	r3, r1
 8005702:	4313      	orrs	r3, r2
 8005704:	d00c      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8005706:	4b61      	ldr	r3, [pc, #388]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005708:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800570c:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8005710:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005718:	4a5c      	ldr	r2, [pc, #368]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800571a:	430b      	orrs	r3, r1
 800571c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005720:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800572c:	633b      	str	r3, [r7, #48]	@ 0x30
 800572e:	2300      	movs	r3, #0
 8005730:	637b      	str	r3, [r7, #52]	@ 0x34
 8005732:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005736:	460b      	mov	r3, r1
 8005738:	4313      	orrs	r3, r2
 800573a:	d019      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800573c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005740:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005744:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005748:	d105      	bne.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800574a:	4b50      	ldr	r3, [pc, #320]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800574c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800574e:	4a4f      	ldr	r2, [pc, #316]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005754:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005756:	4b4d      	ldr	r3, [pc, #308]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005758:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800575c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005760:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005764:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005768:	4a48      	ldr	r2, [pc, #288]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800576a:	430b      	orrs	r3, r1
 800576c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005770:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005778:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800577c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800577e:	2300      	movs	r3, #0
 8005780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005782:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005786:	460b      	mov	r3, r1
 8005788:	4313      	orrs	r3, r2
 800578a:	d00c      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800578c:	4b3f      	ldr	r3, [pc, #252]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800578e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005792:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005796:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800579a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800579e:	493b      	ldr	r1, [pc, #236]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80057a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ae:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80057b2:	623b      	str	r3, [r7, #32]
 80057b4:	2300      	movs	r3, #0
 80057b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80057b8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80057bc:	460b      	mov	r3, r1
 80057be:	4313      	orrs	r3, r2
 80057c0:	d00c      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80057c2:	4b32      	ldr	r3, [pc, #200]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80057c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80057d4:	492d      	ldr	r1, [pc, #180]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80057dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80057e8:	61bb      	str	r3, [r7, #24]
 80057ea:	2300      	movs	r3, #0
 80057ec:	61fb      	str	r3, [r7, #28]
 80057ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80057f2:	460b      	mov	r3, r1
 80057f4:	4313      	orrs	r3, r2
 80057f6:	d00c      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80057f8:	4b24      	ldr	r3, [pc, #144]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80057fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057fe:	f023 0218 	bic.w	r2, r3, #24
 8005802:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005806:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800580a:	4920      	ldr	r1, [pc, #128]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800580c:	4313      	orrs	r3, r2
 800580e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800581e:	613b      	str	r3, [r7, #16]
 8005820:	2300      	movs	r3, #0
 8005822:	617b      	str	r3, [r7, #20]
 8005824:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005828:	460b      	mov	r3, r1
 800582a:	4313      	orrs	r3, r2
 800582c:	d034      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800582e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005832:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005836:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800583a:	d105      	bne.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800583c:	4b13      	ldr	r3, [pc, #76]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800583e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005840:	4a12      	ldr	r2, [pc, #72]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005846:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005848:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800584c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005850:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005854:	d108      	bne.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005856:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800585a:	3308      	adds	r3, #8
 800585c:	4618      	mov	r0, r3
 800585e:	f001 fde3 	bl	8007428 <RCCEx_PLL2_Config>
 8005862:	4603      	mov	r3, r0
 8005864:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8005868:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d10f      	bne.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005870:	4b06      	ldr	r3, [pc, #24]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005872:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005876:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800587a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800587e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005882:	4902      	ldr	r1, [pc, #8]	@ (800588c <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800588a:	e005      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 800588c:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005890:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005894:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005898:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800589c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80058a4:	60bb      	str	r3, [r7, #8]
 80058a6:	2300      	movs	r3, #0
 80058a8:	60fb      	str	r3, [r7, #12]
 80058aa:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80058ae:	460b      	mov	r3, r1
 80058b0:	4313      	orrs	r3, r2
 80058b2:	d03a      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80058b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058c0:	d00e      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80058c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058c6:	d815      	bhi.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d017      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80058cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058d0:	d110      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058d2:	4b27      	ldr	r3, [pc, #156]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80058d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d6:	4a26      	ldr	r2, [pc, #152]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80058d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80058de:	e00e      	b.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058e4:	3308      	adds	r3, #8
 80058e6:	4618      	mov	r0, r3
 80058e8:	f001 fd9e 	bl	8007428 <RCCEx_PLL2_Config>
 80058ec:	4603      	mov	r3, r0
 80058ee:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80058f2:	e004      	b.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80058fa:	e000      	b.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 80058fc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80058fe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10d      	bne.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005906:	4b1a      	ldr	r3, [pc, #104]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800590c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005910:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005918:	4915      	ldr	r1, [pc, #84]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800591a:	4313      	orrs	r3, r2
 800591c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005920:	e003      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005922:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005926:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800592a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800592e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005932:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005936:	603b      	str	r3, [r7, #0]
 8005938:	2300      	movs	r3, #0
 800593a:	607b      	str	r3, [r7, #4]
 800593c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005940:	460b      	mov	r3, r1
 8005942:	4313      	orrs	r3, r2
 8005944:	d00c      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005946:	4b0a      	ldr	r3, [pc, #40]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800594c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005950:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005954:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005958:	4905      	ldr	r1, [pc, #20]	@ (8005970 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800595a:	4313      	orrs	r3, r2
 800595c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005960:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8005964:	4618      	mov	r0, r3
 8005966:	37d8      	adds	r7, #216	@ 0xd8
 8005968:	46bd      	mov	sp, r7
 800596a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800596e:	bf00      	nop
 8005970:	46020c00 	.word	0x46020c00

08005974 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005974:	b480      	push	{r7}
 8005976:	b089      	sub	sp, #36	@ 0x24
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800597c:	4ba6      	ldr	r3, [pc, #664]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800597e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005984:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005986:	4ba4      	ldr	r3, [pc, #656]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598a:	f003 0303 	and.w	r3, r3, #3
 800598e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005990:	4ba1      	ldr	r3, [pc, #644]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005994:	0a1b      	lsrs	r3, r3, #8
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	3301      	adds	r3, #1
 800599c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800599e:	4b9e      	ldr	r3, [pc, #632]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80059a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a2:	091b      	lsrs	r3, r3, #4
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80059aa:	4b9b      	ldr	r3, [pc, #620]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80059ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ae:	08db      	lsrs	r3, r3, #3
 80059b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	fb02 f303 	mul.w	r3, r2, r3
 80059ba:	ee07 3a90 	vmov	s15, r3
 80059be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059c2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d062      	beq.n	8005a92 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	2b03      	cmp	r3, #3
 80059d0:	f200 8081 	bhi.w	8005ad6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d024      	beq.n	8005a24 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d17a      	bne.n	8005ad6 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	ee07 3a90 	vmov	s15, r3
 80059e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ea:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005c1c <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80059ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059f2:	4b89      	ldr	r3, [pc, #548]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80059f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059fa:	ee07 3a90 	vmov	s15, r3
 80059fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a02:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a06:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005c20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a22:	e08f      	b.n	8005b44 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005a24:	4b7c      	ldr	r3, [pc, #496]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d005      	beq.n	8005a3c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005a30:	4b79      	ldr	r3, [pc, #484]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	0f1b      	lsrs	r3, r3, #28
 8005a36:	f003 030f 	and.w	r3, r3, #15
 8005a3a:	e006      	b.n	8005a4a <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005a3c:	4b76      	ldr	r3, [pc, #472]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a42:	041b      	lsls	r3, r3, #16
 8005a44:	0f1b      	lsrs	r3, r3, #28
 8005a46:	f003 030f 	and.w	r3, r3, #15
 8005a4a:	4a76      	ldr	r2, [pc, #472]	@ (8005c24 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a50:	ee07 3a90 	vmov	s15, r3
 8005a54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	ee07 3a90 	vmov	s15, r3
 8005a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	ee07 3a90 	vmov	s15, r3
 8005a6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a70:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a74:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005c20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005a78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a84:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005a88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a8c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a90:	e058      	b.n	8005b44 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	ee07 3a90 	vmov	s15, r3
 8005a98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a9c:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8005c28 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
 8005aa0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aa4:	4b5c      	ldr	r3, [pc, #368]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aac:	ee07 3a90 	vmov	s15, r3
 8005ab0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ab4:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ab8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005c20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005abc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ac0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ac4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ac8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ad4:	e036      	b.n	8005b44 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005ad6:	4b50      	ldr	r3, [pc, #320]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d005      	beq.n	8005aee <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8005ae2:	4b4d      	ldr	r3, [pc, #308]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	0f1b      	lsrs	r3, r3, #28
 8005ae8:	f003 030f 	and.w	r3, r3, #15
 8005aec:	e006      	b.n	8005afc <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8005aee:	4b4a      	ldr	r3, [pc, #296]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005af0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005af4:	041b      	lsls	r3, r3, #16
 8005af6:	0f1b      	lsrs	r3, r3, #28
 8005af8:	f003 030f 	and.w	r3, r3, #15
 8005afc:	4a49      	ldr	r2, [pc, #292]	@ (8005c24 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b02:	ee07 3a90 	vmov	s15, r3
 8005b06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	ee07 3a90 	vmov	s15, r3
 8005b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	ee07 3a90 	vmov	s15, r3
 8005b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b22:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b26:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005c20 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005b42:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005b44:	4b34      	ldr	r3, [pc, #208]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d017      	beq.n	8005b80 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005b50:	4b31      	ldr	r3, [pc, #196]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b54:	0a5b      	lsrs	r3, r3, #9
 8005b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b5a:	ee07 3a90 	vmov	s15, r3
 8005b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005b62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b66:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005b6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b76:	ee17 2a90 	vmov	r2, s15
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	601a      	str	r2, [r3, #0]
 8005b7e:	e002      	b.n	8005b86 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005b86:	4b24      	ldr	r3, [pc, #144]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d017      	beq.n	8005bc2 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005b92:	4b21      	ldr	r3, [pc, #132]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b96:	0c1b      	lsrs	r3, r3, #16
 8005b98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b9c:	ee07 3a90 	vmov	s15, r3
 8005ba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005ba4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ba8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005bac:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bb8:	ee17 2a90 	vmov	r2, s15
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	605a      	str	r2, [r3, #4]
 8005bc0:	e002      	b.n	8005bc8 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005bc8:	4b13      	ldr	r3, [pc, #76]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d017      	beq.n	8005c04 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005bd4:	4b10      	ldr	r3, [pc, #64]	@ (8005c18 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005bd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd8:	0e1b      	lsrs	r3, r3, #24
 8005bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bde:	ee07 3a90 	vmov	s15, r3
 8005be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005be6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005bea:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005bee:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bfa:	ee17 2a90 	vmov	r2, s15
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005c02:	e002      	b.n	8005c0a <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	609a      	str	r2, [r3, #8]
}
 8005c0a:	bf00      	nop
 8005c0c:	3724      	adds	r7, #36	@ 0x24
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	46020c00 	.word	0x46020c00
 8005c1c:	4b742400 	.word	0x4b742400
 8005c20:	46000000 	.word	0x46000000
 8005c24:	0800b4b0 	.word	0x0800b4b0
 8005c28:	4af42400 	.word	0x4af42400

08005c2c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b089      	sub	sp, #36	@ 0x24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005c34:	4ba6      	ldr	r3, [pc, #664]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c3c:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005c3e:	4ba4      	ldr	r3, [pc, #656]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005c48:	4ba1      	ldr	r3, [pc, #644]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4c:	0a1b      	lsrs	r3, r3, #8
 8005c4e:	f003 030f 	and.w	r3, r3, #15
 8005c52:	3301      	adds	r3, #1
 8005c54:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005c56:	4b9e      	ldr	r3, [pc, #632]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5a:	091b      	lsrs	r3, r3, #4
 8005c5c:	f003 0301 	and.w	r3, r3, #1
 8005c60:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005c62:	4b9b      	ldr	r3, [pc, #620]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c66:	08db      	lsrs	r3, r3, #3
 8005c68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	fb02 f303 	mul.w	r3, r2, r3
 8005c72:	ee07 3a90 	vmov	s15, r3
 8005c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c7a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	2b03      	cmp	r3, #3
 8005c82:	d062      	beq.n	8005d4a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	2b03      	cmp	r3, #3
 8005c88:	f200 8081 	bhi.w	8005d8e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d024      	beq.n	8005cdc <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d17a      	bne.n	8005d8e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	ee07 3a90 	vmov	s15, r3
 8005c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ca2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005caa:	4b89      	ldr	r3, [pc, #548]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb2:	ee07 3a90 	vmov	s15, r3
 8005cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cba:	ed97 6a02 	vldr	s12, [r7, #8]
 8005cbe:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cda:	e08f      	b.n	8005dfc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005cdc:	4b7c      	ldr	r3, [pc, #496]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d005      	beq.n	8005cf4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005ce8:	4b79      	ldr	r3, [pc, #484]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	0f1b      	lsrs	r3, r3, #28
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	e006      	b.n	8005d02 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8005cf4:	4b76      	ldr	r3, [pc, #472]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cf6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005cfa:	041b      	lsls	r3, r3, #16
 8005cfc:	0f1b      	lsrs	r3, r3, #28
 8005cfe:	f003 030f 	and.w	r3, r3, #15
 8005d02:	4a76      	ldr	r2, [pc, #472]	@ (8005edc <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d08:	ee07 3a90 	vmov	s15, r3
 8005d0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	ee07 3a90 	vmov	s15, r3
 8005d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	ee07 3a90 	vmov	s15, r3
 8005d24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d28:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d2c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005d30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005d40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d44:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d48:	e058      	b.n	8005dfc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	ee07 3a90 	vmov	s15, r3
 8005d50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d54:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8005ee0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
 8005d58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d5c:	4b5c      	ldr	r3, [pc, #368]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d64:	ee07 3a90 	vmov	s15, r3
 8005d68:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d70:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005d74:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005d78:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d80:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d88:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d8c:	e036      	b.n	8005dfc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005d8e:	4b50      	ldr	r3, [pc, #320]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8005d9a:	4b4d      	ldr	r3, [pc, #308]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	0f1b      	lsrs	r3, r3, #28
 8005da0:	f003 030f 	and.w	r3, r3, #15
 8005da4:	e006      	b.n	8005db4 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8005da6:	4b4a      	ldr	r3, [pc, #296]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005da8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005dac:	041b      	lsls	r3, r3, #16
 8005dae:	0f1b      	lsrs	r3, r3, #28
 8005db0:	f003 030f 	and.w	r3, r3, #15
 8005db4:	4a49      	ldr	r2, [pc, #292]	@ (8005edc <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dba:	ee07 3a90 	vmov	s15, r3
 8005dbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	ee07 3a90 	vmov	s15, r3
 8005dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	ee07 3a90 	vmov	s15, r3
 8005dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dda:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dde:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005ed8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005df6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005dfa:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005dfc:	4b34      	ldr	r3, [pc, #208]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d017      	beq.n	8005e38 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005e08:	4b31      	ldr	r3, [pc, #196]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0c:	0a5b      	lsrs	r3, r3, #9
 8005e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8005e1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e1e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005e22:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e2e:	ee17 2a90 	vmov	r2, s15
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	e002      	b.n	8005e3e <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005e3e:	4b24      	ldr	r3, [pc, #144]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d017      	beq.n	8005e7a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005e4a:	4b21      	ldr	r3, [pc, #132]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e4e:	0c1b      	lsrs	r3, r3, #16
 8005e50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e54:	ee07 3a90 	vmov	s15, r3
 8005e58:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005e5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e60:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005e64:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e70:	ee17 2a90 	vmov	r2, s15
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	605a      	str	r2, [r3, #4]
 8005e78:	e002      	b.n	8005e80 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005e80:	4b13      	ldr	r3, [pc, #76]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d017      	beq.n	8005ebc <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005e8c:	4b10      	ldr	r3, [pc, #64]	@ (8005ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e90:	0e1b      	lsrs	r3, r3, #24
 8005e92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e96:	ee07 3a90 	vmov	s15, r3
 8005e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005e9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ea2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ea6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eb2:	ee17 2a90 	vmov	r2, s15
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005eba:	e002      	b.n	8005ec2 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	609a      	str	r2, [r3, #8]
}
 8005ec2:	bf00      	nop
 8005ec4:	3724      	adds	r7, #36	@ 0x24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	46020c00 	.word	0x46020c00
 8005ed4:	4b742400 	.word	0x4b742400
 8005ed8:	46000000 	.word	0x46000000
 8005edc:	0800b4b0 	.word	0x0800b4b0
 8005ee0:	4af42400 	.word	0x4af42400

08005ee4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b089      	sub	sp, #36	@ 0x24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005eec:	4ba6      	ldr	r3, [pc, #664]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef4:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005ef6:	4ba4      	ldr	r3, [pc, #656]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8005f00:	4ba1      	ldr	r3, [pc, #644]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f04:	0a1b      	lsrs	r3, r3, #8
 8005f06:	f003 030f 	and.w	r3, r3, #15
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005f0e:	4b9e      	ldr	r3, [pc, #632]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f12:	091b      	lsrs	r3, r3, #4
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005f1a:	4b9b      	ldr	r3, [pc, #620]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f1e:	08db      	lsrs	r3, r3, #3
 8005f20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	fb02 f303 	mul.w	r3, r2, r3
 8005f2a:	ee07 3a90 	vmov	s15, r3
 8005f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f32:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d062      	beq.n	8006002 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	f200 8081 	bhi.w	8006046 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d024      	beq.n	8005f94 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d17a      	bne.n	8006046 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	ee07 3a90 	vmov	s15, r3
 8005f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f5a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800618c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005f5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f62:	4b89      	ldr	r3, [pc, #548]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f6a:	ee07 3a90 	vmov	s15, r3
 8005f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f72:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f76:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006190 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005f7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005f7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f86:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f8e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8005f92:	e08f      	b.n	80060b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005f94:	4b7c      	ldr	r3, [pc, #496]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d005      	beq.n	8005fac <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8005fa0:	4b79      	ldr	r3, [pc, #484]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	0f1b      	lsrs	r3, r3, #28
 8005fa6:	f003 030f 	and.w	r3, r3, #15
 8005faa:	e006      	b.n	8005fba <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8005fac:	4b76      	ldr	r3, [pc, #472]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fb2:	041b      	lsls	r3, r3, #16
 8005fb4:	0f1b      	lsrs	r3, r3, #28
 8005fb6:	f003 030f 	and.w	r3, r3, #15
 8005fba:	4a76      	ldr	r2, [pc, #472]	@ (8006194 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8005fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fc0:	ee07 3a90 	vmov	s15, r3
 8005fc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	ee07 3a90 	vmov	s15, r3
 8005fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	ee07 3a90 	vmov	s15, r3
 8005fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fe0:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fe4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006190 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005fe8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ff0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ffc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006000:	e058      	b.n	80060b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	ee07 3a90 	vmov	s15, r3
 8006008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800600c:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8006198 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
 8006010:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006014:	4b5c      	ldr	r3, [pc, #368]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800601c:	ee07 3a90 	vmov	s15, r3
 8006020:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006024:	ed97 6a02 	vldr	s12, [r7, #8]
 8006028:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006190 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800602c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006030:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006034:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006038:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800603c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006040:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006044:	e036      	b.n	80060b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006046:	4b50      	ldr	r3, [pc, #320]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d005      	beq.n	800605e <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8006052:	4b4d      	ldr	r3, [pc, #308]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	0f1b      	lsrs	r3, r3, #28
 8006058:	f003 030f 	and.w	r3, r3, #15
 800605c:	e006      	b.n	800606c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800605e:	4b4a      	ldr	r3, [pc, #296]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006060:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006064:	041b      	lsls	r3, r3, #16
 8006066:	0f1b      	lsrs	r3, r3, #28
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	4a49      	ldr	r2, [pc, #292]	@ (8006194 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800606e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006072:	ee07 3a90 	vmov	s15, r3
 8006076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	ee07 3a90 	vmov	s15, r3
 8006080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006084:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	ee07 3a90 	vmov	s15, r3
 800608e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006092:	ed97 6a02 	vldr	s12, [r7, #8]
 8006096:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006190 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800609a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800609e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80060aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80060b2:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80060b4:	4b34      	ldr	r3, [pc, #208]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80060b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d017      	beq.n	80060f0 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80060c0:	4b31      	ldr	r3, [pc, #196]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80060c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c4:	0a5b      	lsrs	r3, r3, #9
 80060c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060ca:	ee07 3a90 	vmov	s15, r3
 80060ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80060d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060d6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80060da:	edd7 6a07 	vldr	s13, [r7, #28]
 80060de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060e6:	ee17 2a90 	vmov	r2, s15
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	601a      	str	r2, [r3, #0]
 80060ee:	e002      	b.n	80060f6 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80060f6:	4b24      	ldr	r3, [pc, #144]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80060f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d017      	beq.n	8006132 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006102:	4b21      	ldr	r3, [pc, #132]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006106:	0c1b      	lsrs	r3, r3, #16
 8006108:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800610c:	ee07 3a90 	vmov	s15, r3
 8006110:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006114:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006118:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800611c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006124:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006128:	ee17 2a90 	vmov	r2, s15
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	605a      	str	r2, [r3, #4]
 8006130:	e002      	b.n	8006138 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006138:	4b13      	ldr	r3, [pc, #76]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800613a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d017      	beq.n	8006174 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006144:	4b10      	ldr	r3, [pc, #64]	@ (8006188 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006148:	0e1b      	lsrs	r3, r3, #24
 800614a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006156:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800615a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800615e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006162:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800616a:	ee17 2a90 	vmov	r2, s15
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006172:	e002      	b.n	800617a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	609a      	str	r2, [r3, #8]
}
 800617a:	bf00      	nop
 800617c:	3724      	adds	r7, #36	@ 0x24
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	46020c00 	.word	0x46020c00
 800618c:	4b742400 	.word	0x4b742400
 8006190:	46000000 	.word	0x46000000
 8006194:	0800b4b0 	.word	0x0800b4b0
 8006198:	4af42400 	.word	0x4af42400

0800619c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b08e      	sub	sp, #56	@ 0x38
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80061a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061aa:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80061ae:	430b      	orrs	r3, r1
 80061b0:	d145      	bne.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80061b2:	4b9b      	ldr	r3, [pc, #620]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061bc:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80061be:	4b98      	ldr	r3, [pc, #608]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d108      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80061cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061d2:	d104      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80061d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80061da:	f001 b916 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80061de:	4b90      	ldr	r3, [pc, #576]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061ec:	d114      	bne.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80061ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f4:	d110      	bne.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80061f6:	4b8a      	ldr	r3, [pc, #552]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80061f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006200:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006204:	d103      	bne.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8006206:	23fa      	movs	r3, #250	@ 0xfa
 8006208:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800620a:	f001 b8fe 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 800620e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006212:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006214:	f001 b8f9 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006218:	4b81      	ldr	r3, [pc, #516]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006220:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006224:	d107      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8006226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006228:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800622c:	d103      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800622e:	4b7d      	ldr	r3, [pc, #500]	@ (8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006230:	637b      	str	r3, [r7, #52]	@ 0x34
 8006232:	f001 b8ea 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	637b      	str	r3, [r7, #52]	@ 0x34
 800623a:	f001 b8e6 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800623e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006242:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006246:	430b      	orrs	r3, r1
 8006248:	d151      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800624a:	4b75      	ldr	r3, [pc, #468]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800624c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006250:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8006254:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006258:	2b80      	cmp	r3, #128	@ 0x80
 800625a:	d035      	beq.n	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800625c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625e:	2b80      	cmp	r3, #128	@ 0x80
 8006260:	d841      	bhi.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006264:	2b60      	cmp	r3, #96	@ 0x60
 8006266:	d02a      	beq.n	80062be <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626a:	2b60      	cmp	r3, #96	@ 0x60
 800626c:	d83b      	bhi.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800626e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006270:	2b40      	cmp	r3, #64	@ 0x40
 8006272:	d009      	beq.n	8006288 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006276:	2b40      	cmp	r3, #64	@ 0x40
 8006278:	d835      	bhi.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800627a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627c:	2b00      	cmp	r3, #0
 800627e:	d00c      	beq.n	800629a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006282:	2b20      	cmp	r3, #32
 8006284:	d012      	beq.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006286:	e02e      	b.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006288:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800628c:	4618      	mov	r0, r3
 800628e:	f7ff fb71 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006294:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006296:	f001 b8b8 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800629a:	f107 0318 	add.w	r3, r7, #24
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff fcc4 	bl	8005c2c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062a8:	f001 b8af 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80062ac:	f107 030c 	add.w	r3, r7, #12
 80062b0:	4618      	mov	r0, r3
 80062b2:	f7ff fe17 	bl	8005ee4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062ba:	f001 b8a6 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80062be:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80062c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062c4:	f001 b8a1 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062c8:	4b55      	ldr	r3, [pc, #340]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d4:	d103      	bne.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80062d6:	4b54      	ldr	r3, [pc, #336]	@ (8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80062d8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80062da:	f001 b896 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 80062de:	2300      	movs	r3, #0
 80062e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062e2:	f001 b892 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default :
      {
        frequency = 0U;
 80062e6:	2300      	movs	r3, #0
 80062e8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062ea:	f001 b88e 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80062ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062f2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80062f6:	430b      	orrs	r3, r1
 80062f8:	d126      	bne.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80062fa:	4b49      	ldr	r3, [pc, #292]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80062fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006304:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8006306:	4b46      	ldr	r3, [pc, #280]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800630e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006312:	d106      	bne.n	8006322 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8006314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006316:	2b00      	cmp	r3, #0
 8006318:	d103      	bne.n	8006322 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 800631a:	4b43      	ldr	r3, [pc, #268]	@ (8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800631c:	637b      	str	r3, [r7, #52]	@ 0x34
 800631e:	f001 b874 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8006322:	4b3f      	ldr	r3, [pc, #252]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800632a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800632e:	d107      	bne.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8006330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006332:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006336:	d103      	bne.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 8006338:	4b3c      	ldr	r3, [pc, #240]	@ (800642c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800633a:	637b      	str	r3, [r7, #52]	@ 0x34
 800633c:	f001 b865 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34
 8006344:	f001 b861 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800634c:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8006350:	430b      	orrs	r3, r1
 8006352:	d171      	bne.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006354:	4b32      	ldr	r3, [pc, #200]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800635a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800635e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006362:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006366:	d034      	beq.n	80063d2 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8006368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800636e:	d853      	bhi.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006376:	d00b      	beq.n	8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800637e:	d84b      	bhi.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006382:	2b00      	cmp	r3, #0
 8006384:	d016      	beq.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 8006386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006388:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800638c:	d009      	beq.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 800638e:	e043      	b.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006390:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006394:	4618      	mov	r0, r3
 8006396:	f7ff faed 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800639a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800639c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800639e:	f001 b834 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063a2:	f107 0318 	add.w	r3, r7, #24
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7ff fc40 	bl	8005c2c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80063ac:	69fb      	ldr	r3, [r7, #28]
 80063ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063b0:	f001 b82b 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80063b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80063bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063c0:	d103      	bne.n	80063ca <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 80063c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006430 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063c4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80063c6:	f001 b820 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 80063ca:	2300      	movs	r3, #0
 80063cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063ce:	f001 b81c 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80063d2:	4b13      	ldr	r3, [pc, #76]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0320 	and.w	r3, r3, #32
 80063da:	2b20      	cmp	r3, #32
 80063dc:	d118      	bne.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80063de:	4b10      	ldr	r3, [pc, #64]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d005      	beq.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80063ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	0e1b      	lsrs	r3, r3, #24
 80063f0:	f003 030f 	and.w	r3, r3, #15
 80063f4:	e006      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 80063f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80063fc:	041b      	lsls	r3, r3, #16
 80063fe:	0e1b      	lsrs	r3, r3, #24
 8006400:	f003 030f 	and.w	r3, r3, #15
 8006404:	4a0b      	ldr	r2, [pc, #44]	@ (8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800640a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800640c:	f000 bffd 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006410:	2300      	movs	r3, #0
 8006412:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006414:	f000 bff9 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default :

        frequency = 0U;
 8006418:	2300      	movs	r3, #0
 800641a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800641c:	f000 bff5 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006420:	46020c00 	.word	0x46020c00
 8006424:	0003d090 	.word	0x0003d090
 8006428:	00f42400 	.word	0x00f42400
 800642c:	007a1200 	.word	0x007a1200
 8006430:	02dc6c00 	.word	0x02dc6c00
 8006434:	0800b4b0 	.word	0x0800b4b0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006438:	e9d7 2300 	ldrd	r2, r3, [r7]
 800643c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8006440:	430b      	orrs	r3, r1
 8006442:	d17f      	bne.n	8006544 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006444:	4ba8      	ldr	r3, [pc, #672]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006446:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800644a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800644e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006452:	2b00      	cmp	r3, #0
 8006454:	d165      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006456:	4ba4      	ldr	r3, [pc, #656]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800645c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006460:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8006462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006464:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006468:	d034      	beq.n	80064d4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800646a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800646c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006470:	d853      	bhi.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8006472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006478:	d00b      	beq.n	8006492 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800647a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006480:	d84b      	bhi.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8006482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006484:	2b00      	cmp	r3, #0
 8006486:	d016      	beq.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8006488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800648e:	d009      	beq.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8006490:	e043      	b.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006496:	4618      	mov	r0, r3
 8006498:	f7ff fa6c 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800649c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80064a0:	f000 bfb3 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064a4:	f107 0318 	add.w	r3, r7, #24
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff fbbf 	bl	8005c2c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80064b2:	f000 bfaa 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80064b6:	4b8c      	ldr	r3, [pc, #560]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064c2:	d103      	bne.n	80064cc <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 80064c4:	4b89      	ldr	r3, [pc, #548]	@ (80066ec <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 80064c6:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80064c8:	f000 bf9f 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
            frequency = 0U;
 80064cc:	2300      	movs	r3, #0
 80064ce:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80064d0:	f000 bf9b 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80064d4:	4b84      	ldr	r3, [pc, #528]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0320 	and.w	r3, r3, #32
 80064dc:	2b20      	cmp	r3, #32
 80064de:	d118      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80064e0:	4b81      	ldr	r3, [pc, #516]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d005      	beq.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80064ec:	4b7e      	ldr	r3, [pc, #504]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	0e1b      	lsrs	r3, r3, #24
 80064f2:	f003 030f 	and.w	r3, r3, #15
 80064f6:	e006      	b.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 80064f8:	4b7b      	ldr	r3, [pc, #492]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80064fe:	041b      	lsls	r3, r3, #16
 8006500:	0e1b      	lsrs	r3, r3, #24
 8006502:	f003 030f 	and.w	r3, r3, #15
 8006506:	4a7a      	ldr	r2, [pc, #488]	@ (80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8006508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800650c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800650e:	f000 bf7c 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
            frequency = 0U;
 8006512:	2300      	movs	r3, #0
 8006514:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006516:	f000 bf78 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        default :
        {
          frequency = 0U;
 800651a:	2300      	movs	r3, #0
 800651c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800651e:	f000 bf74 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8006522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006524:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006528:	d108      	bne.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800652a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800652e:	4618      	mov	r0, r3
 8006530:	f7ff fa20 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006536:	637b      	str	r3, [r7, #52]	@ 0x34
 8006538:	f000 bf67 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else
    {
      frequency = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006540:	f000 bf63 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006548:	1e51      	subs	r1, r2, #1
 800654a:	430b      	orrs	r3, r1
 800654c:	d136      	bne.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800654e:	4b66      	ldr	r3, [pc, #408]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006554:	f003 0303 	and.w	r3, r3, #3
 8006558:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800655a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655c:	2b00      	cmp	r3, #0
 800655e:	d104      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006560:	f7fe fc1c 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 8006564:	6378      	str	r0, [r7, #52]	@ 0x34
 8006566:	f000 bf50 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800656a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656c:	2b01      	cmp	r3, #1
 800656e:	d104      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006570:	f7fe fae0 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006574:	6378      	str	r0, [r7, #52]	@ 0x34
 8006576:	f000 bf48 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800657a:	4b5b      	ldr	r3, [pc, #364]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006586:	d106      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8006588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658a:	2b02      	cmp	r3, #2
 800658c:	d103      	bne.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 800658e:	4b59      	ldr	r3, [pc, #356]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006590:	637b      	str	r3, [r7, #52]	@ 0x34
 8006592:	f000 bf3a 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006596:	4b54      	ldr	r3, [pc, #336]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800659c:	f003 0302 	and.w	r3, r3, #2
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d107      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	2b03      	cmp	r3, #3
 80065a8:	d104      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 80065aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b0:	f000 bf2b 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 80065b4:	2300      	movs	r3, #0
 80065b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80065b8:	f000 bf27 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80065bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065c0:	1f11      	subs	r1, r2, #4
 80065c2:	430b      	orrs	r3, r1
 80065c4:	d136      	bne.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80065c6:	4b48      	ldr	r3, [pc, #288]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80065c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80065d0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80065d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d104      	bne.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80065d8:	f7fe fbcc 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 80065dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80065de:	f000 bf14 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80065e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e4:	2b10      	cmp	r3, #16
 80065e6:	d104      	bne.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80065e8:	f7fe faa4 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 80065ec:	6378      	str	r0, [r7, #52]	@ 0x34
 80065ee:	f000 bf0c 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80065f2:	4b3d      	ldr	r3, [pc, #244]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065fe:	d106      	bne.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006602:	2b20      	cmp	r3, #32
 8006604:	d103      	bne.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 8006606:	4b3b      	ldr	r3, [pc, #236]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006608:	637b      	str	r3, [r7, #52]	@ 0x34
 800660a:	f000 befe 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800660e:	4b36      	ldr	r3, [pc, #216]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006610:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b02      	cmp	r3, #2
 800661a:	d107      	bne.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 800661c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661e:	2b30      	cmp	r3, #48	@ 0x30
 8006620:	d104      	bne.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 8006622:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006626:	637b      	str	r3, [r7, #52]	@ 0x34
 8006628:	f000 beef 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006630:	f000 beeb 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006638:	f1a2 0108 	sub.w	r1, r2, #8
 800663c:	430b      	orrs	r3, r1
 800663e:	d136      	bne.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006640:	4b29      	ldr	r3, [pc, #164]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006642:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006646:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800664a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664e:	2b00      	cmp	r3, #0
 8006650:	d104      	bne.n	800665c <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006652:	f7fe fb8f 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 8006656:	6378      	str	r0, [r7, #52]	@ 0x34
 8006658:	f000 bed7 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	2b40      	cmp	r3, #64	@ 0x40
 8006660:	d104      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006662:	f7fe fa67 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006666:	6378      	str	r0, [r7, #52]	@ 0x34
 8006668:	f000 becf 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800666c:	4b1e      	ldr	r3, [pc, #120]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006674:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006678:	d106      	bne.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 800667a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667c:	2b80      	cmp	r3, #128	@ 0x80
 800667e:	d103      	bne.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8006680:	4b1c      	ldr	r3, [pc, #112]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006682:	637b      	str	r3, [r7, #52]	@ 0x34
 8006684:	f000 bec1 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006688:	4b17      	ldr	r3, [pc, #92]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800668a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b02      	cmp	r3, #2
 8006694:	d107      	bne.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8006696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006698:	2bc0      	cmp	r3, #192	@ 0xc0
 800669a:	d104      	bne.n	80066a6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 800669c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a2:	f000 beb2 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 80066a6:	2300      	movs	r3, #0
 80066a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066aa:	f000 beae 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80066ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066b2:	f1a2 0110 	sub.w	r1, r2, #16
 80066b6:	430b      	orrs	r3, r1
 80066b8:	d141      	bne.n	800673e <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80066ba:	4b0b      	ldr	r3, [pc, #44]	@ (80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80066bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066c4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80066c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d104      	bne.n	80066d6 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80066cc:	f7fe fb52 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 80066d0:	6378      	str	r0, [r7, #52]	@ 0x34
 80066d2:	f000 be9a 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80066d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066dc:	d10c      	bne.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80066de:	f7fe fa29 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 80066e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80066e4:	f000 be91 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 80066e8:	46020c00 	.word	0x46020c00
 80066ec:	02dc6c00 	.word	0x02dc6c00
 80066f0:	0800b4b0 	.word	0x0800b4b0
 80066f4:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80066f8:	4baa      	ldr	r3, [pc, #680]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006704:	d107      	bne.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8006706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006708:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800670c:	d103      	bne.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 800670e:	4ba6      	ldr	r3, [pc, #664]	@ (80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006710:	637b      	str	r3, [r7, #52]	@ 0x34
 8006712:	f000 be7a 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006716:	4ba3      	ldr	r3, [pc, #652]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006718:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800671c:	f003 0302 	and.w	r3, r3, #2
 8006720:	2b02      	cmp	r3, #2
 8006722:	d108      	bne.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 8006724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006726:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800672a:	d104      	bne.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 800672c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006730:	637b      	str	r3, [r7, #52]	@ 0x34
 8006732:	f000 be6a 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006736:	2300      	movs	r3, #0
 8006738:	637b      	str	r3, [r7, #52]	@ 0x34
 800673a:	f000 be66 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800673e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006742:	f1a2 0120 	sub.w	r1, r2, #32
 8006746:	430b      	orrs	r3, r1
 8006748:	d158      	bne.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800674a:	4b96      	ldr	r3, [pc, #600]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800674c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006750:	f003 0307 	and.w	r3, r3, #7
 8006754:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	2b00      	cmp	r3, #0
 800675a:	d104      	bne.n	8006766 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800675c:	f7fe fb32 	bl	8004dc4 <HAL_RCC_GetPCLK3Freq>
 8006760:	6378      	str	r0, [r7, #52]	@ 0x34
 8006762:	f000 be52 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006768:	2b01      	cmp	r3, #1
 800676a:	d104      	bne.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800676c:	f7fe f9e2 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006770:	6378      	str	r0, [r7, #52]	@ 0x34
 8006772:	f000 be4a 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006776:	4b8b      	ldr	r3, [pc, #556]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800677e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006782:	d106      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8006784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006786:	2b02      	cmp	r3, #2
 8006788:	d103      	bne.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 800678a:	4b87      	ldr	r3, [pc, #540]	@ (80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800678c:	637b      	str	r3, [r7, #52]	@ 0x34
 800678e:	f000 be3c 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006792:	4b84      	ldr	r3, [pc, #528]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006794:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006798:	f003 0302 	and.w	r3, r3, #2
 800679c:	2b02      	cmp	r3, #2
 800679e:	d107      	bne.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80067a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a2:	2b03      	cmp	r3, #3
 80067a4:	d104      	bne.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 80067a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ac:	f000 be2d 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 80067b0:	4b7c      	ldr	r3, [pc, #496]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0320 	and.w	r3, r3, #32
 80067b8:	2b20      	cmp	r3, #32
 80067ba:	d11b      	bne.n	80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80067bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067be:	2b04      	cmp	r3, #4
 80067c0:	d118      	bne.n	80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80067c2:	4b78      	ldr	r3, [pc, #480]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d005      	beq.n	80067da <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 80067ce:	4b75      	ldr	r3, [pc, #468]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	0e1b      	lsrs	r3, r3, #24
 80067d4:	f003 030f 	and.w	r3, r3, #15
 80067d8:	e006      	b.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80067da:	4b72      	ldr	r3, [pc, #456]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80067e0:	041b      	lsls	r3, r3, #16
 80067e2:	0e1b      	lsrs	r3, r3, #24
 80067e4:	f003 030f 	and.w	r3, r3, #15
 80067e8:	4a70      	ldr	r2, [pc, #448]	@ (80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80067ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80067f0:	f000 be0b 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80067f4:	2300      	movs	r3, #0
 80067f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80067f8:	f000 be07 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80067fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006800:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006804:	430b      	orrs	r3, r1
 8006806:	d16c      	bne.n	80068e2 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006808:	4b66      	ldr	r3, [pc, #408]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800680a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800680e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006812:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800681a:	d104      	bne.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800681c:	f7fe f98a 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006820:	6378      	str	r0, [r7, #52]	@ 0x34
 8006822:	f000 bdf2 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006828:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800682c:	d108      	bne.n	8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800682e:	f107 0318 	add.w	r3, r7, #24
 8006832:	4618      	mov	r0, r3
 8006834:	f7ff f9fa 	bl	8005c2c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006838:	6a3b      	ldr	r3, [r7, #32]
 800683a:	637b      	str	r3, [r7, #52]	@ 0x34
 800683c:	f000 bde5 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006846:	f7fe fa7b 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 800684a:	6378      	str	r0, [r7, #52]	@ 0x34
 800684c:	f000 bddd 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006852:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006856:	d122      	bne.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006858:	4b52      	ldr	r3, [pc, #328]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0320 	and.w	r3, r3, #32
 8006860:	2b20      	cmp	r3, #32
 8006862:	d118      	bne.n	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006864:	4b4f      	ldr	r3, [pc, #316]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d005      	beq.n	800687c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8006870:	4b4c      	ldr	r3, [pc, #304]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	0e1b      	lsrs	r3, r3, #24
 8006876:	f003 030f 	and.w	r3, r3, #15
 800687a:	e006      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800687c:	4b49      	ldr	r3, [pc, #292]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800687e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006882:	041b      	lsls	r3, r3, #16
 8006884:	0e1b      	lsrs	r3, r3, #24
 8006886:	f003 030f 	and.w	r3, r3, #15
 800688a:	4a48      	ldr	r2, [pc, #288]	@ (80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 800688c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006890:	637b      	str	r3, [r7, #52]	@ 0x34
 8006892:	f000 bdba 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = 0U;
 8006896:	2300      	movs	r3, #0
 8006898:	637b      	str	r3, [r7, #52]	@ 0x34
 800689a:	f000 bdb6 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800689e:	4b41      	ldr	r3, [pc, #260]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068aa:	d107      	bne.n	80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80068ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068b2:	d103      	bne.n	80068bc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 80068b4:	4b3e      	ldr	r3, [pc, #248]	@ (80069b0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80068b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b8:	f000 bda7 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80068bc:	4b39      	ldr	r3, [pc, #228]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068c8:	d107      	bne.n	80068da <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068d0:	d103      	bne.n	80068da <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 80068d2:	4b35      	ldr	r3, [pc, #212]	@ (80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80068d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d6:	f000 bd98 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80068da:	2300      	movs	r3, #0
 80068dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80068de:	f000 bd94 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80068e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068e6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80068ea:	430b      	orrs	r3, r1
 80068ec:	d162      	bne.n	80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80068ee:	4b2d      	ldr	r3, [pc, #180]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80068f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068f4:	f003 0307 	and.w	r3, r3, #7
 80068f8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d84c      	bhi.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8006900:	a201      	add	r2, pc, #4	@ (adr r2, 8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	08006941 	.word	0x08006941
 800690c:	0800691d 	.word	0x0800691d
 8006910:	0800692f 	.word	0x0800692f
 8006914:	0800694b 	.word	0x0800694b
 8006918:	08006955 	.word	0x08006955
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800691c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006920:	4618      	mov	r0, r3
 8006922:	f7ff f827 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006928:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800692a:	f000 bd6e 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800692e:	f107 030c 	add.w	r3, r7, #12
 8006932:	4618      	mov	r0, r3
 8006934:	f7ff fad6 	bl	8005ee4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800693c:	f000 bd65 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006940:	f7fe f9fe 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8006944:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006946:	f000 bd60 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800694a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800694e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006950:	f000 bd5b 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006954:	4b13      	ldr	r3, [pc, #76]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0320 	and.w	r3, r3, #32
 800695c:	2b20      	cmp	r3, #32
 800695e:	d118      	bne.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006960:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d005      	beq.n	8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 800696c:	4b0d      	ldr	r3, [pc, #52]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	0e1b      	lsrs	r3, r3, #24
 8006972:	f003 030f 	and.w	r3, r3, #15
 8006976:	e006      	b.n	8006986 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8006978:	4b0a      	ldr	r3, [pc, #40]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800697a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800697e:	041b      	lsls	r3, r3, #16
 8006980:	0e1b      	lsrs	r3, r3, #24
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	4a09      	ldr	r2, [pc, #36]	@ (80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800698c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800698e:	f000 bd3c 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006996:	f000 bd38 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800699e:	f000 bd34 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 80069a2:	bf00      	nop
 80069a4:	46020c00 	.word	0x46020c00
 80069a8:	00f42400 	.word	0x00f42400
 80069ac:	0800b4b0 	.word	0x0800b4b0
 80069b0:	007a1200 	.word	0x007a1200
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 80069b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069b8:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80069bc:	430b      	orrs	r3, r1
 80069be:	d167      	bne.n	8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 80069c0:	4ba0      	ldr	r3, [pc, #640]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 80069c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069c6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80069ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80069cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069d2:	d036      	beq.n	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 80069d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069da:	d855      	bhi.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 80069dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069e2:	d029      	beq.n	8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80069e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069ea:	d84d      	bhi.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 80069ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069f2:	d013      	beq.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x880>
 80069f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069fa:	d845      	bhi.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 80069fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d015      	beq.n	8006a2e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8006a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a08:	d13e      	bne.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7fe ffb0 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a18:	f000 bcf7 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a1c:	f107 030c 	add.w	r3, r7, #12
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7ff fa5f 	bl	8005ee4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a2a:	f000 bcee 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006a2e:	f7fe f987 	bl	8004d40 <HAL_RCC_GetHCLKFreq>
 8006a32:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006a34:	f000 bce9 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006a38:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006a3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a3e:	f000 bce4 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006a42:	4b80      	ldr	r3, [pc, #512]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 0320 	and.w	r3, r3, #32
 8006a4a:	2b20      	cmp	r3, #32
 8006a4c:	d118      	bne.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a4e:	4b7d      	ldr	r3, [pc, #500]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d005      	beq.n	8006a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8006a5a:	4b7a      	ldr	r3, [pc, #488]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	0e1b      	lsrs	r3, r3, #24
 8006a60:	f003 030f 	and.w	r3, r3, #15
 8006a64:	e006      	b.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 8006a66:	4b77      	ldr	r3, [pc, #476]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a6c:	041b      	lsls	r3, r3, #16
 8006a6e:	0e1b      	lsrs	r3, r3, #24
 8006a70:	f003 030f 	and.w	r3, r3, #15
 8006a74:	4a74      	ldr	r2, [pc, #464]	@ (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a7a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006a7c:	f000 bcc5 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006a80:	2300      	movs	r3, #0
 8006a82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a84:	f000 bcc1 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a8c:	f000 bcbd 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a94:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	d14c      	bne.n	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006a9c:	4b69      	ldr	r3, [pc, #420]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006aa2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006aa6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d104      	bne.n	8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006aae:	f7fe f961 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 8006ab2:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ab4:	f000 bca9 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006abe:	d104      	bne.n	8006aca <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006ac0:	f7fe f838 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006ac4:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ac6:	f000 bca0 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006aca:	4b5e      	ldr	r3, [pc, #376]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ad2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ad6:	d107      	bne.n	8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ade:	d103      	bne.n	8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
    {
      frequency = HSI_VALUE;
 8006ae0:	4b5a      	ldr	r3, [pc, #360]	@ (8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006ae2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ae4:	f000 bc91 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006ae8:	4b56      	ldr	r3, [pc, #344]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0320 	and.w	r3, r3, #32
 8006af0:	2b20      	cmp	r3, #32
 8006af2:	d11c      	bne.n	8006b2e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8006af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006afa:	d118      	bne.n	8006b2e <HAL_RCCEx_GetPeriphCLKFreq+0x992>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006afc:	4b51      	ldr	r3, [pc, #324]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d005      	beq.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8006b08:	4b4e      	ldr	r3, [pc, #312]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	0e1b      	lsrs	r3, r3, #24
 8006b0e:	f003 030f 	and.w	r3, r3, #15
 8006b12:	e006      	b.n	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8006b14:	4b4b      	ldr	r3, [pc, #300]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b1a:	041b      	lsls	r3, r3, #16
 8006b1c:	0e1b      	lsrs	r3, r3, #24
 8006b1e:	f003 030f 	and.w	r3, r3, #15
 8006b22:	4a49      	ldr	r2, [pc, #292]	@ (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b2a:	f000 bc6e 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b32:	f000 bc6a 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006b36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b3a:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006b3e:	430b      	orrs	r3, r1
 8006b40:	d14c      	bne.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa40>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006b42:	4b40      	ldr	r3, [pc, #256]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b48:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006b4c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d104      	bne.n	8006b5e <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006b54:	f7fe f90e 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 8006b58:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b5a:	f000 bc56 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b64:	d104      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b66:	f7fd ffe5 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006b6a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b6c:	f000 bc4d 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006b70:	4b34      	ldr	r3, [pc, #208]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b7c:	d107      	bne.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
 8006b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b84:	d103      	bne.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
    {
      frequency = HSI_VALUE;
 8006b86:	4b31      	ldr	r3, [pc, #196]	@ (8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b8a:	f000 bc3e 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006b8e:	4b2d      	ldr	r3, [pc, #180]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0320 	and.w	r3, r3, #32
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d11c      	bne.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8006b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ba0:	d118      	bne.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006ba2:	4b28      	ldr	r3, [pc, #160]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d005      	beq.n	8006bba <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8006bae:	4b25      	ldr	r3, [pc, #148]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	0e1b      	lsrs	r3, r3, #24
 8006bb4:	f003 030f 	and.w	r3, r3, #15
 8006bb8:	e006      	b.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8006bba:	4b22      	ldr	r3, [pc, #136]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006bc0:	041b      	lsls	r3, r3, #16
 8006bc2:	0e1b      	lsrs	r3, r3, #24
 8006bc4:	f003 030f 	and.w	r3, r3, #15
 8006bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bd0:	f000 bc1b 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bd8:	f000 bc17 	b.w	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006bdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006be0:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006be4:	430b      	orrs	r3, r1
 8006be6:	d157      	bne.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006be8:	4b16      	ldr	r3, [pc, #88]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006bf2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bf8:	d02a      	beq.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8006bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfc:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bfe:	d848      	bhi.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 8006c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c02:	2b80      	cmp	r3, #128	@ 0x80
 8006c04:	d00d      	beq.n	8006c22 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	2b80      	cmp	r3, #128	@ 0x80
 8006c0a:	d842      	bhi.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d003      	beq.n	8006c1a <HAL_RCCEx_GetPeriphCLKFreq+0xa7e>
 8006c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c14:	2b40      	cmp	r3, #64	@ 0x40
 8006c16:	d011      	beq.n	8006c3c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
 8006c18:	e03b      	b.n	8006c92 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006c1a:	f7fe f8d3 	bl	8004dc4 <HAL_RCC_GetPCLK3Freq>
 8006c1e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006c20:	e3f3      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c22:	4b08      	ldr	r3, [pc, #32]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c2e:	d102      	bne.n	8006c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
        {
          frequency = HSI_VALUE;
 8006c30:	4b06      	ldr	r3, [pc, #24]	@ (8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c32:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c34:	e3e9      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006c36:	2300      	movs	r3, #0
 8006c38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c3a:	e3e6      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006c3c:	f7fd ff7a 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006c40:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006c42:	e3e2      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006c44:	46020c00 	.word	0x46020c00
 8006c48:	0800b4b0 	.word	0x0800b4b0
 8006c4c:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006c50:	4ba3      	ldr	r3, [pc, #652]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0320 	and.w	r3, r3, #32
 8006c58:	2b20      	cmp	r3, #32
 8006c5a:	d117      	bne.n	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c5c:	4ba0      	ldr	r3, [pc, #640]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d005      	beq.n	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
 8006c68:	4b9d      	ldr	r3, [pc, #628]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	0e1b      	lsrs	r3, r3, #24
 8006c6e:	f003 030f 	and.w	r3, r3, #15
 8006c72:	e006      	b.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8006c74:	4b9a      	ldr	r3, [pc, #616]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006c76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c7a:	041b      	lsls	r3, r3, #16
 8006c7c:	0e1b      	lsrs	r3, r3, #24
 8006c7e:	f003 030f 	and.w	r3, r3, #15
 8006c82:	4a98      	ldr	r2, [pc, #608]	@ (8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c88:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c8a:	e3be      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c90:	e3bb      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      default:
      {
        frequency = 0U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c96:	e3b8      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8006c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c9c:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8006ca0:	430b      	orrs	r3, r1
 8006ca2:	d147      	bne.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006ca4:	4b8e      	ldr	r3, [pc, #568]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006caa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006cae:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d103      	bne.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006cb6:	f7fe f85d 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 8006cba:	6378      	str	r0, [r7, #52]	@ 0x34
 8006cbc:	e3a5      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cc4:	d103      	bne.n	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006cc6:	f7fd ff35 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8006cca:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ccc:	e39d      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006cce:	4b84      	ldr	r3, [pc, #528]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cda:	d106      	bne.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ce2:	d102      	bne.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
    {
      frequency = HSI_VALUE;
 8006ce4:	4b80      	ldr	r3, [pc, #512]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>)
 8006ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ce8:	e38f      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8006cea:	4b7d      	ldr	r3, [pc, #500]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0320 	and.w	r3, r3, #32
 8006cf2:	2b20      	cmp	r3, #32
 8006cf4:	d11b      	bne.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 8006cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006cfc:	d117      	bne.n	8006d2e <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006cfe:	4b78      	ldr	r3, [pc, #480]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d005      	beq.n	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0xb7a>
 8006d0a:	4b75      	ldr	r3, [pc, #468]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	0e1b      	lsrs	r3, r3, #24
 8006d10:	f003 030f 	and.w	r3, r3, #15
 8006d14:	e006      	b.n	8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8006d16:	4b72      	ldr	r3, [pc, #456]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d1c:	041b      	lsls	r3, r3, #16
 8006d1e:	0e1b      	lsrs	r3, r3, #24
 8006d20:	f003 030f 	and.w	r3, r3, #15
 8006d24:	4a6f      	ldr	r2, [pc, #444]	@ (8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d2c:	e36d      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d32:	e36a      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8006d34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d38:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006d3c:	430b      	orrs	r3, r1
 8006d3e:	d164      	bne.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006d40:	4b67      	ldr	r3, [pc, #412]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d4a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8006d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d120      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0xbf8>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006d52:	4b63      	ldr	r3, [pc, #396]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0320 	and.w	r3, r3, #32
 8006d5a:	2b20      	cmp	r3, #32
 8006d5c:	d117      	bne.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d5e:	4b60      	ldr	r3, [pc, #384]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d005      	beq.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0xbda>
 8006d6a:	4b5d      	ldr	r3, [pc, #372]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	0e1b      	lsrs	r3, r3, #24
 8006d70:	f003 030f 	and.w	r3, r3, #15
 8006d74:	e006      	b.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 8006d76:	4b5a      	ldr	r3, [pc, #360]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d7c:	041b      	lsls	r3, r3, #16
 8006d7e:	0e1b      	lsrs	r3, r3, #24
 8006d80:	f003 030f 	and.w	r3, r3, #15
 8006d84:	4a57      	ldr	r2, [pc, #348]	@ (8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d8c:	e33d      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = 0U;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d92:	e33a      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8006d94:	4b52      	ldr	r3, [pc, #328]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006da2:	d112      	bne.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 8006da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006daa:	d10e      	bne.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006dac:	4b4c      	ldr	r3, [pc, #304]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006dae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006db6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dba:	d102      	bne.n	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
      {
        frequency = LSI_VALUE / 128U;
 8006dbc:	23fa      	movs	r3, #250	@ 0xfa
 8006dbe:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006dc0:	e323      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8006dc2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006dc6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006dc8:	e31f      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8006dca:	4b45      	ldr	r3, [pc, #276]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dd6:	d106      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xc4a>
 8006dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dde:	d102      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xc4a>
    {
      frequency = HSI_VALUE;
 8006de0:	4b41      	ldr	r3, [pc, #260]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>)
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de4:	e311      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8006de6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006de8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d107      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 8006df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dfa:	d103      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
    {
      frequency = LSE_VALUE;
 8006dfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e00:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e02:	e302      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e08:	e2ff      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8006e0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e0e:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006e12:	430b      	orrs	r3, r1
 8006e14:	d16a      	bne.n	8006eec <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006e16:	4b32      	ldr	r3, [pc, #200]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e20:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d120      	bne.n	8006e6a <HAL_RCCEx_GetPeriphCLKFreq+0xcce>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e28:	4b2d      	ldr	r3, [pc, #180]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0320 	and.w	r3, r3, #32
 8006e30:	2b20      	cmp	r3, #32
 8006e32:	d117      	bne.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0xcc8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e34:	4b2a      	ldr	r3, [pc, #168]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d005      	beq.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
 8006e40:	4b27      	ldr	r3, [pc, #156]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	0e1b      	lsrs	r3, r3, #24
 8006e46:	f003 030f 	and.w	r3, r3, #15
 8006e4a:	e006      	b.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8006e4c:	4b24      	ldr	r3, [pc, #144]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e52:	041b      	lsls	r3, r3, #16
 8006e54:	0e1b      	lsrs	r3, r3, #24
 8006e56:	f003 030f 	and.w	r3, r3, #15
 8006e5a:	4a22      	ldr	r2, [pc, #136]	@ (8006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e62:	e2d2      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = 0U;
 8006e64:	2300      	movs	r3, #0
 8006e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e68:	e2cf      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e78:	d112      	bne.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8006e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e80:	d10e      	bne.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e82:	4b17      	ldr	r3, [pc, #92]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e90:	d102      	bne.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
      {
        frequency = LSI_VALUE / 128U;
 8006e92:	23fa      	movs	r3, #250	@ 0xfa
 8006e94:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e96:	e2b8      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8006e98:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006e9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e9e:	e2b4      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eac:	d106      	bne.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8006eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eb4:	d102      	bne.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
    {
      frequency = HSI_VALUE;
 8006eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>)
 8006eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eba:	e2a6      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006ebc:	4b08      	ldr	r3, [pc, #32]	@ (8006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006ebe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d107      	bne.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8006eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ecc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ed0:	d103      	bne.n	8006eda <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
    {
      frequency = LSE_VALUE;
 8006ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ed6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ed8:	e297      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006eda:	2300      	movs	r3, #0
 8006edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ede:	e294      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006ee0:	46020c00 	.word	0x46020c00
 8006ee4:	0800b4b0 	.word	0x0800b4b0
 8006ee8:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8006eec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ef0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006ef4:	430b      	orrs	r3, r1
 8006ef6:	d147      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0xdec>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006ef8:	4b9a      	ldr	r3, [pc, #616]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006efe:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006f02:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d103      	bne.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006f0a:	f7fd ff33 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 8006f0e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006f10:	e27b      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006f12:	4b94      	ldr	r3, [pc, #592]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006f14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f20:	d112      	bne.n	8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
 8006f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f28:	d10e      	bne.n	8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f2a:	4b8e      	ldr	r3, [pc, #568]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006f2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f38:	d102      	bne.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
      {
        frequency = LSI_VALUE / 128U;
 8006f3a:	23fa      	movs	r3, #250	@ 0xfa
 8006f3c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f3e:	e264      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8006f40:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006f44:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f46:	e260      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006f48:	4b86      	ldr	r3, [pc, #536]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f54:	d106      	bne.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>
 8006f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f58:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006f5c:	d102      	bne.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>
    {
      frequency = HSI_VALUE;
 8006f5e:	4b82      	ldr	r3, [pc, #520]	@ (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8006f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f62:	e252      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006f64:	4b7f      	ldr	r3, [pc, #508]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d107      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0xde6>
 8006f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f74:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006f78:	d103      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0xde6>
    {
      frequency = LSE_VALUE;
 8006f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f80:	e243      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f86:	e240      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8006f88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f8c:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8006f90:	430b      	orrs	r3, r1
 8006f92:	d12d      	bne.n	8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xe54>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8006f94:	4b73      	ldr	r3, [pc, #460]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006f96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f9a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006f9e:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8006fa0:	4b70      	ldr	r3, [pc, #448]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fac:	d105      	bne.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d102      	bne.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = HSE_VALUE;
 8006fb4:	4b6d      	ldr	r3, [pc, #436]	@ (800716c <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 8006fb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fb8:	e227      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8006fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fc0:	d107      	bne.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xe36>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7fe fcd4 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8006fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd0:	e21b      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fd8:	d107      	bne.n	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fda:	f107 0318 	add.w	r3, r7, #24
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7fe fe24 	bl	8005c2c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fe8:	e20f      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8006fea:	2300      	movs	r3, #0
 8006fec:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fee:	e20c      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8006ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ff4:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	d156      	bne.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0xf0e>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006ffc:	4b59      	ldr	r3, [pc, #356]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007002:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007006:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800700e:	d028      	beq.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0xec6>
 8007010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007012:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007016:	d845      	bhi.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
 8007018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800701e:	d013      	beq.n	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
 8007020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007022:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007026:	d83d      	bhi.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
 8007028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702a:	2b00      	cmp	r3, #0
 800702c:	d004      	beq.n	8007038 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007034:	d004      	beq.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0xea4>
 8007036:	e035      	b.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007038:	f7fd feb0 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 800703c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800703e:	e1e4      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007040:	f7fd fd78 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8007044:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007046:	e1e0      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007048:	4b46      	ldr	r3, [pc, #280]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007054:	d102      	bne.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
        {
          frequency = HSI_VALUE;
 8007056:	4b44      	ldr	r3, [pc, #272]	@ (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007058:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800705a:	e1d6      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 800705c:	2300      	movs	r3, #0
 800705e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007060:	e1d3      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007062:	4b40      	ldr	r3, [pc, #256]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0320 	and.w	r3, r3, #32
 800706a:	2b20      	cmp	r3, #32
 800706c:	d117      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800706e:	4b3d      	ldr	r3, [pc, #244]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d005      	beq.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
 800707a:	4b3a      	ldr	r3, [pc, #232]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	0e1b      	lsrs	r3, r3, #24
 8007080:	f003 030f 	and.w	r3, r3, #15
 8007084:	e006      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8007086:	4b37      	ldr	r3, [pc, #220]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007088:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800708c:	041b      	lsls	r3, r3, #16
 800708e:	0e1b      	lsrs	r3, r3, #24
 8007090:	f003 030f 	and.w	r3, r3, #15
 8007094:	4a36      	ldr	r2, [pc, #216]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 8007096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800709a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800709c:	e1b5      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070a2:	e1b2      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 80070a4:	2300      	movs	r3, #0
 80070a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80070a8:	e1af      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80070aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070ae:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80070b2:	430b      	orrs	r3, r1
 80070b4:	d15e      	bne.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80070b6:	4b2b      	ldr	r3, [pc, #172]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80070b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80070c0:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80070c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070c8:	d028      	beq.n	800711c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 80070ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80070d0:	d845      	bhi.n	800715e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80070d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070d8:	d013      	beq.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 80070da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070e0:	d83d      	bhi.n	800715e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80070e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d004      	beq.n	80070f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf56>
 80070e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070ee:	d004      	beq.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 80070f0:	e035      	b.n	800715e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80070f2:	f7fd fe3f 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
 80070f6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80070f8:	e187      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80070fa:	f7fd fd1b 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 80070fe:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007100:	e183      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007102:	4b18      	ldr	r3, [pc, #96]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800710a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800710e:	d102      	bne.n	8007116 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
        {
          frequency = HSI_VALUE;
 8007110:	4b15      	ldr	r3, [pc, #84]	@ (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007112:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007114:	e179      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007116:	2300      	movs	r3, #0
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800711a:	e176      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800711c:	4b11      	ldr	r3, [pc, #68]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0320 	and.w	r3, r3, #32
 8007124:	2b20      	cmp	r3, #32
 8007126:	d117      	bne.n	8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007128:	4b0e      	ldr	r3, [pc, #56]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d005      	beq.n	8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8007134:	4b0b      	ldr	r3, [pc, #44]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	0e1b      	lsrs	r3, r3, #24
 800713a:	f003 030f 	and.w	r3, r3, #15
 800713e:	e006      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
 8007140:	4b08      	ldr	r3, [pc, #32]	@ (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007142:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007146:	041b      	lsls	r3, r3, #16
 8007148:	0e1b      	lsrs	r3, r3, #24
 800714a:	f003 030f 	and.w	r3, r3, #15
 800714e:	4a08      	ldr	r2, [pc, #32]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 8007150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007154:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007156:	e158      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800715c:	e155      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 800715e:	2300      	movs	r3, #0
 8007160:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007162:	e152      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8007164:	46020c00 	.word	0x46020c00
 8007168:	00f42400 	.word	0x00f42400
 800716c:	007a1200 	.word	0x007a1200
 8007170:	0800b4b0 	.word	0x0800b4b0
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007174:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007178:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800717c:	430b      	orrs	r3, r1
 800717e:	d176      	bne.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x10d2>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007180:	4ba4      	ldr	r3, [pc, #656]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007182:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007186:	f003 0318 	and.w	r3, r3, #24
 800718a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800718c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718e:	2b18      	cmp	r3, #24
 8007190:	d86a      	bhi.n	8007268 <HAL_RCCEx_GetPeriphCLKFreq+0x10cc>
 8007192:	a201      	add	r2, pc, #4	@ (adr r2, 8007198 <HAL_RCCEx_GetPeriphCLKFreq+0xffc>)
 8007194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007198:	080071fd 	.word	0x080071fd
 800719c:	08007269 	.word	0x08007269
 80071a0:	08007269 	.word	0x08007269
 80071a4:	08007269 	.word	0x08007269
 80071a8:	08007269 	.word	0x08007269
 80071ac:	08007269 	.word	0x08007269
 80071b0:	08007269 	.word	0x08007269
 80071b4:	08007269 	.word	0x08007269
 80071b8:	08007205 	.word	0x08007205
 80071bc:	08007269 	.word	0x08007269
 80071c0:	08007269 	.word	0x08007269
 80071c4:	08007269 	.word	0x08007269
 80071c8:	08007269 	.word	0x08007269
 80071cc:	08007269 	.word	0x08007269
 80071d0:	08007269 	.word	0x08007269
 80071d4:	08007269 	.word	0x08007269
 80071d8:	0800720d 	.word	0x0800720d
 80071dc:	08007269 	.word	0x08007269
 80071e0:	08007269 	.word	0x08007269
 80071e4:	08007269 	.word	0x08007269
 80071e8:	08007269 	.word	0x08007269
 80071ec:	08007269 	.word	0x08007269
 80071f0:	08007269 	.word	0x08007269
 80071f4:	08007269 	.word	0x08007269
 80071f8:	08007227 	.word	0x08007227
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80071fc:	f7fd fde2 	bl	8004dc4 <HAL_RCC_GetPCLK3Freq>
 8007200:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007202:	e102      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007204:	f7fd fc96 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8007208:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800720a:	e0fe      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800720c:	4b81      	ldr	r3, [pc, #516]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007218:	d102      	bne.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
        {
          frequency = HSI_VALUE;
 800721a:	4b7f      	ldr	r3, [pc, #508]	@ (8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 800721c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800721e:	e0f4      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007224:	e0f1      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007226:	4b7b      	ldr	r3, [pc, #492]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b20      	cmp	r3, #32
 8007230:	d117      	bne.n	8007262 <HAL_RCCEx_GetPeriphCLKFreq+0x10c6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007232:	4b78      	ldr	r3, [pc, #480]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d005      	beq.n	800724a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 800723e:	4b75      	ldr	r3, [pc, #468]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	0e1b      	lsrs	r3, r3, #24
 8007244:	f003 030f 	and.w	r3, r3, #15
 8007248:	e006      	b.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>
 800724a:	4b72      	ldr	r3, [pc, #456]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800724c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007250:	041b      	lsls	r3, r3, #16
 8007252:	0e1b      	lsrs	r3, r3, #24
 8007254:	f003 030f 	and.w	r3, r3, #15
 8007258:	4a70      	ldr	r2, [pc, #448]	@ (800741c <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800725a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800725e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007260:	e0d3      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007262:	2300      	movs	r3, #0
 8007264:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007266:	e0d0      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8007268:	2300      	movs	r3, #0
 800726a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800726c:	e0cd      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800726e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007272:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007276:	430b      	orrs	r3, r1
 8007278:	d155      	bne.n	8007326 <HAL_RCCEx_GetPeriphCLKFreq+0x118a>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800727a:	4b66      	ldr	r3, [pc, #408]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800727c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007280:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007284:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007288:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800728c:	d013      	beq.n	80072b6 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007294:	d844      	bhi.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x1184>
 8007296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007298:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800729c:	d013      	beq.n	80072c6 <HAL_RCCEx_GetPeriphCLKFreq+0x112a>
 800729e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072a4:	d83c      	bhi.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x1184>
 80072a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d014      	beq.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 80072ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072b2:	d014      	beq.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x1142>
 80072b4:	e034      	b.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x1184>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072b6:	f107 0318 	add.w	r3, r7, #24
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fe fcb6 	bl	8005c2c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072c4:	e0a1      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fe fb52 	bl	8005974 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80072d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072d4:	e099      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80072d6:	f7fd fc2d 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 80072da:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80072dc:	e095      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80072de:	4b4d      	ldr	r3, [pc, #308]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0320 	and.w	r3, r3, #32
 80072e6:	2b20      	cmp	r3, #32
 80072e8:	d117      	bne.n	800731a <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80072ea:	4b4a      	ldr	r3, [pc, #296]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d005      	beq.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0x1166>
 80072f6:	4b47      	ldr	r3, [pc, #284]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	0e1b      	lsrs	r3, r3, #24
 80072fc:	f003 030f 	and.w	r3, r3, #15
 8007300:	e006      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x1174>
 8007302:	4b44      	ldr	r3, [pc, #272]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007304:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007308:	041b      	lsls	r3, r3, #16
 800730a:	0e1b      	lsrs	r3, r3, #24
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	4a42      	ldr	r2, [pc, #264]	@ (800741c <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007316:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007318:	e077      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800731e:	e074      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007324:	e071      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800732a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800732e:	430b      	orrs	r3, r1
 8007330:	d131      	bne.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8007332:	4b38      	ldr	r3, [pc, #224]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007334:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007338:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800733c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800733e:	4b35      	ldr	r3, [pc, #212]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007340:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007344:	f003 0302 	and.w	r3, r3, #2
 8007348:	2b02      	cmp	r3, #2
 800734a:	d106      	bne.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	2b00      	cmp	r3, #0
 8007350:	d103      	bne.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
    {
      frequency = LSE_VALUE;
 8007352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007356:	637b      	str	r3, [r7, #52]	@ 0x34
 8007358:	e057      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800735a:	4b2e      	ldr	r3, [pc, #184]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800735c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007360:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007364:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007368:	d112      	bne.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007370:	d10e      	bne.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007372:	4b28      	ldr	r3, [pc, #160]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007374:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007378:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800737c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007380:	d102      	bne.n	8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
      {
        frequency = LSI_VALUE / 128U;
 8007382:	23fa      	movs	r3, #250	@ 0xfa
 8007384:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007386:	e040      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8007388:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800738c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800738e:	e03c      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	637b      	str	r3, [r7, #52]	@ 0x34
 8007394:	e039      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800739a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800739e:	430b      	orrs	r3, r1
 80073a0:	d131      	bne.n	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0x126a>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80073a2:	4b1c      	ldr	r3, [pc, #112]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073a8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80073ac:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80073ae:	4b19      	ldr	r3, [pc, #100]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073ba:	d105      	bne.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>
 80073bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d102      	bne.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>
    {
      frequency = HSI48_VALUE;
 80073c2:	4b17      	ldr	r3, [pc, #92]	@ (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80073c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073c6:	e020      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80073c8:	4b12      	ldr	r3, [pc, #72]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073d4:	d106      	bne.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 80073d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073dc:	d102      	bne.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
    {
      frequency = HSI48_VALUE >> 1U ;
 80073de:	4b11      	ldr	r3, [pc, #68]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80073e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e2:	e012      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80073e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007414 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073f0:	d106      	bne.n	8007400 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073f8:	d102      	bne.n	8007400 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>
    {
      frequency = HSI_VALUE;
 80073fa:	4b07      	ldr	r3, [pc, #28]	@ (8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 80073fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80073fe:	e004      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8007400:	2300      	movs	r3, #0
 8007402:	637b      	str	r3, [r7, #52]	@ 0x34
 8007404:	e001      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8007406:	2300      	movs	r3, #0
 8007408:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800740a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800740c:	4618      	mov	r0, r3
 800740e:	3738      	adds	r7, #56	@ 0x38
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	46020c00 	.word	0x46020c00
 8007418:	00f42400 	.word	0x00f42400
 800741c:	0800b4b0 	.word	0x0800b4b0
 8007420:	02dc6c00 	.word	0x02dc6c00
 8007424:	016e3600 	.word	0x016e3600

08007428 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007430:	4b47      	ldr	r3, [pc, #284]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a46      	ldr	r2, [pc, #280]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007436:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800743a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800743c:	f7fa ffa0 	bl	8002380 <HAL_GetTick>
 8007440:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007442:	e008      	b.n	8007456 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007444:	f7fa ff9c 	bl	8002380 <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	2b02      	cmp	r3, #2
 8007450:	d901      	bls.n	8007456 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e077      	b.n	8007546 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007456:	4b3e      	ldr	r3, [pc, #248]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1f0      	bne.n	8007444 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007462:	4b3b      	ldr	r3, [pc, #236]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007466:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800746a:	f023 0303 	bic.w	r3, r3, #3
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	6811      	ldr	r1, [r2, #0]
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	6852      	ldr	r2, [r2, #4]
 8007476:	3a01      	subs	r2, #1
 8007478:	0212      	lsls	r2, r2, #8
 800747a:	430a      	orrs	r2, r1
 800747c:	4934      	ldr	r1, [pc, #208]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 800747e:	4313      	orrs	r3, r2
 8007480:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007482:	4b33      	ldr	r3, [pc, #204]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007486:	4b33      	ldr	r3, [pc, #204]	@ (8007554 <RCCEx_PLL2_Config+0x12c>)
 8007488:	4013      	ands	r3, r2
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	6892      	ldr	r2, [r2, #8]
 800748e:	3a01      	subs	r2, #1
 8007490:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	68d2      	ldr	r2, [r2, #12]
 8007498:	3a01      	subs	r2, #1
 800749a:	0252      	lsls	r2, r2, #9
 800749c:	b292      	uxth	r2, r2
 800749e:	4311      	orrs	r1, r2
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	6912      	ldr	r2, [r2, #16]
 80074a4:	3a01      	subs	r2, #1
 80074a6:	0412      	lsls	r2, r2, #16
 80074a8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80074ac:	4311      	orrs	r1, r2
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	6952      	ldr	r2, [r2, #20]
 80074b2:	3a01      	subs	r2, #1
 80074b4:	0612      	lsls	r2, r2, #24
 80074b6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80074ba:	430a      	orrs	r2, r1
 80074bc:	4924      	ldr	r1, [pc, #144]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074be:	4313      	orrs	r3, r2
 80074c0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80074c2:	4b23      	ldr	r3, [pc, #140]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c6:	f023 020c 	bic.w	r2, r3, #12
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	699b      	ldr	r3, [r3, #24]
 80074ce:	4920      	ldr	r1, [pc, #128]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80074d4:	4b1e      	ldr	r3, [pc, #120]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	491c      	ldr	r1, [pc, #112]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80074e2:	4b1b      	ldr	r3, [pc, #108]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074e8:	f023 0310 	bic.w	r3, r3, #16
 80074ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80074ee:	4b18      	ldr	r3, [pc, #96]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 80074f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074f6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	69d2      	ldr	r2, [r2, #28]
 80074fe:	00d2      	lsls	r2, r2, #3
 8007500:	4913      	ldr	r1, [pc, #76]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007502:	4313      	orrs	r3, r2
 8007504:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8007506:	4b12      	ldr	r3, [pc, #72]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800750a:	4a11      	ldr	r2, [pc, #68]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 800750c:	f043 0310 	orr.w	r3, r3, #16
 8007510:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007512:	4b0f      	ldr	r3, [pc, #60]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a0e      	ldr	r2, [pc, #56]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 8007518:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800751c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800751e:	f7fa ff2f 	bl	8002380 <HAL_GetTick>
 8007522:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007524:	e008      	b.n	8007538 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007526:	f7fa ff2b 	bl	8002380 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	2b02      	cmp	r3, #2
 8007532:	d901      	bls.n	8007538 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e006      	b.n	8007546 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007538:	4b05      	ldr	r3, [pc, #20]	@ (8007550 <RCCEx_PLL2_Config+0x128>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0f0      	beq.n	8007526 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007544:	2300      	movs	r3, #0

}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	46020c00 	.word	0x46020c00
 8007554:	80800000 	.word	0x80800000

08007558 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007560:	4b47      	ldr	r3, [pc, #284]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a46      	ldr	r2, [pc, #280]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007566:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800756a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800756c:	f7fa ff08 	bl	8002380 <HAL_GetTick>
 8007570:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007572:	e008      	b.n	8007586 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007574:	f7fa ff04 	bl	8002380 <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	2b02      	cmp	r3, #2
 8007580:	d901      	bls.n	8007586 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e077      	b.n	8007676 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007586:	4b3e      	ldr	r3, [pc, #248]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1f0      	bne.n	8007574 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007592:	4b3b      	ldr	r3, [pc, #236]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007596:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800759a:	f023 0303 	bic.w	r3, r3, #3
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	6811      	ldr	r1, [r2, #0]
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	6852      	ldr	r2, [r2, #4]
 80075a6:	3a01      	subs	r2, #1
 80075a8:	0212      	lsls	r2, r2, #8
 80075aa:	430a      	orrs	r2, r1
 80075ac:	4934      	ldr	r1, [pc, #208]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 80075ae:	4313      	orrs	r3, r2
 80075b0:	630b      	str	r3, [r1, #48]	@ 0x30
 80075b2:	4b33      	ldr	r3, [pc, #204]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 80075b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075b6:	4b33      	ldr	r3, [pc, #204]	@ (8007684 <RCCEx_PLL3_Config+0x12c>)
 80075b8:	4013      	ands	r3, r2
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	6892      	ldr	r2, [r2, #8]
 80075be:	3a01      	subs	r2, #1
 80075c0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	68d2      	ldr	r2, [r2, #12]
 80075c8:	3a01      	subs	r2, #1
 80075ca:	0252      	lsls	r2, r2, #9
 80075cc:	b292      	uxth	r2, r2
 80075ce:	4311      	orrs	r1, r2
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	6912      	ldr	r2, [r2, #16]
 80075d4:	3a01      	subs	r2, #1
 80075d6:	0412      	lsls	r2, r2, #16
 80075d8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80075dc:	4311      	orrs	r1, r2
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	6952      	ldr	r2, [r2, #20]
 80075e2:	3a01      	subs	r2, #1
 80075e4:	0612      	lsls	r2, r2, #24
 80075e6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80075ea:	430a      	orrs	r2, r1
 80075ec:	4924      	ldr	r1, [pc, #144]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80075f2:	4b23      	ldr	r3, [pc, #140]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 80075f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f6:	f023 020c 	bic.w	r2, r3, #12
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	4920      	ldr	r1, [pc, #128]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007600:	4313      	orrs	r3, r2
 8007602:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007604:	4b1e      	ldr	r3, [pc, #120]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007606:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6a1b      	ldr	r3, [r3, #32]
 800760c:	491c      	ldr	r1, [pc, #112]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 800760e:	4313      	orrs	r3, r2
 8007610:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007612:	4b1b      	ldr	r3, [pc, #108]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007616:	4a1a      	ldr	r2, [pc, #104]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007618:	f023 0310 	bic.w	r3, r3, #16
 800761c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800761e:	4b18      	ldr	r3, [pc, #96]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007622:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007626:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	69d2      	ldr	r2, [r2, #28]
 800762e:	00d2      	lsls	r2, r2, #3
 8007630:	4913      	ldr	r1, [pc, #76]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007632:	4313      	orrs	r3, r2
 8007634:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007636:	4b12      	ldr	r3, [pc, #72]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763a:	4a11      	ldr	r2, [pc, #68]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 800763c:	f043 0310 	orr.w	r3, r3, #16
 8007640:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007642:	4b0f      	ldr	r3, [pc, #60]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a0e      	ldr	r2, [pc, #56]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 8007648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800764c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800764e:	f7fa fe97 	bl	8002380 <HAL_GetTick>
 8007652:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007654:	e008      	b.n	8007668 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007656:	f7fa fe93 	bl	8002380 <HAL_GetTick>
 800765a:	4602      	mov	r2, r0
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	2b02      	cmp	r3, #2
 8007662:	d901      	bls.n	8007668 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	e006      	b.n	8007676 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007668:	4b05      	ldr	r3, [pc, #20]	@ (8007680 <RCCEx_PLL3_Config+0x128>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d0f0      	beq.n	8007656 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	46020c00 	.word	0x46020c00
 8007684:	80800000 	.word	0x80800000

08007688 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d071      	beq.n	800777e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d106      	bne.n	80076b4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7fa f986 	bl	80019c0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80076bc:	4b32      	ldr	r3, [pc, #200]	@ (8007788 <HAL_RTC_Init+0x100>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f003 0310 	and.w	r3, r3, #16
 80076c4:	2b10      	cmp	r3, #16
 80076c6:	d051      	beq.n	800776c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076c8:	4b2f      	ldr	r3, [pc, #188]	@ (8007788 <HAL_RTC_Init+0x100>)
 80076ca:	22ca      	movs	r2, #202	@ 0xca
 80076cc:	625a      	str	r2, [r3, #36]	@ 0x24
 80076ce:	4b2e      	ldr	r3, [pc, #184]	@ (8007788 <HAL_RTC_Init+0x100>)
 80076d0:	2253      	movs	r2, #83	@ 0x53
 80076d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 f9ad 	bl	8007a34 <RTC_EnterInitMode>
 80076da:	4603      	mov	r3, r0
 80076dc:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80076de:	7bfb      	ldrb	r3, [r7, #15]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d13f      	bne.n	8007764 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80076e4:	4b28      	ldr	r3, [pc, #160]	@ (8007788 <HAL_RTC_Init+0x100>)
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	4a27      	ldr	r2, [pc, #156]	@ (8007788 <HAL_RTC_Init+0x100>)
 80076ea:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80076ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076f2:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80076f4:	4b24      	ldr	r3, [pc, #144]	@ (8007788 <HAL_RTC_Init+0x100>)
 80076f6:	699a      	ldr	r2, [r3, #24]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6859      	ldr	r1, [r3, #4]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	4319      	orrs	r1, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	430b      	orrs	r3, r1
 8007708:	491f      	ldr	r1, [pc, #124]	@ (8007788 <HAL_RTC_Init+0x100>)
 800770a:	4313      	orrs	r3, r2
 800770c:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68da      	ldr	r2, [r3, #12]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	041b      	lsls	r3, r3, #16
 8007718:	491b      	ldr	r1, [pc, #108]	@ (8007788 <HAL_RTC_Init+0x100>)
 800771a:	4313      	orrs	r3, r2
 800771c:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800771e:	4b1a      	ldr	r3, [pc, #104]	@ (8007788 <HAL_RTC_Init+0x100>)
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800772e:	430b      	orrs	r3, r1
 8007730:	4915      	ldr	r1, [pc, #84]	@ (8007788 <HAL_RTC_Init+0x100>)
 8007732:	4313      	orrs	r3, r2
 8007734:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f9b8 	bl	8007aac <RTC_ExitInitMode>
 800773c:	4603      	mov	r3, r0
 800773e:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8007740:	7bfb      	ldrb	r3, [r7, #15]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d10e      	bne.n	8007764 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8007746:	4b10      	ldr	r3, [pc, #64]	@ (8007788 <HAL_RTC_Init+0x100>)
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a19      	ldr	r1, [r3, #32]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	69db      	ldr	r3, [r3, #28]
 8007756:	4319      	orrs	r1, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	695b      	ldr	r3, [r3, #20]
 800775c:	430b      	orrs	r3, r1
 800775e:	490a      	ldr	r1, [pc, #40]	@ (8007788 <HAL_RTC_Init+0x100>)
 8007760:	4313      	orrs	r3, r2
 8007762:	618b      	str	r3, [r1, #24]
                     hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007764:	4b08      	ldr	r3, [pc, #32]	@ (8007788 <HAL_RTC_Init+0x100>)
 8007766:	22ff      	movs	r2, #255	@ 0xff
 8007768:	625a      	str	r2, [r3, #36]	@ 0x24
 800776a:	e001      	b.n	8007770 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007770:	7bfb      	ldrb	r3, [r7, #15]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d103      	bne.n	800777e <HAL_RTC_Init+0xf6>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 800777e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	46007800 	.word	0x46007800

0800778c <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800778c:	b590      	push	{r4, r7, lr}
 800778e:	b087      	sub	sp, #28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d101      	bne.n	80077a6 <HAL_RTC_SetTime+0x1a>
 80077a2:	2302      	movs	r3, #2
 80077a4:	e088      	b.n	80078b8 <HAL_RTC_SetTime+0x12c>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2202      	movs	r2, #2
 80077b2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077b6:	4b42      	ldr	r3, [pc, #264]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 80077b8:	22ca      	movs	r2, #202	@ 0xca
 80077ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80077bc:	4b40      	ldr	r3, [pc, #256]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 80077be:	2253      	movs	r2, #83	@ 0x53
 80077c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 f936 	bl	8007a34 <RTC_EnterInitMode>
 80077c8:	4603      	mov	r3, r0
 80077ca:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80077cc:	7cfb      	ldrb	r3, [r7, #19]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d163      	bne.n	800789a <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80077d2:	4b3b      	ldr	r3, [pc, #236]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077de:	d057      	beq.n	8007890 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d125      	bne.n	8007832 <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80077e6:	4b36      	ldr	r3, [pc, #216]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d102      	bne.n	80077f8 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	2200      	movs	r2, #0
 80077f6:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f000 f993 	bl	8007b28 <RTC_ByteToBcd2>
 8007802:	4603      	mov	r3, r0
 8007804:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	785b      	ldrb	r3, [r3, #1]
 800780a:	4618      	mov	r0, r3
 800780c:	f000 f98c 	bl	8007b28 <RTC_ByteToBcd2>
 8007810:	4603      	mov	r3, r0
 8007812:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007814:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	789b      	ldrb	r3, [r3, #2]
 800781a:	4618      	mov	r0, r3
 800781c:	f000 f984 	bl	8007b28 <RTC_ByteToBcd2>
 8007820:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007822:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	78db      	ldrb	r3, [r3, #3]
 800782a:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800782c:	4313      	orrs	r3, r2
 800782e:	617b      	str	r3, [r7, #20]
 8007830:	e017      	b.n	8007862 <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007832:	4b23      	ldr	r3, [pc, #140]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783a:	2b00      	cmp	r3, #0
 800783c:	d102      	bne.n	8007844 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	2200      	movs	r2, #0
 8007842:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	781b      	ldrb	r3, [r3, #0]
 8007848:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	785b      	ldrb	r3, [r3, #1]
 800784e:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007850:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007856:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	78db      	ldrb	r3, [r3, #3]
 800785c:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800785e:	4313      	orrs	r3, r2
 8007860:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8007862:	4a17      	ldr	r2, [pc, #92]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800786a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800786e:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8007870:	4b13      	ldr	r3, [pc, #76]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 8007872:	699b      	ldr	r3, [r3, #24]
 8007874:	4a12      	ldr	r2, [pc, #72]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 8007876:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800787a:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800787c:	4b10      	ldr	r3, [pc, #64]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 800787e:	699a      	ldr	r2, [r3, #24]
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	68d9      	ldr	r1, [r3, #12]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	430b      	orrs	r3, r1
 800788a:	490d      	ldr	r1, [pc, #52]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 800788c:	4313      	orrs	r3, r2
 800788e:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 f90b 	bl	8007aac <RTC_ExitInitMode>
 8007896:	4603      	mov	r3, r0
 8007898:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800789a:	4b09      	ldr	r3, [pc, #36]	@ (80078c0 <HAL_RTC_SetTime+0x134>)
 800789c:	22ff      	movs	r2, #255	@ 0xff
 800789e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80078a0:	7cfb      	ldrb	r3, [r7, #19]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d103      	bne.n	80078ae <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2201      	movs	r2, #1
 80078aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 80078b6:	7cfb      	ldrb	r3, [r7, #19]
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	371c      	adds	r7, #28
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd90      	pop	{r4, r7, pc}
 80078c0:	46007800 	.word	0x46007800

080078c4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80078c4:	b590      	push	{r4, r7, lr}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d101      	bne.n	80078de <HAL_RTC_SetDate+0x1a>
 80078da:	2302      	movs	r3, #2
 80078dc:	e071      	b.n	80079c2 <HAL_RTC_SetDate+0xfe>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2202      	movs	r2, #2
 80078ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10e      	bne.n	8007912 <HAL_RTC_SetDate+0x4e>
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	785b      	ldrb	r3, [r3, #1]
 80078f8:	f003 0310 	and.w	r3, r3, #16
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d008      	beq.n	8007912 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	785b      	ldrb	r3, [r3, #1]
 8007904:	f023 0310 	bic.w	r3, r3, #16
 8007908:	b2db      	uxtb	r3, r3
 800790a:	330a      	adds	r3, #10
 800790c:	b2da      	uxtb	r2, r3
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d11c      	bne.n	8007952 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	78db      	ldrb	r3, [r3, #3]
 800791c:	4618      	mov	r0, r3
 800791e:	f000 f903 	bl	8007b28 <RTC_ByteToBcd2>
 8007922:	4603      	mov	r3, r0
 8007924:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	785b      	ldrb	r3, [r3, #1]
 800792a:	4618      	mov	r0, r3
 800792c:	f000 f8fc 	bl	8007b28 <RTC_ByteToBcd2>
 8007930:	4603      	mov	r3, r0
 8007932:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007934:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	789b      	ldrb	r3, [r3, #2]
 800793a:	4618      	mov	r0, r3
 800793c:	f000 f8f4 	bl	8007b28 <RTC_ByteToBcd2>
 8007940:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007942:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800794c:	4313      	orrs	r3, r2
 800794e:	617b      	str	r3, [r7, #20]
 8007950:	e00e      	b.n	8007970 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	78db      	ldrb	r3, [r3, #3]
 8007956:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	785b      	ldrb	r3, [r3, #1]
 800795c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800795e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007964:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800796c:	4313      	orrs	r3, r2
 800796e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007970:	4b16      	ldr	r3, [pc, #88]	@ (80079cc <HAL_RTC_SetDate+0x108>)
 8007972:	22ca      	movs	r2, #202	@ 0xca
 8007974:	625a      	str	r2, [r3, #36]	@ 0x24
 8007976:	4b15      	ldr	r3, [pc, #84]	@ (80079cc <HAL_RTC_SetDate+0x108>)
 8007978:	2253      	movs	r2, #83	@ 0x53
 800797a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 f859 	bl	8007a34 <RTC_EnterInitMode>
 8007982:	4603      	mov	r3, r0
 8007984:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007986:	7cfb      	ldrb	r3, [r7, #19]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10b      	bne.n	80079a4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800798c:	4a0f      	ldr	r2, [pc, #60]	@ (80079cc <HAL_RTC_SetDate+0x108>)
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007994:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007998:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f000 f886 	bl	8007aac <RTC_ExitInitMode>
 80079a0:	4603      	mov	r3, r0
 80079a2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079a4:	4b09      	ldr	r3, [pc, #36]	@ (80079cc <HAL_RTC_SetDate+0x108>)
 80079a6:	22ff      	movs	r2, #255	@ 0xff
 80079a8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80079aa:	7cfb      	ldrb	r3, [r7, #19]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d103      	bne.n	80079b8 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 80079c0:	7cfb      	ldrb	r3, [r7, #19]
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	371c      	adds	r7, #28
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd90      	pop	{r4, r7, pc}
 80079ca:	bf00      	nop
 80079cc:	46007800 	.word	0x46007800

080079d0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80079d8:	4b15      	ldr	r3, [pc, #84]	@ (8007a30 <HAL_RTC_WaitForSynchro+0x60>)
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	4a14      	ldr	r2, [pc, #80]	@ (8007a30 <HAL_RTC_WaitForSynchro+0x60>)
 80079de:	f023 0320 	bic.w	r3, r3, #32
 80079e2:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80079e4:	f7fa fccc 	bl	8002380 <HAL_GetTick>
 80079e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80079ea:	e013      	b.n	8007a14 <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80079ec:	f7fa fcc8 	bl	8002380 <HAL_GetTick>
 80079f0:	4602      	mov	r2, r0
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079fa:	d90b      	bls.n	8007a14 <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80079fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007a30 <HAL_RTC_WaitForSynchro+0x60>)
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f003 0320 	and.w	r3, r3, #32
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10c      	bne.n	8007a22 <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2203      	movs	r2, #3
 8007a0c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 8007a10:	2303      	movs	r3, #3
 8007a12:	e008      	b.n	8007a26 <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007a14:	4b06      	ldr	r3, [pc, #24]	@ (8007a30 <HAL_RTC_WaitForSynchro+0x60>)
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	f003 0320 	and.w	r3, r3, #32
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d0e5      	beq.n	80079ec <HAL_RTC_WaitForSynchro+0x1c>
 8007a20:	e000      	b.n	8007a24 <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 8007a22:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	46007800 	.word	0x46007800

08007a34 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007a40:	4b19      	ldr	r3, [pc, #100]	@ (8007aa8 <RTC_EnterInitMode+0x74>)
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d128      	bne.n	8007a9e <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007a4c:	4b16      	ldr	r3, [pc, #88]	@ (8007aa8 <RTC_EnterInitMode+0x74>)
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	4a15      	ldr	r2, [pc, #84]	@ (8007aa8 <RTC_EnterInitMode+0x74>)
 8007a52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a56:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007a58:	f7fa fc92 	bl	8002380 <HAL_GetTick>
 8007a5c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007a5e:	e013      	b.n	8007a88 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007a60:	f7fa fc8e 	bl	8002380 <HAL_GetTick>
 8007a64:	4602      	mov	r2, r0
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	1ad3      	subs	r3, r2, r3
 8007a6a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a6e:	d90b      	bls.n	8007a88 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007a70:	4b0d      	ldr	r3, [pc, #52]	@ (8007aa8 <RTC_EnterInitMode+0x74>)
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d10f      	bne.n	8007a9c <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2203      	movs	r2, #3
 8007a84:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007a88:	4b07      	ldr	r3, [pc, #28]	@ (8007aa8 <RTC_EnterInitMode+0x74>)
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d104      	bne.n	8007a9e <RTC_EnterInitMode+0x6a>
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
 8007a96:	2b03      	cmp	r3, #3
 8007a98:	d1e2      	bne.n	8007a60 <RTC_EnterInitMode+0x2c>
 8007a9a:	e000      	b.n	8007a9e <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 8007a9c:	bf00      	nop
        }
      }
    }
  }

  return status;
 8007a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3710      	adds	r7, #16
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	46007800 	.word	0x46007800

08007aac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	4a19      	ldr	r2, [pc, #100]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007abe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ac2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007ac4:	4b17      	ldr	r3, [pc, #92]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	f003 0320 	and.w	r3, r3, #32
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10c      	bne.n	8007aea <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f7ff ff7d 	bl	80079d0 <HAL_RTC_WaitForSynchro>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d01e      	beq.n	8007b1a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2203      	movs	r2, #3
 8007ae0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007ae4:	2303      	movs	r3, #3
 8007ae6:	73fb      	strb	r3, [r7, #15]
 8007ae8:	e017      	b.n	8007b1a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007aea:	4b0e      	ldr	r3, [pc, #56]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	4a0d      	ldr	r2, [pc, #52]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007af0:	f023 0320 	bic.w	r3, r3, #32
 8007af4:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f7ff ff6a 	bl	80079d0 <HAL_RTC_WaitForSynchro>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d005      	beq.n	8007b0e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2203      	movs	r2, #3
 8007b06:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007b0e:	4b05      	ldr	r3, [pc, #20]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	4a04      	ldr	r2, [pc, #16]	@ (8007b24 <RTC_ExitInitMode+0x78>)
 8007b14:	f043 0320 	orr.w	r3, r3, #32
 8007b18:	6193      	str	r3, [r2, #24]
  }
  return status;
 8007b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	46007800 	.word	0x46007800

08007b28 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	4603      	mov	r3, r0
 8007b30:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007b32:	2300      	movs	r3, #0
 8007b34:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007b3a:	e005      	b.n	8007b48 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007b42:	7afb      	ldrb	r3, [r7, #11]
 8007b44:	3b0a      	subs	r3, #10
 8007b46:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007b48:	7afb      	ldrb	r3, [r7, #11]
 8007b4a:	2b09      	cmp	r3, #9
 8007b4c:	d8f6      	bhi.n	8007b3c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	b2da      	uxtb	r2, r3
 8007b56:	7afb      	ldrb	r3, [r7, #11]
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	b2db      	uxtb	r3, r3
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	4910      	ldr	r1, [pc, #64]	@ (8007bbc <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	689a      	ldr	r2, [r3, #8]
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	431a      	orrs	r2, r3
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	490c      	ldr	r1, [pc, #48]	@ (8007bc0 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8007b90:	4313      	orrs	r3, r2
 8007b92:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 8007b94:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc0 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	6919      	ldr	r1, [r3, #16]
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	695b      	ldr	r3, [r3, #20]
 8007ba4:	041b      	lsls	r3, r3, #16
 8007ba6:	430b      	orrs	r3, r1
 8007ba8:	4905      	ldr	r1, [pc, #20]	@ (8007bc0 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	46007800 	.word	0x46007800
 8007bc0:	46007c00 	.word	0x46007c00

08007bc4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e0fb      	b.n	8007dce <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a7f      	ldr	r2, [pc, #508]	@ (8007dd8 <HAL_SPI_Init+0x214>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d004      	beq.n	8007bea <HAL_SPI_Init+0x26>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a7d      	ldr	r2, [pc, #500]	@ (8007ddc <HAL_SPI_Init+0x218>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	e000      	b.n	8007bec <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8007bea:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a78      	ldr	r2, [pc, #480]	@ (8007dd8 <HAL_SPI_Init+0x214>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d004      	beq.n	8007c06 <HAL_SPI_Init+0x42>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a76      	ldr	r2, [pc, #472]	@ (8007ddc <HAL_SPI_Init+0x218>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d105      	bne.n	8007c12 <HAL_SPI_Init+0x4e>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	2b0f      	cmp	r3, #15
 8007c0c:	d901      	bls.n	8007c12 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e0dd      	b.n	8007dce <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f8ec 	bl	8007df0 <SPI_GetPacketSize>
 8007c18:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a6e      	ldr	r2, [pc, #440]	@ (8007dd8 <HAL_SPI_Init+0x214>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d004      	beq.n	8007c2e <HAL_SPI_Init+0x6a>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a6c      	ldr	r2, [pc, #432]	@ (8007ddc <HAL_SPI_Init+0x218>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d102      	bne.n	8007c34 <HAL_SPI_Init+0x70>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2b08      	cmp	r3, #8
 8007c32:	d816      	bhi.n	8007c62 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c38:	4a69      	ldr	r2, [pc, #420]	@ (8007de0 <HAL_SPI_Init+0x21c>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d00e      	beq.n	8007c5c <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a68      	ldr	r2, [pc, #416]	@ (8007de4 <HAL_SPI_Init+0x220>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d009      	beq.n	8007c5c <HAL_SPI_Init+0x98>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a66      	ldr	r2, [pc, #408]	@ (8007de8 <HAL_SPI_Init+0x224>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d004      	beq.n	8007c5c <HAL_SPI_Init+0x98>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a65      	ldr	r2, [pc, #404]	@ (8007dec <HAL_SPI_Init+0x228>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d104      	bne.n	8007c66 <HAL_SPI_Init+0xa2>
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2b10      	cmp	r3, #16
 8007c60:	d901      	bls.n	8007c66 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e0b3      	b.n	8007dce <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d106      	bne.n	8007c80 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f7f9 feec 	bl	8001a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2202      	movs	r2, #2
 8007c84:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f022 0201 	bic.w	r2, r2, #1
 8007c96:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007ca2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007cac:	d119      	bne.n	8007ce2 <HAL_SPI_Init+0x11e>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007cb6:	d103      	bne.n	8007cc0 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d008      	beq.n	8007cd2 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10c      	bne.n	8007ce2 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007ccc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cd0:	d107      	bne.n	8007ce2 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ce0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00f      	beq.n	8007d0e <HAL_SPI_Init+0x14a>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68db      	ldr	r3, [r3, #12]
 8007cf2:	2b06      	cmp	r3, #6
 8007cf4:	d90b      	bls.n	8007d0e <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	e007      	b.n	8007d1e <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d1c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	69da      	ldr	r2, [r3, #28]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d26:	431a      	orrs	r2, r3
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d30:	ea42 0103 	orr.w	r1, r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68da      	ldr	r2, [r3, #12]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	430a      	orrs	r2, r1
 8007d3e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d48:	431a      	orrs	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d4e:	431a      	orrs	r2, r3
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	431a      	orrs	r2, r3
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	691b      	ldr	r3, [r3, #16]
 8007d5a:	431a      	orrs	r2, r3
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	695b      	ldr	r3, [r3, #20]
 8007d60:	431a      	orrs	r2, r3
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	431a      	orrs	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	431a      	orrs	r2, r3
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d72:	431a      	orrs	r2, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	431a      	orrs	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d84:	431a      	orrs	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d8a:	ea42 0103 	orr.w	r1, r2, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	430a      	orrs	r2, r1
 8007d98:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00a      	beq.n	8007dbc <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	430a      	orrs	r2, r1
 8007dba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3710      	adds	r7, #16
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	46002000 	.word	0x46002000
 8007ddc:	56002000 	.word	0x56002000
 8007de0:	40013000 	.word	0x40013000
 8007de4:	50013000 	.word	0x50013000
 8007de8:	40003800 	.word	0x40003800
 8007dec:	50003800 	.word	0x50003800

08007df0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b085      	sub	sp, #20
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dfc:	095b      	lsrs	r3, r3, #5
 8007dfe:	3301      	adds	r3, #1
 8007e00:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	3301      	adds	r3, #1
 8007e08:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	3307      	adds	r3, #7
 8007e0e:	08db      	lsrs	r3, r3, #3
 8007e10:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	fb02 f303 	mul.w	r3, r2, r3
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8007e26:	b480      	push	{r7}
 8007e28:	b083      	sub	sp, #12
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d12e      	bne.n	8007e9a <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d101      	bne.n	8007e4a <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8007e46:	2302      	movs	r3, #2
 8007e48:	e028      	b.n	8007e9c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2202      	movs	r2, #2
 8007e56:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f022 0201 	bic.w	r2, r2, #1
 8007e68:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8007e76:	ea42 0103 	orr.w	r1, r2, r3
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	689a      	ldr	r2, [r3, #8]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	430a      	orrs	r2, r1
 8007e84:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e96:	2300      	movs	r3, #0
 8007e98:	e000      	b.n	8007e9c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
  }
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d101      	bne.n	8007eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e042      	b.n	8007f40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d106      	bne.n	8007ed2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f7f9 fe2d 	bl	8001b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2224      	movs	r2, #36	@ 0x24
 8007ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0201 	bic.w	r2, r2, #1
 8007ee8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d002      	beq.n	8007ef8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fa4e 	bl	8008394 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 f8b3 	bl	8008064 <UART_SetConfig>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d101      	bne.n	8007f08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e01b      	b.n	8007f40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	689a      	ldr	r2, [r3, #8]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f042 0201 	orr.w	r2, r2, #1
 8007f36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 facd 	bl	80084d8 <UART_CheckIdleState>
 8007f3e:	4603      	mov	r3, r0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b08a      	sub	sp, #40	@ 0x28
 8007f4c:	af02      	add	r7, sp, #8
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	603b      	str	r3, [r7, #0]
 8007f54:	4613      	mov	r3, r2
 8007f56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f5e:	2b20      	cmp	r3, #32
 8007f60:	d17b      	bne.n	800805a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d002      	beq.n	8007f6e <HAL_UART_Transmit+0x26>
 8007f68:	88fb      	ldrh	r3, [r7, #6]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d101      	bne.n	8007f72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e074      	b.n	800805c <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2221      	movs	r2, #33	@ 0x21
 8007f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f82:	f7fa f9fd 	bl	8002380 <HAL_GetTick>
 8007f86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	88fa      	ldrh	r2, [r7, #6]
 8007f8c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	88fa      	ldrh	r2, [r7, #6]
 8007f94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fa0:	d108      	bne.n	8007fb4 <HAL_UART_Transmit+0x6c>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d104      	bne.n	8007fb4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007faa:	2300      	movs	r3, #0
 8007fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	61bb      	str	r3, [r7, #24]
 8007fb2:	e003      	b.n	8007fbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007fbc:	e030      	b.n	8008020 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	2180      	movs	r1, #128	@ 0x80
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f000 fb2f 	bl	800862c <UART_WaitOnFlagUntilTimeout>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d005      	beq.n	8007fe0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007fdc:	2303      	movs	r3, #3
 8007fde:	e03d      	b.n	800805c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10b      	bne.n	8007ffe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	881b      	ldrh	r3, [r3, #0]
 8007fea:	461a      	mov	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ff4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	3302      	adds	r3, #2
 8007ffa:	61bb      	str	r3, [r7, #24]
 8007ffc:	e007      	b.n	800800e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	781a      	ldrb	r2, [r3, #0]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	3301      	adds	r3, #1
 800800c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008014:	b29b      	uxth	r3, r3
 8008016:	3b01      	subs	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008026:	b29b      	uxth	r3, r3
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1c8      	bne.n	8007fbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	9300      	str	r3, [sp, #0]
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	2200      	movs	r2, #0
 8008034:	2140      	movs	r1, #64	@ 0x40
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f000 faf8 	bl	800862c <UART_WaitOnFlagUntilTimeout>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d005      	beq.n	800804e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2220      	movs	r2, #32
 8008046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800804a:	2303      	movs	r3, #3
 800804c:	e006      	b.n	800805c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2220      	movs	r2, #32
 8008052:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008056:	2300      	movs	r3, #0
 8008058:	e000      	b.n	800805c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800805a:	2302      	movs	r3, #2
  }
}
 800805c:	4618      	mov	r0, r3
 800805e:	3720      	adds	r7, #32
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008068:	b094      	sub	sp, #80	@ 0x50
 800806a:	af00      	add	r7, sp, #0
 800806c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8008074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	4b9b      	ldr	r3, [pc, #620]	@ (80082e8 <UART_SetConfig+0x284>)
 800807a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800807c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800807e:	689a      	ldr	r2, [r3, #8]
 8008080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	431a      	orrs	r2, r3
 8008086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	431a      	orrs	r2, r3
 800808c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800808e:	69db      	ldr	r3, [r3, #28]
 8008090:	4313      	orrs	r3, r2
 8008092:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4994      	ldr	r1, [pc, #592]	@ (80082ec <UART_SetConfig+0x288>)
 800809c:	4019      	ands	r1, r3
 800809e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080a4:	430b      	orrs	r3, r1
 80080a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80080b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080b4:	68d9      	ldr	r1, [r3, #12]
 80080b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	ea40 0301 	orr.w	r3, r0, r1
 80080be:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80080c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	4b87      	ldr	r3, [pc, #540]	@ (80082e8 <UART_SetConfig+0x284>)
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d009      	beq.n	80080e4 <UART_SetConfig+0x80>
 80080d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	4b86      	ldr	r3, [pc, #536]	@ (80082f0 <UART_SetConfig+0x28c>)
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d004      	beq.n	80080e4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80080da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080dc:	6a1a      	ldr	r2, [r3, #32]
 80080de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080e0:	4313      	orrs	r3, r2
 80080e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80080ee:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80080f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080f8:	430b      	orrs	r3, r1
 80080fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80080fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008102:	f023 000f 	bic.w	r0, r3, #15
 8008106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008108:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800810a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	ea40 0301 	orr.w	r3, r0, r1
 8008112:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	4b76      	ldr	r3, [pc, #472]	@ (80082f4 <UART_SetConfig+0x290>)
 800811a:	429a      	cmp	r2, r3
 800811c:	d102      	bne.n	8008124 <UART_SetConfig+0xc0>
 800811e:	2301      	movs	r3, #1
 8008120:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008122:	e021      	b.n	8008168 <UART_SetConfig+0x104>
 8008124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	4b73      	ldr	r3, [pc, #460]	@ (80082f8 <UART_SetConfig+0x294>)
 800812a:	429a      	cmp	r2, r3
 800812c:	d102      	bne.n	8008134 <UART_SetConfig+0xd0>
 800812e:	2304      	movs	r3, #4
 8008130:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008132:	e019      	b.n	8008168 <UART_SetConfig+0x104>
 8008134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	4b70      	ldr	r3, [pc, #448]	@ (80082fc <UART_SetConfig+0x298>)
 800813a:	429a      	cmp	r2, r3
 800813c:	d102      	bne.n	8008144 <UART_SetConfig+0xe0>
 800813e:	2308      	movs	r3, #8
 8008140:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008142:	e011      	b.n	8008168 <UART_SetConfig+0x104>
 8008144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	4b6d      	ldr	r3, [pc, #436]	@ (8008300 <UART_SetConfig+0x29c>)
 800814a:	429a      	cmp	r2, r3
 800814c:	d102      	bne.n	8008154 <UART_SetConfig+0xf0>
 800814e:	2310      	movs	r3, #16
 8008150:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008152:	e009      	b.n	8008168 <UART_SetConfig+0x104>
 8008154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	4b63      	ldr	r3, [pc, #396]	@ (80082e8 <UART_SetConfig+0x284>)
 800815a:	429a      	cmp	r2, r3
 800815c:	d102      	bne.n	8008164 <UART_SetConfig+0x100>
 800815e:	2320      	movs	r3, #32
 8008160:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008162:	e001      	b.n	8008168 <UART_SetConfig+0x104>
 8008164:	2300      	movs	r3, #0
 8008166:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	4b5e      	ldr	r3, [pc, #376]	@ (80082e8 <UART_SetConfig+0x284>)
 800816e:	429a      	cmp	r2, r3
 8008170:	d004      	beq.n	800817c <UART_SetConfig+0x118>
 8008172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008174:	681a      	ldr	r2, [r3, #0]
 8008176:	4b5e      	ldr	r3, [pc, #376]	@ (80082f0 <UART_SetConfig+0x28c>)
 8008178:	429a      	cmp	r2, r3
 800817a:	d172      	bne.n	8008262 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800817c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800817e:	2200      	movs	r2, #0
 8008180:	623b      	str	r3, [r7, #32]
 8008182:	627a      	str	r2, [r7, #36]	@ 0x24
 8008184:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008188:	f7fe f808 	bl	800619c <HAL_RCCEx_GetPeriphCLKFreq>
 800818c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800818e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008190:	2b00      	cmp	r3, #0
 8008192:	f000 80e7 	beq.w	8008364 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800819a:	4a5a      	ldr	r2, [pc, #360]	@ (8008304 <UART_SetConfig+0x2a0>)
 800819c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081a0:	461a      	mov	r2, r3
 80081a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80081a8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	4613      	mov	r3, r2
 80081b0:	005b      	lsls	r3, r3, #1
 80081b2:	4413      	add	r3, r2
 80081b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d305      	bcc.n	80081c6 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80081ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d903      	bls.n	80081ce <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80081cc:	e048      	b.n	8008260 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081d0:	2200      	movs	r2, #0
 80081d2:	61bb      	str	r3, [r7, #24]
 80081d4:	61fa      	str	r2, [r7, #28]
 80081d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081da:	4a4a      	ldr	r2, [pc, #296]	@ (8008304 <UART_SetConfig+0x2a0>)
 80081dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	2200      	movs	r2, #0
 80081e4:	613b      	str	r3, [r7, #16]
 80081e6:	617a      	str	r2, [r7, #20]
 80081e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80081ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80081f0:	f7f8 fcde 	bl	8000bb0 <__aeabi_uldivmod>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	4610      	mov	r0, r2
 80081fa:	4619      	mov	r1, r3
 80081fc:	f04f 0200 	mov.w	r2, #0
 8008200:	f04f 0300 	mov.w	r3, #0
 8008204:	020b      	lsls	r3, r1, #8
 8008206:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800820a:	0202      	lsls	r2, r0, #8
 800820c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800820e:	6849      	ldr	r1, [r1, #4]
 8008210:	0849      	lsrs	r1, r1, #1
 8008212:	2000      	movs	r0, #0
 8008214:	460c      	mov	r4, r1
 8008216:	4605      	mov	r5, r0
 8008218:	eb12 0804 	adds.w	r8, r2, r4
 800821c:	eb43 0905 	adc.w	r9, r3, r5
 8008220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	60bb      	str	r3, [r7, #8]
 8008228:	60fa      	str	r2, [r7, #12]
 800822a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800822e:	4640      	mov	r0, r8
 8008230:	4649      	mov	r1, r9
 8008232:	f7f8 fcbd 	bl	8000bb0 <__aeabi_uldivmod>
 8008236:	4602      	mov	r2, r0
 8008238:	460b      	mov	r3, r1
 800823a:	4613      	mov	r3, r2
 800823c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800823e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008240:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008244:	d308      	bcc.n	8008258 <UART_SetConfig+0x1f4>
 8008246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008248:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800824c:	d204      	bcs.n	8008258 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 800824e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008254:	60da      	str	r2, [r3, #12]
 8008256:	e003      	b.n	8008260 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800825e:	e081      	b.n	8008364 <UART_SetConfig+0x300>
 8008260:	e080      	b.n	8008364 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008264:	69db      	ldr	r3, [r3, #28]
 8008266:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800826a:	d14d      	bne.n	8008308 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800826c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800826e:	2200      	movs	r2, #0
 8008270:	603b      	str	r3, [r7, #0]
 8008272:	607a      	str	r2, [r7, #4]
 8008274:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008278:	f7fd ff90 	bl	800619c <HAL_RCCEx_GetPeriphCLKFreq>
 800827c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800827e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008280:	2b00      	cmp	r3, #0
 8008282:	d06f      	beq.n	8008364 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008288:	4a1e      	ldr	r2, [pc, #120]	@ (8008304 <UART_SetConfig+0x2a0>)
 800828a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800828e:	461a      	mov	r2, r3
 8008290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008292:	fbb3 f3f2 	udiv	r3, r3, r2
 8008296:	005a      	lsls	r2, r3, #1
 8008298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	085b      	lsrs	r3, r3, #1
 800829e:	441a      	add	r2, r3
 80082a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ac:	2b0f      	cmp	r3, #15
 80082ae:	d916      	bls.n	80082de <UART_SetConfig+0x27a>
 80082b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082b6:	d212      	bcs.n	80082de <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	f023 030f 	bic.w	r3, r3, #15
 80082c0:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80082c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c4:	085b      	lsrs	r3, r3, #1
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	f003 0307 	and.w	r3, r3, #7
 80082cc:	b29a      	uxth	r2, r3
 80082ce:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80082d0:	4313      	orrs	r3, r2
 80082d2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80082d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80082da:	60da      	str	r2, [r3, #12]
 80082dc:	e042      	b.n	8008364 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80082e4:	e03e      	b.n	8008364 <UART_SetConfig+0x300>
 80082e6:	bf00      	nop
 80082e8:	46002400 	.word	0x46002400
 80082ec:	cfff69f3 	.word	0xcfff69f3
 80082f0:	56002400 	.word	0x56002400
 80082f4:	40013800 	.word	0x40013800
 80082f8:	40004800 	.word	0x40004800
 80082fc:	40004c00 	.word	0x40004c00
 8008300:	40005000 	.word	0x40005000
 8008304:	0800b574 	.word	0x0800b574
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800830a:	2200      	movs	r2, #0
 800830c:	469a      	mov	sl, r3
 800830e:	4693      	mov	fp, r2
 8008310:	4650      	mov	r0, sl
 8008312:	4659      	mov	r1, fp
 8008314:	f7fd ff42 	bl	800619c <HAL_RCCEx_GetPeriphCLKFreq>
 8008318:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800831a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800831c:	2b00      	cmp	r3, #0
 800831e:	d021      	beq.n	8008364 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008324:	4a1a      	ldr	r2, [pc, #104]	@ (8008390 <UART_SetConfig+0x32c>)
 8008326:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800832a:	461a      	mov	r2, r3
 800832c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800832e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	085b      	lsrs	r3, r3, #1
 8008338:	441a      	add	r2, r3
 800833a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008342:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008346:	2b0f      	cmp	r3, #15
 8008348:	d909      	bls.n	800835e <UART_SetConfig+0x2fa>
 800834a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800834c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008350:	d205      	bcs.n	800835e <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008354:	b29a      	uxth	r2, r3
 8008356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	60da      	str	r2, [r3, #12]
 800835c:	e002      	b.n	8008364 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008366:	2201      	movs	r2, #1
 8008368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800836c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800836e:	2201      	movs	r2, #1
 8008370:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008376:	2200      	movs	r2, #0
 8008378:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800837a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800837c:	2200      	movs	r2, #0
 800837e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008380:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008384:	4618      	mov	r0, r3
 8008386:	3750      	adds	r7, #80	@ 0x50
 8008388:	46bd      	mov	sp, r7
 800838a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800838e:	bf00      	nop
 8008390:	0800b574 	.word	0x0800b574

08008394 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083a0:	f003 0308 	and.w	r3, r3, #8
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00a      	beq.n	80083be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	430a      	orrs	r2, r1
 80083bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083c2:	f003 0301 	and.w	r3, r3, #1
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00a      	beq.n	80083e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	430a      	orrs	r2, r1
 80083de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083e4:	f003 0302 	and.w	r3, r3, #2
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00a      	beq.n	8008402 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	430a      	orrs	r2, r1
 8008400:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008406:	f003 0304 	and.w	r3, r3, #4
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00a      	beq.n	8008424 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	430a      	orrs	r2, r1
 8008422:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008428:	f003 0310 	and.w	r3, r3, #16
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00a      	beq.n	8008446 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	430a      	orrs	r2, r1
 8008444:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844a:	f003 0320 	and.w	r3, r3, #32
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00a      	beq.n	8008468 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	430a      	orrs	r2, r1
 8008466:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800846c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008470:	2b00      	cmp	r3, #0
 8008472:	d01a      	beq.n	80084aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	430a      	orrs	r2, r1
 8008488:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800848e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008492:	d10a      	bne.n	80084aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	430a      	orrs	r2, r1
 80084a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d00a      	beq.n	80084cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	430a      	orrs	r2, r1
 80084ca:	605a      	str	r2, [r3, #4]
  }
}
 80084cc:	bf00      	nop
 80084ce:	370c      	adds	r7, #12
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b098      	sub	sp, #96	@ 0x60
 80084dc:	af02      	add	r7, sp, #8
 80084de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80084e8:	f7f9 ff4a 	bl	8002380 <HAL_GetTick>
 80084ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0308 	and.w	r3, r3, #8
 80084f8:	2b08      	cmp	r3, #8
 80084fa:	d12f      	bne.n	800855c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008500:	9300      	str	r3, [sp, #0]
 8008502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008504:	2200      	movs	r2, #0
 8008506:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 f88e 	bl	800862c <UART_WaitOnFlagUntilTimeout>
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d022      	beq.n	800855c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851e:	e853 3f00 	ldrex	r3, [r3]
 8008522:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008526:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800852a:	653b      	str	r3, [r7, #80]	@ 0x50
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	461a      	mov	r2, r3
 8008532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008534:	647b      	str	r3, [r7, #68]	@ 0x44
 8008536:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008538:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800853a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800853c:	e841 2300 	strex	r3, r2, [r1]
 8008540:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008544:	2b00      	cmp	r3, #0
 8008546:	d1e6      	bne.n	8008516 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2220      	movs	r2, #32
 800854c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e063      	b.n	8008624 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 0304 	and.w	r3, r3, #4
 8008566:	2b04      	cmp	r3, #4
 8008568:	d149      	bne.n	80085fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800856a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008572:	2200      	movs	r2, #0
 8008574:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f857 	bl	800862c <UART_WaitOnFlagUntilTimeout>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d03c      	beq.n	80085fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858c:	e853 3f00 	ldrex	r3, [r3]
 8008590:	623b      	str	r3, [r7, #32]
   return(result);
 8008592:	6a3b      	ldr	r3, [r7, #32]
 8008594:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008598:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	461a      	mov	r2, r3
 80085a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80085a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085aa:	e841 2300 	strex	r3, r2, [r1]
 80085ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1e6      	bne.n	8008584 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	3308      	adds	r3, #8
 80085bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	e853 3f00 	ldrex	r3, [r3]
 80085c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f023 0301 	bic.w	r3, r3, #1
 80085cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	3308      	adds	r3, #8
 80085d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085d6:	61fa      	str	r2, [r7, #28]
 80085d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085da:	69b9      	ldr	r1, [r7, #24]
 80085dc:	69fa      	ldr	r2, [r7, #28]
 80085de:	e841 2300 	strex	r3, r2, [r1]
 80085e2:	617b      	str	r3, [r7, #20]
   return(result);
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1e5      	bne.n	80085b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2220      	movs	r2, #32
 80085ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e012      	b.n	8008624 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2220      	movs	r2, #32
 8008602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2220      	movs	r2, #32
 800860a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2200      	movs	r2, #0
 8008612:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3758      	adds	r7, #88	@ 0x58
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	603b      	str	r3, [r7, #0]
 8008638:	4613      	mov	r3, r2
 800863a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800863c:	e04f      	b.n	80086de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008644:	d04b      	beq.n	80086de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008646:	f7f9 fe9b 	bl	8002380 <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	69ba      	ldr	r2, [r7, #24]
 8008652:	429a      	cmp	r2, r3
 8008654:	d302      	bcc.n	800865c <UART_WaitOnFlagUntilTimeout+0x30>
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d101      	bne.n	8008660 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800865c:	2303      	movs	r3, #3
 800865e:	e04e      	b.n	80086fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0304 	and.w	r3, r3, #4
 800866a:	2b00      	cmp	r3, #0
 800866c:	d037      	beq.n	80086de <UART_WaitOnFlagUntilTimeout+0xb2>
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	2b80      	cmp	r3, #128	@ 0x80
 8008672:	d034      	beq.n	80086de <UART_WaitOnFlagUntilTimeout+0xb2>
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2b40      	cmp	r3, #64	@ 0x40
 8008678:	d031      	beq.n	80086de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	f003 0308 	and.w	r3, r3, #8
 8008684:	2b08      	cmp	r3, #8
 8008686:	d110      	bne.n	80086aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2208      	movs	r2, #8
 800868e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f000 f838 	bl	8008706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2208      	movs	r2, #8
 800869a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e029      	b.n	80086fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	69db      	ldr	r3, [r3, #28]
 80086b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086b8:	d111      	bne.n	80086de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80086c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086c4:	68f8      	ldr	r0, [r7, #12]
 80086c6:	f000 f81e 	bl	8008706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2220      	movs	r2, #32
 80086ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80086da:	2303      	movs	r3, #3
 80086dc:	e00f      	b.n	80086fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	69da      	ldr	r2, [r3, #28]
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	4013      	ands	r3, r2
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	bf0c      	ite	eq
 80086ee:	2301      	moveq	r3, #1
 80086f0:	2300      	movne	r3, #0
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	461a      	mov	r2, r3
 80086f6:	79fb      	ldrb	r3, [r7, #7]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d0a0      	beq.n	800863e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3710      	adds	r7, #16
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}

08008706 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008706:	b480      	push	{r7}
 8008708:	b095      	sub	sp, #84	@ 0x54
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008716:	e853 3f00 	ldrex	r3, [r3]
 800871a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008722:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	461a      	mov	r2, r3
 800872a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800872c:	643b      	str	r3, [r7, #64]	@ 0x40
 800872e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008730:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008732:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008734:	e841 2300 	strex	r3, r2, [r1]
 8008738:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800873a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873c:	2b00      	cmp	r3, #0
 800873e:	d1e6      	bne.n	800870e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	3308      	adds	r3, #8
 8008746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008748:	6a3b      	ldr	r3, [r7, #32]
 800874a:	e853 3f00 	ldrex	r3, [r3]
 800874e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008750:	69fb      	ldr	r3, [r7, #28]
 8008752:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008756:	f023 0301 	bic.w	r3, r3, #1
 800875a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3308      	adds	r3, #8
 8008762:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008764:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008766:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008768:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800876a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800876c:	e841 2300 	strex	r3, r2, [r1]
 8008770:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008774:	2b00      	cmp	r3, #0
 8008776:	d1e3      	bne.n	8008740 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800877c:	2b01      	cmp	r3, #1
 800877e:	d118      	bne.n	80087b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	60bb      	str	r3, [r7, #8]
   return(result);
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	f023 0310 	bic.w	r3, r3, #16
 8008794:	647b      	str	r3, [r7, #68]	@ 0x44
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800879e:	61bb      	str	r3, [r7, #24]
 80087a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a2:	6979      	ldr	r1, [r7, #20]
 80087a4:	69ba      	ldr	r2, [r7, #24]
 80087a6:	e841 2300 	strex	r3, r2, [r1]
 80087aa:	613b      	str	r3, [r7, #16]
   return(result);
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1e6      	bne.n	8008780 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2220      	movs	r2, #32
 80087b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80087c6:	bf00      	nop
 80087c8:	3754      	adds	r7, #84	@ 0x54
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr

080087d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80087d2:	b480      	push	{r7}
 80087d4:	b085      	sub	sp, #20
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d101      	bne.n	80087e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80087e4:	2302      	movs	r3, #2
 80087e6:	e027      	b.n	8008838 <HAL_UARTEx_DisableFifoMode+0x66>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2224      	movs	r2, #36	@ 0x24
 80087f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f022 0201 	bic.w	r2, r2, #1
 800880e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008816:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	68fa      	ldr	r2, [r7, #12]
 8008824:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2220      	movs	r2, #32
 800882a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008836:	2300      	movs	r3, #0
}
 8008838:	4618      	mov	r0, r3
 800883a:	3714      	adds	r7, #20
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008854:	2b01      	cmp	r3, #1
 8008856:	d101      	bne.n	800885c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008858:	2302      	movs	r3, #2
 800885a:	e02d      	b.n	80088b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2224      	movs	r2, #36	@ 0x24
 8008868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f022 0201 	bic.w	r2, r2, #1
 8008882:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	683a      	ldr	r2, [r7, #0]
 8008894:	430a      	orrs	r2, r1
 8008896:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f84f 	bl	800893c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2220      	movs	r2, #32
 80088aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3710      	adds	r7, #16
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d101      	bne.n	80088d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e02d      	b.n	8008934 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2224      	movs	r2, #36	@ 0x24
 80088e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f022 0201 	bic.w	r2, r2, #1
 80088fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	430a      	orrs	r2, r1
 8008912:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f811 	bl	800893c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2220      	movs	r2, #32
 8008926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3710      	adds	r7, #16
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008948:	2b00      	cmp	r3, #0
 800894a:	d108      	bne.n	800895e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2201      	movs	r2, #1
 8008958:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800895c:	e031      	b.n	80089c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800895e:	2308      	movs	r3, #8
 8008960:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008962:	2308      	movs	r3, #8
 8008964:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	0e5b      	lsrs	r3, r3, #25
 800896e:	b2db      	uxtb	r3, r3
 8008970:	f003 0307 	and.w	r3, r3, #7
 8008974:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	0f5b      	lsrs	r3, r3, #29
 800897e:	b2db      	uxtb	r3, r3
 8008980:	f003 0307 	and.w	r3, r3, #7
 8008984:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008986:	7bbb      	ldrb	r3, [r7, #14]
 8008988:	7b3a      	ldrb	r2, [r7, #12]
 800898a:	4911      	ldr	r1, [pc, #68]	@ (80089d0 <UARTEx_SetNbDataToProcess+0x94>)
 800898c:	5c8a      	ldrb	r2, [r1, r2]
 800898e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008992:	7b3a      	ldrb	r2, [r7, #12]
 8008994:	490f      	ldr	r1, [pc, #60]	@ (80089d4 <UARTEx_SetNbDataToProcess+0x98>)
 8008996:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008998:	fb93 f3f2 	sdiv	r3, r3, r2
 800899c:	b29a      	uxth	r2, r3
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089a4:	7bfb      	ldrb	r3, [r7, #15]
 80089a6:	7b7a      	ldrb	r2, [r7, #13]
 80089a8:	4909      	ldr	r1, [pc, #36]	@ (80089d0 <UARTEx_SetNbDataToProcess+0x94>)
 80089aa:	5c8a      	ldrb	r2, [r1, r2]
 80089ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80089b0:	7b7a      	ldrb	r2, [r7, #13]
 80089b2:	4908      	ldr	r1, [pc, #32]	@ (80089d4 <UARTEx_SetNbDataToProcess+0x98>)
 80089b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80089ba:	b29a      	uxth	r2, r3
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80089c2:	bf00      	nop
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	0800b58c 	.word	0x0800b58c
 80089d4:	0800b594 	.word	0x0800b594

080089d8 <__cvt>:
 80089d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089dc:	ec57 6b10 	vmov	r6, r7, d0
 80089e0:	2f00      	cmp	r7, #0
 80089e2:	460c      	mov	r4, r1
 80089e4:	4619      	mov	r1, r3
 80089e6:	463b      	mov	r3, r7
 80089e8:	bfb4      	ite	lt
 80089ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80089ee:	2300      	movge	r3, #0
 80089f0:	4691      	mov	r9, r2
 80089f2:	bfbf      	itttt	lt
 80089f4:	4632      	movlt	r2, r6
 80089f6:	461f      	movlt	r7, r3
 80089f8:	232d      	movlt	r3, #45	@ 0x2d
 80089fa:	4616      	movlt	r6, r2
 80089fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008a00:	700b      	strb	r3, [r1, #0]
 8008a02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a04:	f023 0820 	bic.w	r8, r3, #32
 8008a08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a0c:	d005      	beq.n	8008a1a <__cvt+0x42>
 8008a0e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008a12:	d100      	bne.n	8008a16 <__cvt+0x3e>
 8008a14:	3401      	adds	r4, #1
 8008a16:	2102      	movs	r1, #2
 8008a18:	e000      	b.n	8008a1c <__cvt+0x44>
 8008a1a:	2103      	movs	r1, #3
 8008a1c:	ab03      	add	r3, sp, #12
 8008a1e:	4622      	mov	r2, r4
 8008a20:	9301      	str	r3, [sp, #4]
 8008a22:	ab02      	add	r3, sp, #8
 8008a24:	ec47 6b10 	vmov	d0, r6, r7
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	4653      	mov	r3, sl
 8008a2c:	f000 ff54 	bl	80098d8 <_dtoa_r>
 8008a30:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008a34:	4605      	mov	r5, r0
 8008a36:	d119      	bne.n	8008a6c <__cvt+0x94>
 8008a38:	f019 0f01 	tst.w	r9, #1
 8008a3c:	d00e      	beq.n	8008a5c <__cvt+0x84>
 8008a3e:	eb00 0904 	add.w	r9, r0, r4
 8008a42:	2200      	movs	r2, #0
 8008a44:	2300      	movs	r3, #0
 8008a46:	4630      	mov	r0, r6
 8008a48:	4639      	mov	r1, r7
 8008a4a:	f7f8 f841 	bl	8000ad0 <__aeabi_dcmpeq>
 8008a4e:	b108      	cbz	r0, 8008a54 <__cvt+0x7c>
 8008a50:	f8cd 900c 	str.w	r9, [sp, #12]
 8008a54:	2230      	movs	r2, #48	@ 0x30
 8008a56:	9b03      	ldr	r3, [sp, #12]
 8008a58:	454b      	cmp	r3, r9
 8008a5a:	d31e      	bcc.n	8008a9a <__cvt+0xc2>
 8008a5c:	9b03      	ldr	r3, [sp, #12]
 8008a5e:	4628      	mov	r0, r5
 8008a60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a62:	1b5b      	subs	r3, r3, r5
 8008a64:	6013      	str	r3, [r2, #0]
 8008a66:	b004      	add	sp, #16
 8008a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a70:	eb00 0904 	add.w	r9, r0, r4
 8008a74:	d1e5      	bne.n	8008a42 <__cvt+0x6a>
 8008a76:	7803      	ldrb	r3, [r0, #0]
 8008a78:	2b30      	cmp	r3, #48	@ 0x30
 8008a7a:	d10a      	bne.n	8008a92 <__cvt+0xba>
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	2300      	movs	r3, #0
 8008a80:	4630      	mov	r0, r6
 8008a82:	4639      	mov	r1, r7
 8008a84:	f7f8 f824 	bl	8000ad0 <__aeabi_dcmpeq>
 8008a88:	b918      	cbnz	r0, 8008a92 <__cvt+0xba>
 8008a8a:	f1c4 0401 	rsb	r4, r4, #1
 8008a8e:	f8ca 4000 	str.w	r4, [sl]
 8008a92:	f8da 3000 	ldr.w	r3, [sl]
 8008a96:	4499      	add	r9, r3
 8008a98:	e7d3      	b.n	8008a42 <__cvt+0x6a>
 8008a9a:	1c59      	adds	r1, r3, #1
 8008a9c:	9103      	str	r1, [sp, #12]
 8008a9e:	701a      	strb	r2, [r3, #0]
 8008aa0:	e7d9      	b.n	8008a56 <__cvt+0x7e>

08008aa2 <__exponent>:
 8008aa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008aa4:	2900      	cmp	r1, #0
 8008aa6:	7002      	strb	r2, [r0, #0]
 8008aa8:	bfba      	itte	lt
 8008aaa:	4249      	neglt	r1, r1
 8008aac:	232d      	movlt	r3, #45	@ 0x2d
 8008aae:	232b      	movge	r3, #43	@ 0x2b
 8008ab0:	2909      	cmp	r1, #9
 8008ab2:	7043      	strb	r3, [r0, #1]
 8008ab4:	dd28      	ble.n	8008b08 <__exponent+0x66>
 8008ab6:	f10d 0307 	add.w	r3, sp, #7
 8008aba:	270a      	movs	r7, #10
 8008abc:	461d      	mov	r5, r3
 8008abe:	461a      	mov	r2, r3
 8008ac0:	3b01      	subs	r3, #1
 8008ac2:	fbb1 f6f7 	udiv	r6, r1, r7
 8008ac6:	fb07 1416 	mls	r4, r7, r6, r1
 8008aca:	3430      	adds	r4, #48	@ 0x30
 8008acc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008ad0:	460c      	mov	r4, r1
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	2c63      	cmp	r4, #99	@ 0x63
 8008ad6:	dcf2      	bgt.n	8008abe <__exponent+0x1c>
 8008ad8:	3130      	adds	r1, #48	@ 0x30
 8008ada:	1e94      	subs	r4, r2, #2
 8008adc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ae0:	1c41      	adds	r1, r0, #1
 8008ae2:	4623      	mov	r3, r4
 8008ae4:	42ab      	cmp	r3, r5
 8008ae6:	d30a      	bcc.n	8008afe <__exponent+0x5c>
 8008ae8:	f10d 0309 	add.w	r3, sp, #9
 8008aec:	1a9b      	subs	r3, r3, r2
 8008aee:	42ac      	cmp	r4, r5
 8008af0:	bf88      	it	hi
 8008af2:	2300      	movhi	r3, #0
 8008af4:	3302      	adds	r3, #2
 8008af6:	4403      	add	r3, r0
 8008af8:	1a18      	subs	r0, r3, r0
 8008afa:	b003      	add	sp, #12
 8008afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008afe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008b02:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008b06:	e7ed      	b.n	8008ae4 <__exponent+0x42>
 8008b08:	2330      	movs	r3, #48	@ 0x30
 8008b0a:	3130      	adds	r1, #48	@ 0x30
 8008b0c:	7083      	strb	r3, [r0, #2]
 8008b0e:	1d03      	adds	r3, r0, #4
 8008b10:	70c1      	strb	r1, [r0, #3]
 8008b12:	e7f1      	b.n	8008af8 <__exponent+0x56>

08008b14 <_printf_float>:
 8008b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b18:	b08d      	sub	sp, #52	@ 0x34
 8008b1a:	460c      	mov	r4, r1
 8008b1c:	4616      	mov	r6, r2
 8008b1e:	461f      	mov	r7, r3
 8008b20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008b24:	4605      	mov	r5, r0
 8008b26:	f000 fdc3 	bl	80096b0 <_localeconv_r>
 8008b2a:	6803      	ldr	r3, [r0, #0]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	9304      	str	r3, [sp, #16]
 8008b30:	f7f7 fba2 	bl	8000278 <strlen>
 8008b34:	2300      	movs	r3, #0
 8008b36:	9005      	str	r0, [sp, #20]
 8008b38:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8008b3e:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008b42:	3307      	adds	r3, #7
 8008b44:	f8d4 b000 	ldr.w	fp, [r4]
 8008b48:	f023 0307 	bic.w	r3, r3, #7
 8008b4c:	f103 0208 	add.w	r2, r3, #8
 8008b50:	f8c8 2000 	str.w	r2, [r8]
 8008b54:	f04f 32ff 	mov.w	r2, #4294967295
 8008b58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008b60:	f8cd 8018 	str.w	r8, [sp, #24]
 8008b64:	9307      	str	r3, [sp, #28]
 8008b66:	4b9d      	ldr	r3, [pc, #628]	@ (8008ddc <_printf_float+0x2c8>)
 8008b68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b6c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008b70:	f7f7 ffe0 	bl	8000b34 <__aeabi_dcmpun>
 8008b74:	bb70      	cbnz	r0, 8008bd4 <_printf_float+0xc0>
 8008b76:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7a:	4b98      	ldr	r3, [pc, #608]	@ (8008ddc <_printf_float+0x2c8>)
 8008b7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b80:	f7f7 ffba 	bl	8000af8 <__aeabi_dcmple>
 8008b84:	bb30      	cbnz	r0, 8008bd4 <_printf_float+0xc0>
 8008b86:	2200      	movs	r2, #0
 8008b88:	2300      	movs	r3, #0
 8008b8a:	4640      	mov	r0, r8
 8008b8c:	4649      	mov	r1, r9
 8008b8e:	f7f7 ffa9 	bl	8000ae4 <__aeabi_dcmplt>
 8008b92:	b110      	cbz	r0, 8008b9a <_printf_float+0x86>
 8008b94:	232d      	movs	r3, #45	@ 0x2d
 8008b96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b9a:	4a91      	ldr	r2, [pc, #580]	@ (8008de0 <_printf_float+0x2cc>)
 8008b9c:	4b91      	ldr	r3, [pc, #580]	@ (8008de4 <_printf_float+0x2d0>)
 8008b9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008ba2:	bf94      	ite	ls
 8008ba4:	4690      	movls	r8, r2
 8008ba6:	4698      	movhi	r8, r3
 8008ba8:	2303      	movs	r3, #3
 8008baa:	f04f 0900 	mov.w	r9, #0
 8008bae:	6123      	str	r3, [r4, #16]
 8008bb0:	f02b 0304 	bic.w	r3, fp, #4
 8008bb4:	6023      	str	r3, [r4, #0]
 8008bb6:	4633      	mov	r3, r6
 8008bb8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008bba:	4621      	mov	r1, r4
 8008bbc:	4628      	mov	r0, r5
 8008bbe:	9700      	str	r7, [sp, #0]
 8008bc0:	f000 f9d2 	bl	8008f68 <_printf_common>
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	f040 808d 	bne.w	8008ce4 <_printf_float+0x1d0>
 8008bca:	f04f 30ff 	mov.w	r0, #4294967295
 8008bce:	b00d      	add	sp, #52	@ 0x34
 8008bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd4:	4642      	mov	r2, r8
 8008bd6:	464b      	mov	r3, r9
 8008bd8:	4640      	mov	r0, r8
 8008bda:	4649      	mov	r1, r9
 8008bdc:	f7f7 ffaa 	bl	8000b34 <__aeabi_dcmpun>
 8008be0:	b140      	cbz	r0, 8008bf4 <_printf_float+0xe0>
 8008be2:	464b      	mov	r3, r9
 8008be4:	4a80      	ldr	r2, [pc, #512]	@ (8008de8 <_printf_float+0x2d4>)
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	bfbc      	itt	lt
 8008bea:	232d      	movlt	r3, #45	@ 0x2d
 8008bec:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008bf0:	4b7e      	ldr	r3, [pc, #504]	@ (8008dec <_printf_float+0x2d8>)
 8008bf2:	e7d4      	b.n	8008b9e <_printf_float+0x8a>
 8008bf4:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008bf8:	6863      	ldr	r3, [r4, #4]
 8008bfa:	9206      	str	r2, [sp, #24]
 8008bfc:	1c5a      	adds	r2, r3, #1
 8008bfe:	d13b      	bne.n	8008c78 <_printf_float+0x164>
 8008c00:	2306      	movs	r3, #6
 8008c02:	6063      	str	r3, [r4, #4]
 8008c04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008c08:	2300      	movs	r3, #0
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	6022      	str	r2, [r4, #0]
 8008c0e:	9303      	str	r3, [sp, #12]
 8008c10:	ab0a      	add	r3, sp, #40	@ 0x28
 8008c12:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008c16:	ab09      	add	r3, sp, #36	@ 0x24
 8008c18:	ec49 8b10 	vmov	d0, r8, r9
 8008c1c:	9300      	str	r3, [sp, #0]
 8008c1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008c22:	6861      	ldr	r1, [r4, #4]
 8008c24:	f7ff fed8 	bl	80089d8 <__cvt>
 8008c28:	9b06      	ldr	r3, [sp, #24]
 8008c2a:	4680      	mov	r8, r0
 8008c2c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c2e:	2b47      	cmp	r3, #71	@ 0x47
 8008c30:	d129      	bne.n	8008c86 <_printf_float+0x172>
 8008c32:	1cc8      	adds	r0, r1, #3
 8008c34:	db02      	blt.n	8008c3c <_printf_float+0x128>
 8008c36:	6863      	ldr	r3, [r4, #4]
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	dd41      	ble.n	8008cc0 <_printf_float+0x1ac>
 8008c3c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008c40:	fa5f fa8a 	uxtb.w	sl, sl
 8008c44:	3901      	subs	r1, #1
 8008c46:	4652      	mov	r2, sl
 8008c48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008c4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c4e:	f7ff ff28 	bl	8008aa2 <__exponent>
 8008c52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c54:	4681      	mov	r9, r0
 8008c56:	1813      	adds	r3, r2, r0
 8008c58:	2a01      	cmp	r2, #1
 8008c5a:	6123      	str	r3, [r4, #16]
 8008c5c:	dc02      	bgt.n	8008c64 <_printf_float+0x150>
 8008c5e:	6822      	ldr	r2, [r4, #0]
 8008c60:	07d2      	lsls	r2, r2, #31
 8008c62:	d501      	bpl.n	8008c68 <_printf_float+0x154>
 8008c64:	3301      	adds	r3, #1
 8008c66:	6123      	str	r3, [r4, #16]
 8008c68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d0a2      	beq.n	8008bb6 <_printf_float+0xa2>
 8008c70:	232d      	movs	r3, #45	@ 0x2d
 8008c72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c76:	e79e      	b.n	8008bb6 <_printf_float+0xa2>
 8008c78:	9a06      	ldr	r2, [sp, #24]
 8008c7a:	2a47      	cmp	r2, #71	@ 0x47
 8008c7c:	d1c2      	bne.n	8008c04 <_printf_float+0xf0>
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1c0      	bne.n	8008c04 <_printf_float+0xf0>
 8008c82:	2301      	movs	r3, #1
 8008c84:	e7bd      	b.n	8008c02 <_printf_float+0xee>
 8008c86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c8a:	d9db      	bls.n	8008c44 <_printf_float+0x130>
 8008c8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008c90:	d118      	bne.n	8008cc4 <_printf_float+0x1b0>
 8008c92:	2900      	cmp	r1, #0
 8008c94:	6863      	ldr	r3, [r4, #4]
 8008c96:	dd0b      	ble.n	8008cb0 <_printf_float+0x19c>
 8008c98:	6121      	str	r1, [r4, #16]
 8008c9a:	b913      	cbnz	r3, 8008ca2 <_printf_float+0x18e>
 8008c9c:	6822      	ldr	r2, [r4, #0]
 8008c9e:	07d0      	lsls	r0, r2, #31
 8008ca0:	d502      	bpl.n	8008ca8 <_printf_float+0x194>
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	440b      	add	r3, r1
 8008ca6:	6123      	str	r3, [r4, #16]
 8008ca8:	f04f 0900 	mov.w	r9, #0
 8008cac:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008cae:	e7db      	b.n	8008c68 <_printf_float+0x154>
 8008cb0:	b913      	cbnz	r3, 8008cb8 <_printf_float+0x1a4>
 8008cb2:	6822      	ldr	r2, [r4, #0]
 8008cb4:	07d2      	lsls	r2, r2, #31
 8008cb6:	d501      	bpl.n	8008cbc <_printf_float+0x1a8>
 8008cb8:	3302      	adds	r3, #2
 8008cba:	e7f4      	b.n	8008ca6 <_printf_float+0x192>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e7f2      	b.n	8008ca6 <_printf_float+0x192>
 8008cc0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008cc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cc6:	4299      	cmp	r1, r3
 8008cc8:	db05      	blt.n	8008cd6 <_printf_float+0x1c2>
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	6121      	str	r1, [r4, #16]
 8008cce:	07d8      	lsls	r0, r3, #31
 8008cd0:	d5ea      	bpl.n	8008ca8 <_printf_float+0x194>
 8008cd2:	1c4b      	adds	r3, r1, #1
 8008cd4:	e7e7      	b.n	8008ca6 <_printf_float+0x192>
 8008cd6:	2900      	cmp	r1, #0
 8008cd8:	bfd4      	ite	le
 8008cda:	f1c1 0202 	rsble	r2, r1, #2
 8008cde:	2201      	movgt	r2, #1
 8008ce0:	4413      	add	r3, r2
 8008ce2:	e7e0      	b.n	8008ca6 <_printf_float+0x192>
 8008ce4:	6823      	ldr	r3, [r4, #0]
 8008ce6:	055a      	lsls	r2, r3, #21
 8008ce8:	d407      	bmi.n	8008cfa <_printf_float+0x1e6>
 8008cea:	6923      	ldr	r3, [r4, #16]
 8008cec:	4642      	mov	r2, r8
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	47b8      	blx	r7
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	d12b      	bne.n	8008d50 <_printf_float+0x23c>
 8008cf8:	e767      	b.n	8008bca <_printf_float+0xb6>
 8008cfa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008cfe:	f240 80dd 	bls.w	8008ebc <_printf_float+0x3a8>
 8008d02:	2200      	movs	r2, #0
 8008d04:	2300      	movs	r3, #0
 8008d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008d0a:	f7f7 fee1 	bl	8000ad0 <__aeabi_dcmpeq>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	d033      	beq.n	8008d7a <_printf_float+0x266>
 8008d12:	2301      	movs	r3, #1
 8008d14:	4a36      	ldr	r2, [pc, #216]	@ (8008df0 <_printf_float+0x2dc>)
 8008d16:	4631      	mov	r1, r6
 8008d18:	4628      	mov	r0, r5
 8008d1a:	47b8      	blx	r7
 8008d1c:	3001      	adds	r0, #1
 8008d1e:	f43f af54 	beq.w	8008bca <_printf_float+0xb6>
 8008d22:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008d26:	4543      	cmp	r3, r8
 8008d28:	db02      	blt.n	8008d30 <_printf_float+0x21c>
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	07d8      	lsls	r0, r3, #31
 8008d2e:	d50f      	bpl.n	8008d50 <_printf_float+0x23c>
 8008d30:	4631      	mov	r1, r6
 8008d32:	4628      	mov	r0, r5
 8008d34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d38:	47b8      	blx	r7
 8008d3a:	3001      	adds	r0, #1
 8008d3c:	f43f af45 	beq.w	8008bca <_printf_float+0xb6>
 8008d40:	f04f 0900 	mov.w	r9, #0
 8008d44:	f108 38ff 	add.w	r8, r8, #4294967295
 8008d48:	f104 0a1a 	add.w	sl, r4, #26
 8008d4c:	45c8      	cmp	r8, r9
 8008d4e:	dc09      	bgt.n	8008d64 <_printf_float+0x250>
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	079b      	lsls	r3, r3, #30
 8008d54:	f100 8103 	bmi.w	8008f5e <_printf_float+0x44a>
 8008d58:	68e0      	ldr	r0, [r4, #12]
 8008d5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d5c:	4298      	cmp	r0, r3
 8008d5e:	bfb8      	it	lt
 8008d60:	4618      	movlt	r0, r3
 8008d62:	e734      	b.n	8008bce <_printf_float+0xba>
 8008d64:	2301      	movs	r3, #1
 8008d66:	4652      	mov	r2, sl
 8008d68:	4631      	mov	r1, r6
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	47b8      	blx	r7
 8008d6e:	3001      	adds	r0, #1
 8008d70:	f43f af2b 	beq.w	8008bca <_printf_float+0xb6>
 8008d74:	f109 0901 	add.w	r9, r9, #1
 8008d78:	e7e8      	b.n	8008d4c <_printf_float+0x238>
 8008d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dc39      	bgt.n	8008df4 <_printf_float+0x2e0>
 8008d80:	2301      	movs	r3, #1
 8008d82:	4a1b      	ldr	r2, [pc, #108]	@ (8008df0 <_printf_float+0x2dc>)
 8008d84:	4631      	mov	r1, r6
 8008d86:	4628      	mov	r0, r5
 8008d88:	47b8      	blx	r7
 8008d8a:	3001      	adds	r0, #1
 8008d8c:	f43f af1d 	beq.w	8008bca <_printf_float+0xb6>
 8008d90:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008d94:	ea59 0303 	orrs.w	r3, r9, r3
 8008d98:	d102      	bne.n	8008da0 <_printf_float+0x28c>
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	07d9      	lsls	r1, r3, #31
 8008d9e:	d5d7      	bpl.n	8008d50 <_printf_float+0x23c>
 8008da0:	4631      	mov	r1, r6
 8008da2:	4628      	mov	r0, r5
 8008da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da8:	47b8      	blx	r7
 8008daa:	3001      	adds	r0, #1
 8008dac:	f43f af0d 	beq.w	8008bca <_printf_float+0xb6>
 8008db0:	f04f 0a00 	mov.w	sl, #0
 8008db4:	f104 0b1a 	add.w	fp, r4, #26
 8008db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dba:	425b      	negs	r3, r3
 8008dbc:	4553      	cmp	r3, sl
 8008dbe:	dc01      	bgt.n	8008dc4 <_printf_float+0x2b0>
 8008dc0:	464b      	mov	r3, r9
 8008dc2:	e793      	b.n	8008cec <_printf_float+0x1d8>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	465a      	mov	r2, fp
 8008dc8:	4631      	mov	r1, r6
 8008dca:	4628      	mov	r0, r5
 8008dcc:	47b8      	blx	r7
 8008dce:	3001      	adds	r0, #1
 8008dd0:	f43f aefb 	beq.w	8008bca <_printf_float+0xb6>
 8008dd4:	f10a 0a01 	add.w	sl, sl, #1
 8008dd8:	e7ee      	b.n	8008db8 <_printf_float+0x2a4>
 8008dda:	bf00      	nop
 8008ddc:	7fefffff 	.word	0x7fefffff
 8008de0:	0800b59c 	.word	0x0800b59c
 8008de4:	0800b5a0 	.word	0x0800b5a0
 8008de8:	0800b5a4 	.word	0x0800b5a4
 8008dec:	0800b5a8 	.word	0x0800b5a8
 8008df0:	0800b5ac 	.word	0x0800b5ac
 8008df4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008df6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008dfa:	4553      	cmp	r3, sl
 8008dfc:	bfa8      	it	ge
 8008dfe:	4653      	movge	r3, sl
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	4699      	mov	r9, r3
 8008e04:	dc36      	bgt.n	8008e74 <_printf_float+0x360>
 8008e06:	f04f 0b00 	mov.w	fp, #0
 8008e0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e0e:	f104 021a 	add.w	r2, r4, #26
 8008e12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e14:	9306      	str	r3, [sp, #24]
 8008e16:	eba3 0309 	sub.w	r3, r3, r9
 8008e1a:	455b      	cmp	r3, fp
 8008e1c:	dc31      	bgt.n	8008e82 <_printf_float+0x36e>
 8008e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e20:	459a      	cmp	sl, r3
 8008e22:	dc3a      	bgt.n	8008e9a <_printf_float+0x386>
 8008e24:	6823      	ldr	r3, [r4, #0]
 8008e26:	07da      	lsls	r2, r3, #31
 8008e28:	d437      	bmi.n	8008e9a <_printf_float+0x386>
 8008e2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e2c:	ebaa 0903 	sub.w	r9, sl, r3
 8008e30:	9b06      	ldr	r3, [sp, #24]
 8008e32:	ebaa 0303 	sub.w	r3, sl, r3
 8008e36:	4599      	cmp	r9, r3
 8008e38:	bfa8      	it	ge
 8008e3a:	4699      	movge	r9, r3
 8008e3c:	f1b9 0f00 	cmp.w	r9, #0
 8008e40:	dc33      	bgt.n	8008eaa <_printf_float+0x396>
 8008e42:	f04f 0800 	mov.w	r8, #0
 8008e46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e4a:	f104 0b1a 	add.w	fp, r4, #26
 8008e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e50:	ebaa 0303 	sub.w	r3, sl, r3
 8008e54:	eba3 0309 	sub.w	r3, r3, r9
 8008e58:	4543      	cmp	r3, r8
 8008e5a:	f77f af79 	ble.w	8008d50 <_printf_float+0x23c>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	465a      	mov	r2, fp
 8008e62:	4631      	mov	r1, r6
 8008e64:	4628      	mov	r0, r5
 8008e66:	47b8      	blx	r7
 8008e68:	3001      	adds	r0, #1
 8008e6a:	f43f aeae 	beq.w	8008bca <_printf_float+0xb6>
 8008e6e:	f108 0801 	add.w	r8, r8, #1
 8008e72:	e7ec      	b.n	8008e4e <_printf_float+0x33a>
 8008e74:	4642      	mov	r2, r8
 8008e76:	4631      	mov	r1, r6
 8008e78:	4628      	mov	r0, r5
 8008e7a:	47b8      	blx	r7
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	d1c2      	bne.n	8008e06 <_printf_float+0x2f2>
 8008e80:	e6a3      	b.n	8008bca <_printf_float+0xb6>
 8008e82:	2301      	movs	r3, #1
 8008e84:	4631      	mov	r1, r6
 8008e86:	4628      	mov	r0, r5
 8008e88:	9206      	str	r2, [sp, #24]
 8008e8a:	47b8      	blx	r7
 8008e8c:	3001      	adds	r0, #1
 8008e8e:	f43f ae9c 	beq.w	8008bca <_printf_float+0xb6>
 8008e92:	f10b 0b01 	add.w	fp, fp, #1
 8008e96:	9a06      	ldr	r2, [sp, #24]
 8008e98:	e7bb      	b.n	8008e12 <_printf_float+0x2fe>
 8008e9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e9e:	4631      	mov	r1, r6
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	47b8      	blx	r7
 8008ea4:	3001      	adds	r0, #1
 8008ea6:	d1c0      	bne.n	8008e2a <_printf_float+0x316>
 8008ea8:	e68f      	b.n	8008bca <_printf_float+0xb6>
 8008eaa:	9a06      	ldr	r2, [sp, #24]
 8008eac:	464b      	mov	r3, r9
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	4442      	add	r2, r8
 8008eb4:	47b8      	blx	r7
 8008eb6:	3001      	adds	r0, #1
 8008eb8:	d1c3      	bne.n	8008e42 <_printf_float+0x32e>
 8008eba:	e686      	b.n	8008bca <_printf_float+0xb6>
 8008ebc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008ec0:	f1ba 0f01 	cmp.w	sl, #1
 8008ec4:	dc01      	bgt.n	8008eca <_printf_float+0x3b6>
 8008ec6:	07db      	lsls	r3, r3, #31
 8008ec8:	d536      	bpl.n	8008f38 <_printf_float+0x424>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	4642      	mov	r2, r8
 8008ece:	4631      	mov	r1, r6
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	47b8      	blx	r7
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	f43f ae78 	beq.w	8008bca <_printf_float+0xb6>
 8008eda:	4631      	mov	r1, r6
 8008edc:	4628      	mov	r0, r5
 8008ede:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ee2:	47b8      	blx	r7
 8008ee4:	3001      	adds	r0, #1
 8008ee6:	f43f ae70 	beq.w	8008bca <_printf_float+0xb6>
 8008eea:	2200      	movs	r2, #0
 8008eec:	2300      	movs	r3, #0
 8008eee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ef2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ef6:	f7f7 fdeb 	bl	8000ad0 <__aeabi_dcmpeq>
 8008efa:	b9c0      	cbnz	r0, 8008f2e <_printf_float+0x41a>
 8008efc:	4653      	mov	r3, sl
 8008efe:	f108 0201 	add.w	r2, r8, #1
 8008f02:	4631      	mov	r1, r6
 8008f04:	4628      	mov	r0, r5
 8008f06:	47b8      	blx	r7
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d10c      	bne.n	8008f26 <_printf_float+0x412>
 8008f0c:	e65d      	b.n	8008bca <_printf_float+0xb6>
 8008f0e:	2301      	movs	r3, #1
 8008f10:	465a      	mov	r2, fp
 8008f12:	4631      	mov	r1, r6
 8008f14:	4628      	mov	r0, r5
 8008f16:	47b8      	blx	r7
 8008f18:	3001      	adds	r0, #1
 8008f1a:	f43f ae56 	beq.w	8008bca <_printf_float+0xb6>
 8008f1e:	f108 0801 	add.w	r8, r8, #1
 8008f22:	45d0      	cmp	r8, sl
 8008f24:	dbf3      	blt.n	8008f0e <_printf_float+0x3fa>
 8008f26:	464b      	mov	r3, r9
 8008f28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008f2c:	e6df      	b.n	8008cee <_printf_float+0x1da>
 8008f2e:	f04f 0800 	mov.w	r8, #0
 8008f32:	f104 0b1a 	add.w	fp, r4, #26
 8008f36:	e7f4      	b.n	8008f22 <_printf_float+0x40e>
 8008f38:	2301      	movs	r3, #1
 8008f3a:	4642      	mov	r2, r8
 8008f3c:	e7e1      	b.n	8008f02 <_printf_float+0x3ee>
 8008f3e:	2301      	movs	r3, #1
 8008f40:	464a      	mov	r2, r9
 8008f42:	4631      	mov	r1, r6
 8008f44:	4628      	mov	r0, r5
 8008f46:	47b8      	blx	r7
 8008f48:	3001      	adds	r0, #1
 8008f4a:	f43f ae3e 	beq.w	8008bca <_printf_float+0xb6>
 8008f4e:	f108 0801 	add.w	r8, r8, #1
 8008f52:	68e3      	ldr	r3, [r4, #12]
 8008f54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f56:	1a5b      	subs	r3, r3, r1
 8008f58:	4543      	cmp	r3, r8
 8008f5a:	dcf0      	bgt.n	8008f3e <_printf_float+0x42a>
 8008f5c:	e6fc      	b.n	8008d58 <_printf_float+0x244>
 8008f5e:	f04f 0800 	mov.w	r8, #0
 8008f62:	f104 0919 	add.w	r9, r4, #25
 8008f66:	e7f4      	b.n	8008f52 <_printf_float+0x43e>

08008f68 <_printf_common>:
 8008f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f6c:	4616      	mov	r6, r2
 8008f6e:	4698      	mov	r8, r3
 8008f70:	688a      	ldr	r2, [r1, #8]
 8008f72:	4607      	mov	r7, r0
 8008f74:	690b      	ldr	r3, [r1, #16]
 8008f76:	460c      	mov	r4, r1
 8008f78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	bfb8      	it	lt
 8008f80:	4613      	movlt	r3, r2
 8008f82:	6033      	str	r3, [r6, #0]
 8008f84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f88:	b10a      	cbz	r2, 8008f8e <_printf_common+0x26>
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	6033      	str	r3, [r6, #0]
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	0699      	lsls	r1, r3, #26
 8008f92:	bf42      	ittt	mi
 8008f94:	6833      	ldrmi	r3, [r6, #0]
 8008f96:	3302      	addmi	r3, #2
 8008f98:	6033      	strmi	r3, [r6, #0]
 8008f9a:	6825      	ldr	r5, [r4, #0]
 8008f9c:	f015 0506 	ands.w	r5, r5, #6
 8008fa0:	d106      	bne.n	8008fb0 <_printf_common+0x48>
 8008fa2:	f104 0a19 	add.w	sl, r4, #25
 8008fa6:	68e3      	ldr	r3, [r4, #12]
 8008fa8:	6832      	ldr	r2, [r6, #0]
 8008faa:	1a9b      	subs	r3, r3, r2
 8008fac:	42ab      	cmp	r3, r5
 8008fae:	dc2b      	bgt.n	8009008 <_printf_common+0xa0>
 8008fb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008fb4:	6822      	ldr	r2, [r4, #0]
 8008fb6:	3b00      	subs	r3, #0
 8008fb8:	bf18      	it	ne
 8008fba:	2301      	movne	r3, #1
 8008fbc:	0692      	lsls	r2, r2, #26
 8008fbe:	d430      	bmi.n	8009022 <_printf_common+0xba>
 8008fc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008fc4:	4641      	mov	r1, r8
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	47c8      	blx	r9
 8008fca:	3001      	adds	r0, #1
 8008fcc:	d023      	beq.n	8009016 <_printf_common+0xae>
 8008fce:	6823      	ldr	r3, [r4, #0]
 8008fd0:	341a      	adds	r4, #26
 8008fd2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8008fd6:	f003 0306 	and.w	r3, r3, #6
 8008fda:	2b04      	cmp	r3, #4
 8008fdc:	bf0a      	itet	eq
 8008fde:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8008fe2:	2500      	movne	r5, #0
 8008fe4:	6833      	ldreq	r3, [r6, #0]
 8008fe6:	f04f 0600 	mov.w	r6, #0
 8008fea:	bf08      	it	eq
 8008fec:	1aed      	subeq	r5, r5, r3
 8008fee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008ff2:	bf08      	it	eq
 8008ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	bfc4      	itt	gt
 8008ffc:	1a9b      	subgt	r3, r3, r2
 8008ffe:	18ed      	addgt	r5, r5, r3
 8009000:	42b5      	cmp	r5, r6
 8009002:	d11a      	bne.n	800903a <_printf_common+0xd2>
 8009004:	2000      	movs	r0, #0
 8009006:	e008      	b.n	800901a <_printf_common+0xb2>
 8009008:	2301      	movs	r3, #1
 800900a:	4652      	mov	r2, sl
 800900c:	4641      	mov	r1, r8
 800900e:	4638      	mov	r0, r7
 8009010:	47c8      	blx	r9
 8009012:	3001      	adds	r0, #1
 8009014:	d103      	bne.n	800901e <_printf_common+0xb6>
 8009016:	f04f 30ff 	mov.w	r0, #4294967295
 800901a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800901e:	3501      	adds	r5, #1
 8009020:	e7c1      	b.n	8008fa6 <_printf_common+0x3e>
 8009022:	18e1      	adds	r1, r4, r3
 8009024:	1c5a      	adds	r2, r3, #1
 8009026:	2030      	movs	r0, #48	@ 0x30
 8009028:	3302      	adds	r3, #2
 800902a:	4422      	add	r2, r4
 800902c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009030:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009034:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009038:	e7c2      	b.n	8008fc0 <_printf_common+0x58>
 800903a:	2301      	movs	r3, #1
 800903c:	4622      	mov	r2, r4
 800903e:	4641      	mov	r1, r8
 8009040:	4638      	mov	r0, r7
 8009042:	47c8      	blx	r9
 8009044:	3001      	adds	r0, #1
 8009046:	d0e6      	beq.n	8009016 <_printf_common+0xae>
 8009048:	3601      	adds	r6, #1
 800904a:	e7d9      	b.n	8009000 <_printf_common+0x98>

0800904c <_printf_i>:
 800904c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009050:	7e0f      	ldrb	r7, [r1, #24]
 8009052:	4691      	mov	r9, r2
 8009054:	4680      	mov	r8, r0
 8009056:	460c      	mov	r4, r1
 8009058:	2f78      	cmp	r7, #120	@ 0x78
 800905a:	469a      	mov	sl, r3
 800905c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800905e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009062:	d807      	bhi.n	8009074 <_printf_i+0x28>
 8009064:	2f62      	cmp	r7, #98	@ 0x62
 8009066:	d80a      	bhi.n	800907e <_printf_i+0x32>
 8009068:	2f00      	cmp	r7, #0
 800906a:	f000 80d2 	beq.w	8009212 <_printf_i+0x1c6>
 800906e:	2f58      	cmp	r7, #88	@ 0x58
 8009070:	f000 80b9 	beq.w	80091e6 <_printf_i+0x19a>
 8009074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009078:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800907c:	e03a      	b.n	80090f4 <_printf_i+0xa8>
 800907e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009082:	2b15      	cmp	r3, #21
 8009084:	d8f6      	bhi.n	8009074 <_printf_i+0x28>
 8009086:	a101      	add	r1, pc, #4	@ (adr r1, 800908c <_printf_i+0x40>)
 8009088:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800908c:	080090e5 	.word	0x080090e5
 8009090:	080090f9 	.word	0x080090f9
 8009094:	08009075 	.word	0x08009075
 8009098:	08009075 	.word	0x08009075
 800909c:	08009075 	.word	0x08009075
 80090a0:	08009075 	.word	0x08009075
 80090a4:	080090f9 	.word	0x080090f9
 80090a8:	08009075 	.word	0x08009075
 80090ac:	08009075 	.word	0x08009075
 80090b0:	08009075 	.word	0x08009075
 80090b4:	08009075 	.word	0x08009075
 80090b8:	080091f9 	.word	0x080091f9
 80090bc:	08009123 	.word	0x08009123
 80090c0:	080091b3 	.word	0x080091b3
 80090c4:	08009075 	.word	0x08009075
 80090c8:	08009075 	.word	0x08009075
 80090cc:	0800921b 	.word	0x0800921b
 80090d0:	08009075 	.word	0x08009075
 80090d4:	08009123 	.word	0x08009123
 80090d8:	08009075 	.word	0x08009075
 80090dc:	08009075 	.word	0x08009075
 80090e0:	080091bb 	.word	0x080091bb
 80090e4:	6833      	ldr	r3, [r6, #0]
 80090e6:	1d1a      	adds	r2, r3, #4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6032      	str	r2, [r6, #0]
 80090ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80090f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80090f4:	2301      	movs	r3, #1
 80090f6:	e09d      	b.n	8009234 <_printf_i+0x1e8>
 80090f8:	6833      	ldr	r3, [r6, #0]
 80090fa:	6820      	ldr	r0, [r4, #0]
 80090fc:	1d19      	adds	r1, r3, #4
 80090fe:	6031      	str	r1, [r6, #0]
 8009100:	0606      	lsls	r6, r0, #24
 8009102:	d501      	bpl.n	8009108 <_printf_i+0xbc>
 8009104:	681d      	ldr	r5, [r3, #0]
 8009106:	e003      	b.n	8009110 <_printf_i+0xc4>
 8009108:	0645      	lsls	r5, r0, #25
 800910a:	d5fb      	bpl.n	8009104 <_printf_i+0xb8>
 800910c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009110:	2d00      	cmp	r5, #0
 8009112:	da03      	bge.n	800911c <_printf_i+0xd0>
 8009114:	232d      	movs	r3, #45	@ 0x2d
 8009116:	426d      	negs	r5, r5
 8009118:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800911c:	4859      	ldr	r0, [pc, #356]	@ (8009284 <_printf_i+0x238>)
 800911e:	230a      	movs	r3, #10
 8009120:	e011      	b.n	8009146 <_printf_i+0xfa>
 8009122:	6821      	ldr	r1, [r4, #0]
 8009124:	6833      	ldr	r3, [r6, #0]
 8009126:	0608      	lsls	r0, r1, #24
 8009128:	f853 5b04 	ldr.w	r5, [r3], #4
 800912c:	d402      	bmi.n	8009134 <_printf_i+0xe8>
 800912e:	0649      	lsls	r1, r1, #25
 8009130:	bf48      	it	mi
 8009132:	b2ad      	uxthmi	r5, r5
 8009134:	2f6f      	cmp	r7, #111	@ 0x6f
 8009136:	6033      	str	r3, [r6, #0]
 8009138:	4852      	ldr	r0, [pc, #328]	@ (8009284 <_printf_i+0x238>)
 800913a:	bf14      	ite	ne
 800913c:	230a      	movne	r3, #10
 800913e:	2308      	moveq	r3, #8
 8009140:	2100      	movs	r1, #0
 8009142:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009146:	6866      	ldr	r6, [r4, #4]
 8009148:	2e00      	cmp	r6, #0
 800914a:	60a6      	str	r6, [r4, #8]
 800914c:	bfa2      	ittt	ge
 800914e:	6821      	ldrge	r1, [r4, #0]
 8009150:	f021 0104 	bicge.w	r1, r1, #4
 8009154:	6021      	strge	r1, [r4, #0]
 8009156:	b90d      	cbnz	r5, 800915c <_printf_i+0x110>
 8009158:	2e00      	cmp	r6, #0
 800915a:	d04b      	beq.n	80091f4 <_printf_i+0x1a8>
 800915c:	4616      	mov	r6, r2
 800915e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009162:	fb03 5711 	mls	r7, r3, r1, r5
 8009166:	5dc7      	ldrb	r7, [r0, r7]
 8009168:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800916c:	462f      	mov	r7, r5
 800916e:	460d      	mov	r5, r1
 8009170:	42bb      	cmp	r3, r7
 8009172:	d9f4      	bls.n	800915e <_printf_i+0x112>
 8009174:	2b08      	cmp	r3, #8
 8009176:	d10b      	bne.n	8009190 <_printf_i+0x144>
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	07df      	lsls	r7, r3, #31
 800917c:	d508      	bpl.n	8009190 <_printf_i+0x144>
 800917e:	6923      	ldr	r3, [r4, #16]
 8009180:	6861      	ldr	r1, [r4, #4]
 8009182:	4299      	cmp	r1, r3
 8009184:	bfde      	ittt	le
 8009186:	2330      	movle	r3, #48	@ 0x30
 8009188:	f806 3c01 	strble.w	r3, [r6, #-1]
 800918c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009190:	1b92      	subs	r2, r2, r6
 8009192:	6122      	str	r2, [r4, #16]
 8009194:	464b      	mov	r3, r9
 8009196:	aa03      	add	r2, sp, #12
 8009198:	4621      	mov	r1, r4
 800919a:	4640      	mov	r0, r8
 800919c:	f8cd a000 	str.w	sl, [sp]
 80091a0:	f7ff fee2 	bl	8008f68 <_printf_common>
 80091a4:	3001      	adds	r0, #1
 80091a6:	d14a      	bne.n	800923e <_printf_i+0x1f2>
 80091a8:	f04f 30ff 	mov.w	r0, #4294967295
 80091ac:	b004      	add	sp, #16
 80091ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091b2:	6823      	ldr	r3, [r4, #0]
 80091b4:	f043 0320 	orr.w	r3, r3, #32
 80091b8:	6023      	str	r3, [r4, #0]
 80091ba:	2778      	movs	r7, #120	@ 0x78
 80091bc:	4832      	ldr	r0, [pc, #200]	@ (8009288 <_printf_i+0x23c>)
 80091be:	6823      	ldr	r3, [r4, #0]
 80091c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80091c4:	061f      	lsls	r7, r3, #24
 80091c6:	6831      	ldr	r1, [r6, #0]
 80091c8:	f851 5b04 	ldr.w	r5, [r1], #4
 80091cc:	d402      	bmi.n	80091d4 <_printf_i+0x188>
 80091ce:	065f      	lsls	r7, r3, #25
 80091d0:	bf48      	it	mi
 80091d2:	b2ad      	uxthmi	r5, r5
 80091d4:	6031      	str	r1, [r6, #0]
 80091d6:	07d9      	lsls	r1, r3, #31
 80091d8:	bf44      	itt	mi
 80091da:	f043 0320 	orrmi.w	r3, r3, #32
 80091de:	6023      	strmi	r3, [r4, #0]
 80091e0:	b11d      	cbz	r5, 80091ea <_printf_i+0x19e>
 80091e2:	2310      	movs	r3, #16
 80091e4:	e7ac      	b.n	8009140 <_printf_i+0xf4>
 80091e6:	4827      	ldr	r0, [pc, #156]	@ (8009284 <_printf_i+0x238>)
 80091e8:	e7e9      	b.n	80091be <_printf_i+0x172>
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	f023 0320 	bic.w	r3, r3, #32
 80091f0:	6023      	str	r3, [r4, #0]
 80091f2:	e7f6      	b.n	80091e2 <_printf_i+0x196>
 80091f4:	4616      	mov	r6, r2
 80091f6:	e7bd      	b.n	8009174 <_printf_i+0x128>
 80091f8:	6833      	ldr	r3, [r6, #0]
 80091fa:	6825      	ldr	r5, [r4, #0]
 80091fc:	1d18      	adds	r0, r3, #4
 80091fe:	6961      	ldr	r1, [r4, #20]
 8009200:	6030      	str	r0, [r6, #0]
 8009202:	062e      	lsls	r6, r5, #24
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	d501      	bpl.n	800920c <_printf_i+0x1c0>
 8009208:	6019      	str	r1, [r3, #0]
 800920a:	e002      	b.n	8009212 <_printf_i+0x1c6>
 800920c:	0668      	lsls	r0, r5, #25
 800920e:	d5fb      	bpl.n	8009208 <_printf_i+0x1bc>
 8009210:	8019      	strh	r1, [r3, #0]
 8009212:	2300      	movs	r3, #0
 8009214:	4616      	mov	r6, r2
 8009216:	6123      	str	r3, [r4, #16]
 8009218:	e7bc      	b.n	8009194 <_printf_i+0x148>
 800921a:	6833      	ldr	r3, [r6, #0]
 800921c:	2100      	movs	r1, #0
 800921e:	1d1a      	adds	r2, r3, #4
 8009220:	6032      	str	r2, [r6, #0]
 8009222:	681e      	ldr	r6, [r3, #0]
 8009224:	6862      	ldr	r2, [r4, #4]
 8009226:	4630      	mov	r0, r6
 8009228:	f000 fab9 	bl	800979e <memchr>
 800922c:	b108      	cbz	r0, 8009232 <_printf_i+0x1e6>
 800922e:	1b80      	subs	r0, r0, r6
 8009230:	6060      	str	r0, [r4, #4]
 8009232:	6863      	ldr	r3, [r4, #4]
 8009234:	6123      	str	r3, [r4, #16]
 8009236:	2300      	movs	r3, #0
 8009238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800923c:	e7aa      	b.n	8009194 <_printf_i+0x148>
 800923e:	6923      	ldr	r3, [r4, #16]
 8009240:	4632      	mov	r2, r6
 8009242:	4649      	mov	r1, r9
 8009244:	4640      	mov	r0, r8
 8009246:	47d0      	blx	sl
 8009248:	3001      	adds	r0, #1
 800924a:	d0ad      	beq.n	80091a8 <_printf_i+0x15c>
 800924c:	6823      	ldr	r3, [r4, #0]
 800924e:	079b      	lsls	r3, r3, #30
 8009250:	d413      	bmi.n	800927a <_printf_i+0x22e>
 8009252:	68e0      	ldr	r0, [r4, #12]
 8009254:	9b03      	ldr	r3, [sp, #12]
 8009256:	4298      	cmp	r0, r3
 8009258:	bfb8      	it	lt
 800925a:	4618      	movlt	r0, r3
 800925c:	e7a6      	b.n	80091ac <_printf_i+0x160>
 800925e:	2301      	movs	r3, #1
 8009260:	4632      	mov	r2, r6
 8009262:	4649      	mov	r1, r9
 8009264:	4640      	mov	r0, r8
 8009266:	47d0      	blx	sl
 8009268:	3001      	adds	r0, #1
 800926a:	d09d      	beq.n	80091a8 <_printf_i+0x15c>
 800926c:	3501      	adds	r5, #1
 800926e:	68e3      	ldr	r3, [r4, #12]
 8009270:	9903      	ldr	r1, [sp, #12]
 8009272:	1a5b      	subs	r3, r3, r1
 8009274:	42ab      	cmp	r3, r5
 8009276:	dcf2      	bgt.n	800925e <_printf_i+0x212>
 8009278:	e7eb      	b.n	8009252 <_printf_i+0x206>
 800927a:	2500      	movs	r5, #0
 800927c:	f104 0619 	add.w	r6, r4, #25
 8009280:	e7f5      	b.n	800926e <_printf_i+0x222>
 8009282:	bf00      	nop
 8009284:	0800b5ae 	.word	0x0800b5ae
 8009288:	0800b5bf 	.word	0x0800b5bf

0800928c <std>:
 800928c:	2300      	movs	r3, #0
 800928e:	b510      	push	{r4, lr}
 8009290:	4604      	mov	r4, r0
 8009292:	6083      	str	r3, [r0, #8]
 8009294:	8181      	strh	r1, [r0, #12]
 8009296:	4619      	mov	r1, r3
 8009298:	6643      	str	r3, [r0, #100]	@ 0x64
 800929a:	81c2      	strh	r2, [r0, #14]
 800929c:	2208      	movs	r2, #8
 800929e:	6183      	str	r3, [r0, #24]
 80092a0:	e9c0 3300 	strd	r3, r3, [r0]
 80092a4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092a8:	305c      	adds	r0, #92	@ 0x5c
 80092aa:	f000 f9f9 	bl	80096a0 <memset>
 80092ae:	4b0d      	ldr	r3, [pc, #52]	@ (80092e4 <std+0x58>)
 80092b0:	6224      	str	r4, [r4, #32]
 80092b2:	6263      	str	r3, [r4, #36]	@ 0x24
 80092b4:	4b0c      	ldr	r3, [pc, #48]	@ (80092e8 <std+0x5c>)
 80092b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80092b8:	4b0c      	ldr	r3, [pc, #48]	@ (80092ec <std+0x60>)
 80092ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80092bc:	4b0c      	ldr	r3, [pc, #48]	@ (80092f0 <std+0x64>)
 80092be:	6323      	str	r3, [r4, #48]	@ 0x30
 80092c0:	4b0c      	ldr	r3, [pc, #48]	@ (80092f4 <std+0x68>)
 80092c2:	429c      	cmp	r4, r3
 80092c4:	d006      	beq.n	80092d4 <std+0x48>
 80092c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80092ca:	4294      	cmp	r4, r2
 80092cc:	d002      	beq.n	80092d4 <std+0x48>
 80092ce:	33d0      	adds	r3, #208	@ 0xd0
 80092d0:	429c      	cmp	r4, r3
 80092d2:	d105      	bne.n	80092e0 <std+0x54>
 80092d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80092d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092dc:	f000 ba5c 	b.w	8009798 <__retarget_lock_init_recursive>
 80092e0:	bd10      	pop	{r4, pc}
 80092e2:	bf00      	nop
 80092e4:	080094f1 	.word	0x080094f1
 80092e8:	08009513 	.word	0x08009513
 80092ec:	0800954b 	.word	0x0800954b
 80092f0:	0800956f 	.word	0x0800956f
 80092f4:	20000514 	.word	0x20000514

080092f8 <stdio_exit_handler>:
 80092f8:	4a02      	ldr	r2, [pc, #8]	@ (8009304 <stdio_exit_handler+0xc>)
 80092fa:	4903      	ldr	r1, [pc, #12]	@ (8009308 <stdio_exit_handler+0x10>)
 80092fc:	4803      	ldr	r0, [pc, #12]	@ (800930c <stdio_exit_handler+0x14>)
 80092fe:	f000 b869 	b.w	80093d4 <_fwalk_sglue>
 8009302:	bf00      	nop
 8009304:	20000020 	.word	0x20000020
 8009308:	0800b0fd 	.word	0x0800b0fd
 800930c:	20000030 	.word	0x20000030

08009310 <cleanup_stdio>:
 8009310:	6841      	ldr	r1, [r0, #4]
 8009312:	4b0c      	ldr	r3, [pc, #48]	@ (8009344 <cleanup_stdio+0x34>)
 8009314:	4299      	cmp	r1, r3
 8009316:	b510      	push	{r4, lr}
 8009318:	4604      	mov	r4, r0
 800931a:	d001      	beq.n	8009320 <cleanup_stdio+0x10>
 800931c:	f001 feee 	bl	800b0fc <_fflush_r>
 8009320:	68a1      	ldr	r1, [r4, #8]
 8009322:	4b09      	ldr	r3, [pc, #36]	@ (8009348 <cleanup_stdio+0x38>)
 8009324:	4299      	cmp	r1, r3
 8009326:	d002      	beq.n	800932e <cleanup_stdio+0x1e>
 8009328:	4620      	mov	r0, r4
 800932a:	f001 fee7 	bl	800b0fc <_fflush_r>
 800932e:	68e1      	ldr	r1, [r4, #12]
 8009330:	4b06      	ldr	r3, [pc, #24]	@ (800934c <cleanup_stdio+0x3c>)
 8009332:	4299      	cmp	r1, r3
 8009334:	d004      	beq.n	8009340 <cleanup_stdio+0x30>
 8009336:	4620      	mov	r0, r4
 8009338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800933c:	f001 bede 	b.w	800b0fc <_fflush_r>
 8009340:	bd10      	pop	{r4, pc}
 8009342:	bf00      	nop
 8009344:	20000514 	.word	0x20000514
 8009348:	2000057c 	.word	0x2000057c
 800934c:	200005e4 	.word	0x200005e4

08009350 <global_stdio_init.part.0>:
 8009350:	b510      	push	{r4, lr}
 8009352:	4b0b      	ldr	r3, [pc, #44]	@ (8009380 <global_stdio_init.part.0+0x30>)
 8009354:	2104      	movs	r1, #4
 8009356:	4c0b      	ldr	r4, [pc, #44]	@ (8009384 <global_stdio_init.part.0+0x34>)
 8009358:	4a0b      	ldr	r2, [pc, #44]	@ (8009388 <global_stdio_init.part.0+0x38>)
 800935a:	4620      	mov	r0, r4
 800935c:	601a      	str	r2, [r3, #0]
 800935e:	2200      	movs	r2, #0
 8009360:	f7ff ff94 	bl	800928c <std>
 8009364:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009368:	2201      	movs	r2, #1
 800936a:	2109      	movs	r1, #9
 800936c:	f7ff ff8e 	bl	800928c <std>
 8009370:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009374:	2202      	movs	r2, #2
 8009376:	2112      	movs	r1, #18
 8009378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800937c:	f7ff bf86 	b.w	800928c <std>
 8009380:	2000064c 	.word	0x2000064c
 8009384:	20000514 	.word	0x20000514
 8009388:	080092f9 	.word	0x080092f9

0800938c <__sfp_lock_acquire>:
 800938c:	4801      	ldr	r0, [pc, #4]	@ (8009394 <__sfp_lock_acquire+0x8>)
 800938e:	f000 ba04 	b.w	800979a <__retarget_lock_acquire_recursive>
 8009392:	bf00      	nop
 8009394:	20000655 	.word	0x20000655

08009398 <__sfp_lock_release>:
 8009398:	4801      	ldr	r0, [pc, #4]	@ (80093a0 <__sfp_lock_release+0x8>)
 800939a:	f000 b9ff 	b.w	800979c <__retarget_lock_release_recursive>
 800939e:	bf00      	nop
 80093a0:	20000655 	.word	0x20000655

080093a4 <__sinit>:
 80093a4:	b510      	push	{r4, lr}
 80093a6:	4604      	mov	r4, r0
 80093a8:	f7ff fff0 	bl	800938c <__sfp_lock_acquire>
 80093ac:	6a23      	ldr	r3, [r4, #32]
 80093ae:	b11b      	cbz	r3, 80093b8 <__sinit+0x14>
 80093b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093b4:	f7ff bff0 	b.w	8009398 <__sfp_lock_release>
 80093b8:	4b04      	ldr	r3, [pc, #16]	@ (80093cc <__sinit+0x28>)
 80093ba:	6223      	str	r3, [r4, #32]
 80093bc:	4b04      	ldr	r3, [pc, #16]	@ (80093d0 <__sinit+0x2c>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d1f5      	bne.n	80093b0 <__sinit+0xc>
 80093c4:	f7ff ffc4 	bl	8009350 <global_stdio_init.part.0>
 80093c8:	e7f2      	b.n	80093b0 <__sinit+0xc>
 80093ca:	bf00      	nop
 80093cc:	08009311 	.word	0x08009311
 80093d0:	2000064c 	.word	0x2000064c

080093d4 <_fwalk_sglue>:
 80093d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093d8:	4607      	mov	r7, r0
 80093da:	4688      	mov	r8, r1
 80093dc:	4614      	mov	r4, r2
 80093de:	2600      	movs	r6, #0
 80093e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80093e4:	f1b9 0901 	subs.w	r9, r9, #1
 80093e8:	d505      	bpl.n	80093f6 <_fwalk_sglue+0x22>
 80093ea:	6824      	ldr	r4, [r4, #0]
 80093ec:	2c00      	cmp	r4, #0
 80093ee:	d1f7      	bne.n	80093e0 <_fwalk_sglue+0xc>
 80093f0:	4630      	mov	r0, r6
 80093f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093f6:	89ab      	ldrh	r3, [r5, #12]
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d907      	bls.n	800940c <_fwalk_sglue+0x38>
 80093fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009400:	3301      	adds	r3, #1
 8009402:	d003      	beq.n	800940c <_fwalk_sglue+0x38>
 8009404:	4629      	mov	r1, r5
 8009406:	4638      	mov	r0, r7
 8009408:	47c0      	blx	r8
 800940a:	4306      	orrs	r6, r0
 800940c:	3568      	adds	r5, #104	@ 0x68
 800940e:	e7e9      	b.n	80093e4 <_fwalk_sglue+0x10>

08009410 <iprintf>:
 8009410:	b40f      	push	{r0, r1, r2, r3}
 8009412:	b507      	push	{r0, r1, r2, lr}
 8009414:	4906      	ldr	r1, [pc, #24]	@ (8009430 <iprintf+0x20>)
 8009416:	ab04      	add	r3, sp, #16
 8009418:	6808      	ldr	r0, [r1, #0]
 800941a:	f853 2b04 	ldr.w	r2, [r3], #4
 800941e:	6881      	ldr	r1, [r0, #8]
 8009420:	9301      	str	r3, [sp, #4]
 8009422:	f001 fccf 	bl	800adc4 <_vfiprintf_r>
 8009426:	b003      	add	sp, #12
 8009428:	f85d eb04 	ldr.w	lr, [sp], #4
 800942c:	b004      	add	sp, #16
 800942e:	4770      	bx	lr
 8009430:	2000002c 	.word	0x2000002c

08009434 <_puts_r>:
 8009434:	6a03      	ldr	r3, [r0, #32]
 8009436:	b570      	push	{r4, r5, r6, lr}
 8009438:	4605      	mov	r5, r0
 800943a:	460e      	mov	r6, r1
 800943c:	6884      	ldr	r4, [r0, #8]
 800943e:	b90b      	cbnz	r3, 8009444 <_puts_r+0x10>
 8009440:	f7ff ffb0 	bl	80093a4 <__sinit>
 8009444:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009446:	07db      	lsls	r3, r3, #31
 8009448:	d405      	bmi.n	8009456 <_puts_r+0x22>
 800944a:	89a3      	ldrh	r3, [r4, #12]
 800944c:	0598      	lsls	r0, r3, #22
 800944e:	d402      	bmi.n	8009456 <_puts_r+0x22>
 8009450:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009452:	f000 f9a2 	bl	800979a <__retarget_lock_acquire_recursive>
 8009456:	89a3      	ldrh	r3, [r4, #12]
 8009458:	0719      	lsls	r1, r3, #28
 800945a:	d502      	bpl.n	8009462 <_puts_r+0x2e>
 800945c:	6923      	ldr	r3, [r4, #16]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d135      	bne.n	80094ce <_puts_r+0x9a>
 8009462:	4621      	mov	r1, r4
 8009464:	4628      	mov	r0, r5
 8009466:	f000 f8c5 	bl	80095f4 <__swsetup_r>
 800946a:	b380      	cbz	r0, 80094ce <_puts_r+0x9a>
 800946c:	f04f 35ff 	mov.w	r5, #4294967295
 8009470:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009472:	07da      	lsls	r2, r3, #31
 8009474:	d405      	bmi.n	8009482 <_puts_r+0x4e>
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	059b      	lsls	r3, r3, #22
 800947a:	d402      	bmi.n	8009482 <_puts_r+0x4e>
 800947c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800947e:	f000 f98d 	bl	800979c <__retarget_lock_release_recursive>
 8009482:	4628      	mov	r0, r5
 8009484:	bd70      	pop	{r4, r5, r6, pc}
 8009486:	2b00      	cmp	r3, #0
 8009488:	da04      	bge.n	8009494 <_puts_r+0x60>
 800948a:	69a2      	ldr	r2, [r4, #24]
 800948c:	429a      	cmp	r2, r3
 800948e:	dc17      	bgt.n	80094c0 <_puts_r+0x8c>
 8009490:	290a      	cmp	r1, #10
 8009492:	d015      	beq.n	80094c0 <_puts_r+0x8c>
 8009494:	6823      	ldr	r3, [r4, #0]
 8009496:	1c5a      	adds	r2, r3, #1
 8009498:	6022      	str	r2, [r4, #0]
 800949a:	7019      	strb	r1, [r3, #0]
 800949c:	68a3      	ldr	r3, [r4, #8]
 800949e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80094a2:	3b01      	subs	r3, #1
 80094a4:	60a3      	str	r3, [r4, #8]
 80094a6:	2900      	cmp	r1, #0
 80094a8:	d1ed      	bne.n	8009486 <_puts_r+0x52>
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	da11      	bge.n	80094d2 <_puts_r+0x9e>
 80094ae:	4622      	mov	r2, r4
 80094b0:	210a      	movs	r1, #10
 80094b2:	4628      	mov	r0, r5
 80094b4:	f000 f85f 	bl	8009576 <__swbuf_r>
 80094b8:	3001      	adds	r0, #1
 80094ba:	d0d7      	beq.n	800946c <_puts_r+0x38>
 80094bc:	250a      	movs	r5, #10
 80094be:	e7d7      	b.n	8009470 <_puts_r+0x3c>
 80094c0:	4622      	mov	r2, r4
 80094c2:	4628      	mov	r0, r5
 80094c4:	f000 f857 	bl	8009576 <__swbuf_r>
 80094c8:	3001      	adds	r0, #1
 80094ca:	d1e7      	bne.n	800949c <_puts_r+0x68>
 80094cc:	e7ce      	b.n	800946c <_puts_r+0x38>
 80094ce:	3e01      	subs	r6, #1
 80094d0:	e7e4      	b.n	800949c <_puts_r+0x68>
 80094d2:	6823      	ldr	r3, [r4, #0]
 80094d4:	1c5a      	adds	r2, r3, #1
 80094d6:	6022      	str	r2, [r4, #0]
 80094d8:	220a      	movs	r2, #10
 80094da:	701a      	strb	r2, [r3, #0]
 80094dc:	e7ee      	b.n	80094bc <_puts_r+0x88>
	...

080094e0 <puts>:
 80094e0:	4b02      	ldr	r3, [pc, #8]	@ (80094ec <puts+0xc>)
 80094e2:	4601      	mov	r1, r0
 80094e4:	6818      	ldr	r0, [r3, #0]
 80094e6:	f7ff bfa5 	b.w	8009434 <_puts_r>
 80094ea:	bf00      	nop
 80094ec:	2000002c 	.word	0x2000002c

080094f0 <__sread>:
 80094f0:	b510      	push	{r4, lr}
 80094f2:	460c      	mov	r4, r1
 80094f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094f8:	f000 f900 	bl	80096fc <_read_r>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	bfab      	itete	ge
 8009500:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009502:	89a3      	ldrhlt	r3, [r4, #12]
 8009504:	181b      	addge	r3, r3, r0
 8009506:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800950a:	bfac      	ite	ge
 800950c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800950e:	81a3      	strhlt	r3, [r4, #12]
 8009510:	bd10      	pop	{r4, pc}

08009512 <__swrite>:
 8009512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009516:	461f      	mov	r7, r3
 8009518:	898b      	ldrh	r3, [r1, #12]
 800951a:	4605      	mov	r5, r0
 800951c:	460c      	mov	r4, r1
 800951e:	05db      	lsls	r3, r3, #23
 8009520:	4616      	mov	r6, r2
 8009522:	d505      	bpl.n	8009530 <__swrite+0x1e>
 8009524:	2302      	movs	r3, #2
 8009526:	2200      	movs	r2, #0
 8009528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952c:	f000 f8d4 	bl	80096d8 <_lseek_r>
 8009530:	89a3      	ldrh	r3, [r4, #12]
 8009532:	4632      	mov	r2, r6
 8009534:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009538:	4628      	mov	r0, r5
 800953a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800953e:	81a3      	strh	r3, [r4, #12]
 8009540:	463b      	mov	r3, r7
 8009542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009546:	f000 b8eb 	b.w	8009720 <_write_r>

0800954a <__sseek>:
 800954a:	b510      	push	{r4, lr}
 800954c:	460c      	mov	r4, r1
 800954e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009552:	f000 f8c1 	bl	80096d8 <_lseek_r>
 8009556:	1c43      	adds	r3, r0, #1
 8009558:	89a3      	ldrh	r3, [r4, #12]
 800955a:	bf15      	itete	ne
 800955c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800955e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009562:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009566:	81a3      	strheq	r3, [r4, #12]
 8009568:	bf18      	it	ne
 800956a:	81a3      	strhne	r3, [r4, #12]
 800956c:	bd10      	pop	{r4, pc}

0800956e <__sclose>:
 800956e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009572:	f000 b8a1 	b.w	80096b8 <_close_r>

08009576 <__swbuf_r>:
 8009576:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009578:	460e      	mov	r6, r1
 800957a:	4614      	mov	r4, r2
 800957c:	4605      	mov	r5, r0
 800957e:	b118      	cbz	r0, 8009588 <__swbuf_r+0x12>
 8009580:	6a03      	ldr	r3, [r0, #32]
 8009582:	b90b      	cbnz	r3, 8009588 <__swbuf_r+0x12>
 8009584:	f7ff ff0e 	bl	80093a4 <__sinit>
 8009588:	69a3      	ldr	r3, [r4, #24]
 800958a:	60a3      	str	r3, [r4, #8]
 800958c:	89a3      	ldrh	r3, [r4, #12]
 800958e:	071a      	lsls	r2, r3, #28
 8009590:	d501      	bpl.n	8009596 <__swbuf_r+0x20>
 8009592:	6923      	ldr	r3, [r4, #16]
 8009594:	b943      	cbnz	r3, 80095a8 <__swbuf_r+0x32>
 8009596:	4621      	mov	r1, r4
 8009598:	4628      	mov	r0, r5
 800959a:	f000 f82b 	bl	80095f4 <__swsetup_r>
 800959e:	b118      	cbz	r0, 80095a8 <__swbuf_r+0x32>
 80095a0:	f04f 37ff 	mov.w	r7, #4294967295
 80095a4:	4638      	mov	r0, r7
 80095a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	b2f6      	uxtb	r6, r6
 80095ac:	6922      	ldr	r2, [r4, #16]
 80095ae:	4637      	mov	r7, r6
 80095b0:	1a98      	subs	r0, r3, r2
 80095b2:	6963      	ldr	r3, [r4, #20]
 80095b4:	4283      	cmp	r3, r0
 80095b6:	dc05      	bgt.n	80095c4 <__swbuf_r+0x4e>
 80095b8:	4621      	mov	r1, r4
 80095ba:	4628      	mov	r0, r5
 80095bc:	f001 fd9e 	bl	800b0fc <_fflush_r>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	d1ed      	bne.n	80095a0 <__swbuf_r+0x2a>
 80095c4:	68a3      	ldr	r3, [r4, #8]
 80095c6:	3b01      	subs	r3, #1
 80095c8:	60a3      	str	r3, [r4, #8]
 80095ca:	6823      	ldr	r3, [r4, #0]
 80095cc:	1c5a      	adds	r2, r3, #1
 80095ce:	6022      	str	r2, [r4, #0]
 80095d0:	701e      	strb	r6, [r3, #0]
 80095d2:	1c43      	adds	r3, r0, #1
 80095d4:	6962      	ldr	r2, [r4, #20]
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d004      	beq.n	80095e4 <__swbuf_r+0x6e>
 80095da:	89a3      	ldrh	r3, [r4, #12]
 80095dc:	07db      	lsls	r3, r3, #31
 80095de:	d5e1      	bpl.n	80095a4 <__swbuf_r+0x2e>
 80095e0:	2e0a      	cmp	r6, #10
 80095e2:	d1df      	bne.n	80095a4 <__swbuf_r+0x2e>
 80095e4:	4621      	mov	r1, r4
 80095e6:	4628      	mov	r0, r5
 80095e8:	f001 fd88 	bl	800b0fc <_fflush_r>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	d0d9      	beq.n	80095a4 <__swbuf_r+0x2e>
 80095f0:	e7d6      	b.n	80095a0 <__swbuf_r+0x2a>
	...

080095f4 <__swsetup_r>:
 80095f4:	b538      	push	{r3, r4, r5, lr}
 80095f6:	4b29      	ldr	r3, [pc, #164]	@ (800969c <__swsetup_r+0xa8>)
 80095f8:	4605      	mov	r5, r0
 80095fa:	460c      	mov	r4, r1
 80095fc:	6818      	ldr	r0, [r3, #0]
 80095fe:	b118      	cbz	r0, 8009608 <__swsetup_r+0x14>
 8009600:	6a03      	ldr	r3, [r0, #32]
 8009602:	b90b      	cbnz	r3, 8009608 <__swsetup_r+0x14>
 8009604:	f7ff fece 	bl	80093a4 <__sinit>
 8009608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800960c:	0719      	lsls	r1, r3, #28
 800960e:	d422      	bmi.n	8009656 <__swsetup_r+0x62>
 8009610:	06da      	lsls	r2, r3, #27
 8009612:	d407      	bmi.n	8009624 <__swsetup_r+0x30>
 8009614:	2209      	movs	r2, #9
 8009616:	602a      	str	r2, [r5, #0]
 8009618:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800961c:	f04f 30ff 	mov.w	r0, #4294967295
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	e033      	b.n	800968c <__swsetup_r+0x98>
 8009624:	0758      	lsls	r0, r3, #29
 8009626:	d512      	bpl.n	800964e <__swsetup_r+0x5a>
 8009628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800962a:	b141      	cbz	r1, 800963e <__swsetup_r+0x4a>
 800962c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009630:	4299      	cmp	r1, r3
 8009632:	d002      	beq.n	800963a <__swsetup_r+0x46>
 8009634:	4628      	mov	r0, r5
 8009636:	f000 ff13 	bl	800a460 <_free_r>
 800963a:	2300      	movs	r3, #0
 800963c:	6363      	str	r3, [r4, #52]	@ 0x34
 800963e:	89a3      	ldrh	r3, [r4, #12]
 8009640:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009644:	81a3      	strh	r3, [r4, #12]
 8009646:	2300      	movs	r3, #0
 8009648:	6063      	str	r3, [r4, #4]
 800964a:	6923      	ldr	r3, [r4, #16]
 800964c:	6023      	str	r3, [r4, #0]
 800964e:	89a3      	ldrh	r3, [r4, #12]
 8009650:	f043 0308 	orr.w	r3, r3, #8
 8009654:	81a3      	strh	r3, [r4, #12]
 8009656:	6923      	ldr	r3, [r4, #16]
 8009658:	b94b      	cbnz	r3, 800966e <__swsetup_r+0x7a>
 800965a:	89a3      	ldrh	r3, [r4, #12]
 800965c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009664:	d003      	beq.n	800966e <__swsetup_r+0x7a>
 8009666:	4621      	mov	r1, r4
 8009668:	4628      	mov	r0, r5
 800966a:	f001 fd94 	bl	800b196 <__smakebuf_r>
 800966e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009672:	f013 0201 	ands.w	r2, r3, #1
 8009676:	d00a      	beq.n	800968e <__swsetup_r+0x9a>
 8009678:	2200      	movs	r2, #0
 800967a:	60a2      	str	r2, [r4, #8]
 800967c:	6962      	ldr	r2, [r4, #20]
 800967e:	4252      	negs	r2, r2
 8009680:	61a2      	str	r2, [r4, #24]
 8009682:	6922      	ldr	r2, [r4, #16]
 8009684:	b942      	cbnz	r2, 8009698 <__swsetup_r+0xa4>
 8009686:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800968a:	d1c5      	bne.n	8009618 <__swsetup_r+0x24>
 800968c:	bd38      	pop	{r3, r4, r5, pc}
 800968e:	0799      	lsls	r1, r3, #30
 8009690:	bf58      	it	pl
 8009692:	6962      	ldrpl	r2, [r4, #20]
 8009694:	60a2      	str	r2, [r4, #8]
 8009696:	e7f4      	b.n	8009682 <__swsetup_r+0x8e>
 8009698:	2000      	movs	r0, #0
 800969a:	e7f7      	b.n	800968c <__swsetup_r+0x98>
 800969c:	2000002c 	.word	0x2000002c

080096a0 <memset>:
 80096a0:	4402      	add	r2, r0
 80096a2:	4603      	mov	r3, r0
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d100      	bne.n	80096aa <memset+0xa>
 80096a8:	4770      	bx	lr
 80096aa:	f803 1b01 	strb.w	r1, [r3], #1
 80096ae:	e7f9      	b.n	80096a4 <memset+0x4>

080096b0 <_localeconv_r>:
 80096b0:	4800      	ldr	r0, [pc, #0]	@ (80096b4 <_localeconv_r+0x4>)
 80096b2:	4770      	bx	lr
 80096b4:	2000016c 	.word	0x2000016c

080096b8 <_close_r>:
 80096b8:	b538      	push	{r3, r4, r5, lr}
 80096ba:	2300      	movs	r3, #0
 80096bc:	4d05      	ldr	r5, [pc, #20]	@ (80096d4 <_close_r+0x1c>)
 80096be:	4604      	mov	r4, r0
 80096c0:	4608      	mov	r0, r1
 80096c2:	602b      	str	r3, [r5, #0]
 80096c4:	f7f8 fb2c 	bl	8001d20 <_close>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	d102      	bne.n	80096d2 <_close_r+0x1a>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	b103      	cbz	r3, 80096d2 <_close_r+0x1a>
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	20000650 	.word	0x20000650

080096d8 <_lseek_r>:
 80096d8:	b538      	push	{r3, r4, r5, lr}
 80096da:	4604      	mov	r4, r0
 80096dc:	4d06      	ldr	r5, [pc, #24]	@ (80096f8 <_lseek_r+0x20>)
 80096de:	4608      	mov	r0, r1
 80096e0:	4611      	mov	r1, r2
 80096e2:	2200      	movs	r2, #0
 80096e4:	602a      	str	r2, [r5, #0]
 80096e6:	461a      	mov	r2, r3
 80096e8:	f7f8 fb41 	bl	8001d6e <_lseek>
 80096ec:	1c43      	adds	r3, r0, #1
 80096ee:	d102      	bne.n	80096f6 <_lseek_r+0x1e>
 80096f0:	682b      	ldr	r3, [r5, #0]
 80096f2:	b103      	cbz	r3, 80096f6 <_lseek_r+0x1e>
 80096f4:	6023      	str	r3, [r4, #0]
 80096f6:	bd38      	pop	{r3, r4, r5, pc}
 80096f8:	20000650 	.word	0x20000650

080096fc <_read_r>:
 80096fc:	b538      	push	{r3, r4, r5, lr}
 80096fe:	4604      	mov	r4, r0
 8009700:	4d06      	ldr	r5, [pc, #24]	@ (800971c <_read_r+0x20>)
 8009702:	4608      	mov	r0, r1
 8009704:	4611      	mov	r1, r2
 8009706:	2200      	movs	r2, #0
 8009708:	602a      	str	r2, [r5, #0]
 800970a:	461a      	mov	r2, r3
 800970c:	f7f8 facf 	bl	8001cae <_read>
 8009710:	1c43      	adds	r3, r0, #1
 8009712:	d102      	bne.n	800971a <_read_r+0x1e>
 8009714:	682b      	ldr	r3, [r5, #0]
 8009716:	b103      	cbz	r3, 800971a <_read_r+0x1e>
 8009718:	6023      	str	r3, [r4, #0]
 800971a:	bd38      	pop	{r3, r4, r5, pc}
 800971c:	20000650 	.word	0x20000650

08009720 <_write_r>:
 8009720:	b538      	push	{r3, r4, r5, lr}
 8009722:	4604      	mov	r4, r0
 8009724:	4d06      	ldr	r5, [pc, #24]	@ (8009740 <_write_r+0x20>)
 8009726:	4608      	mov	r0, r1
 8009728:	4611      	mov	r1, r2
 800972a:	2200      	movs	r2, #0
 800972c:	602a      	str	r2, [r5, #0]
 800972e:	461a      	mov	r2, r3
 8009730:	f7f8 fada 	bl	8001ce8 <_write>
 8009734:	1c43      	adds	r3, r0, #1
 8009736:	d102      	bne.n	800973e <_write_r+0x1e>
 8009738:	682b      	ldr	r3, [r5, #0]
 800973a:	b103      	cbz	r3, 800973e <_write_r+0x1e>
 800973c:	6023      	str	r3, [r4, #0]
 800973e:	bd38      	pop	{r3, r4, r5, pc}
 8009740:	20000650 	.word	0x20000650

08009744 <__errno>:
 8009744:	4b01      	ldr	r3, [pc, #4]	@ (800974c <__errno+0x8>)
 8009746:	6818      	ldr	r0, [r3, #0]
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop
 800974c:	2000002c 	.word	0x2000002c

08009750 <__libc_init_array>:
 8009750:	b570      	push	{r4, r5, r6, lr}
 8009752:	4d0d      	ldr	r5, [pc, #52]	@ (8009788 <__libc_init_array+0x38>)
 8009754:	2600      	movs	r6, #0
 8009756:	4c0d      	ldr	r4, [pc, #52]	@ (800978c <__libc_init_array+0x3c>)
 8009758:	1b64      	subs	r4, r4, r5
 800975a:	10a4      	asrs	r4, r4, #2
 800975c:	42a6      	cmp	r6, r4
 800975e:	d109      	bne.n	8009774 <__libc_init_array+0x24>
 8009760:	4d0b      	ldr	r5, [pc, #44]	@ (8009790 <__libc_init_array+0x40>)
 8009762:	2600      	movs	r6, #0
 8009764:	4c0b      	ldr	r4, [pc, #44]	@ (8009794 <__libc_init_array+0x44>)
 8009766:	f001 fe43 	bl	800b3f0 <_init>
 800976a:	1b64      	subs	r4, r4, r5
 800976c:	10a4      	asrs	r4, r4, #2
 800976e:	42a6      	cmp	r6, r4
 8009770:	d105      	bne.n	800977e <__libc_init_array+0x2e>
 8009772:	bd70      	pop	{r4, r5, r6, pc}
 8009774:	f855 3b04 	ldr.w	r3, [r5], #4
 8009778:	3601      	adds	r6, #1
 800977a:	4798      	blx	r3
 800977c:	e7ee      	b.n	800975c <__libc_init_array+0xc>
 800977e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009782:	3601      	adds	r6, #1
 8009784:	4798      	blx	r3
 8009786:	e7f2      	b.n	800976e <__libc_init_array+0x1e>
 8009788:	0800b918 	.word	0x0800b918
 800978c:	0800b918 	.word	0x0800b918
 8009790:	0800b918 	.word	0x0800b918
 8009794:	0800b91c 	.word	0x0800b91c

08009798 <__retarget_lock_init_recursive>:
 8009798:	4770      	bx	lr

0800979a <__retarget_lock_acquire_recursive>:
 800979a:	4770      	bx	lr

0800979c <__retarget_lock_release_recursive>:
 800979c:	4770      	bx	lr

0800979e <memchr>:
 800979e:	b2c9      	uxtb	r1, r1
 80097a0:	4603      	mov	r3, r0
 80097a2:	4402      	add	r2, r0
 80097a4:	b510      	push	{r4, lr}
 80097a6:	4293      	cmp	r3, r2
 80097a8:	4618      	mov	r0, r3
 80097aa:	d101      	bne.n	80097b0 <memchr+0x12>
 80097ac:	2000      	movs	r0, #0
 80097ae:	e003      	b.n	80097b8 <memchr+0x1a>
 80097b0:	7804      	ldrb	r4, [r0, #0]
 80097b2:	3301      	adds	r3, #1
 80097b4:	428c      	cmp	r4, r1
 80097b6:	d1f6      	bne.n	80097a6 <memchr+0x8>
 80097b8:	bd10      	pop	{r4, pc}

080097ba <quorem>:
 80097ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097be:	6903      	ldr	r3, [r0, #16]
 80097c0:	4607      	mov	r7, r0
 80097c2:	690c      	ldr	r4, [r1, #16]
 80097c4:	42a3      	cmp	r3, r4
 80097c6:	f2c0 8083 	blt.w	80098d0 <quorem+0x116>
 80097ca:	3c01      	subs	r4, #1
 80097cc:	f100 0514 	add.w	r5, r0, #20
 80097d0:	f101 0814 	add.w	r8, r1, #20
 80097d4:	00a3      	lsls	r3, r4, #2
 80097d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097e4:	9301      	str	r3, [sp, #4]
 80097e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80097ea:	3301      	adds	r3, #1
 80097ec:	429a      	cmp	r2, r3
 80097ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80097f2:	d331      	bcc.n	8009858 <quorem+0x9e>
 80097f4:	f04f 0a00 	mov.w	sl, #0
 80097f8:	46c4      	mov	ip, r8
 80097fa:	46ae      	mov	lr, r5
 80097fc:	46d3      	mov	fp, sl
 80097fe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009802:	b298      	uxth	r0, r3
 8009804:	45e1      	cmp	r9, ip
 8009806:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800980a:	fb06 a000 	mla	r0, r6, r0, sl
 800980e:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8009812:	b280      	uxth	r0, r0
 8009814:	fb06 2303 	mla	r3, r6, r3, r2
 8009818:	f8de 2000 	ldr.w	r2, [lr]
 800981c:	b292      	uxth	r2, r2
 800981e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009822:	eba2 0200 	sub.w	r2, r2, r0
 8009826:	b29b      	uxth	r3, r3
 8009828:	f8de 0000 	ldr.w	r0, [lr]
 800982c:	445a      	add	r2, fp
 800982e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009832:	b292      	uxth	r2, r2
 8009834:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009838:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800983c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009840:	f84e 2b04 	str.w	r2, [lr], #4
 8009844:	d2db      	bcs.n	80097fe <quorem+0x44>
 8009846:	9b00      	ldr	r3, [sp, #0]
 8009848:	58eb      	ldr	r3, [r5, r3]
 800984a:	b92b      	cbnz	r3, 8009858 <quorem+0x9e>
 800984c:	9b01      	ldr	r3, [sp, #4]
 800984e:	3b04      	subs	r3, #4
 8009850:	429d      	cmp	r5, r3
 8009852:	461a      	mov	r2, r3
 8009854:	d330      	bcc.n	80098b8 <quorem+0xfe>
 8009856:	613c      	str	r4, [r7, #16]
 8009858:	4638      	mov	r0, r7
 800985a:	f001 f97d 	bl	800ab58 <__mcmp>
 800985e:	2800      	cmp	r0, #0
 8009860:	db26      	blt.n	80098b0 <quorem+0xf6>
 8009862:	4629      	mov	r1, r5
 8009864:	2000      	movs	r0, #0
 8009866:	f858 2b04 	ldr.w	r2, [r8], #4
 800986a:	f8d1 c000 	ldr.w	ip, [r1]
 800986e:	fa1f fe82 	uxth.w	lr, r2
 8009872:	45c1      	cmp	r9, r8
 8009874:	fa1f f38c 	uxth.w	r3, ip
 8009878:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800987c:	eba3 030e 	sub.w	r3, r3, lr
 8009880:	4403      	add	r3, r0
 8009882:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009886:	b29b      	uxth	r3, r3
 8009888:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800988c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009890:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009894:	f841 3b04 	str.w	r3, [r1], #4
 8009898:	d2e5      	bcs.n	8009866 <quorem+0xac>
 800989a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800989e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098a2:	b922      	cbnz	r2, 80098ae <quorem+0xf4>
 80098a4:	3b04      	subs	r3, #4
 80098a6:	429d      	cmp	r5, r3
 80098a8:	461a      	mov	r2, r3
 80098aa:	d30b      	bcc.n	80098c4 <quorem+0x10a>
 80098ac:	613c      	str	r4, [r7, #16]
 80098ae:	3601      	adds	r6, #1
 80098b0:	4630      	mov	r0, r6
 80098b2:	b003      	add	sp, #12
 80098b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b8:	6812      	ldr	r2, [r2, #0]
 80098ba:	3b04      	subs	r3, #4
 80098bc:	2a00      	cmp	r2, #0
 80098be:	d1ca      	bne.n	8009856 <quorem+0x9c>
 80098c0:	3c01      	subs	r4, #1
 80098c2:	e7c5      	b.n	8009850 <quorem+0x96>
 80098c4:	6812      	ldr	r2, [r2, #0]
 80098c6:	3b04      	subs	r3, #4
 80098c8:	2a00      	cmp	r2, #0
 80098ca:	d1ef      	bne.n	80098ac <quorem+0xf2>
 80098cc:	3c01      	subs	r4, #1
 80098ce:	e7ea      	b.n	80098a6 <quorem+0xec>
 80098d0:	2000      	movs	r0, #0
 80098d2:	e7ee      	b.n	80098b2 <quorem+0xf8>
 80098d4:	0000      	movs	r0, r0
	...

080098d8 <_dtoa_r>:
 80098d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098dc:	69c7      	ldr	r7, [r0, #28]
 80098de:	b099      	sub	sp, #100	@ 0x64
 80098e0:	4683      	mov	fp, r0
 80098e2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80098e4:	9109      	str	r1, [sp, #36]	@ 0x24
 80098e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80098e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80098ea:	ec55 4b10 	vmov	r4, r5, d0
 80098ee:	ed8d 0b02 	vstr	d0, [sp, #8]
 80098f2:	b97f      	cbnz	r7, 8009914 <_dtoa_r+0x3c>
 80098f4:	2010      	movs	r0, #16
 80098f6:	f000 fdfd 	bl	800a4f4 <malloc>
 80098fa:	4602      	mov	r2, r0
 80098fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8009900:	b920      	cbnz	r0, 800990c <_dtoa_r+0x34>
 8009902:	4ba7      	ldr	r3, [pc, #668]	@ (8009ba0 <_dtoa_r+0x2c8>)
 8009904:	21ef      	movs	r1, #239	@ 0xef
 8009906:	48a7      	ldr	r0, [pc, #668]	@ (8009ba4 <_dtoa_r+0x2cc>)
 8009908:	f001 fcc2 	bl	800b290 <__assert_func>
 800990c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009910:	6007      	str	r7, [r0, #0]
 8009912:	60c7      	str	r7, [r0, #12]
 8009914:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009918:	6819      	ldr	r1, [r3, #0]
 800991a:	b159      	cbz	r1, 8009934 <_dtoa_r+0x5c>
 800991c:	685a      	ldr	r2, [r3, #4]
 800991e:	2301      	movs	r3, #1
 8009920:	4658      	mov	r0, fp
 8009922:	4093      	lsls	r3, r2
 8009924:	604a      	str	r2, [r1, #4]
 8009926:	608b      	str	r3, [r1, #8]
 8009928:	f000 feda 	bl	800a6e0 <_Bfree>
 800992c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009930:	2200      	movs	r2, #0
 8009932:	601a      	str	r2, [r3, #0]
 8009934:	1e2b      	subs	r3, r5, #0
 8009936:	bfb7      	itett	lt
 8009938:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800993c:	2300      	movge	r3, #0
 800993e:	2201      	movlt	r2, #1
 8009940:	9303      	strlt	r3, [sp, #12]
 8009942:	bfa8      	it	ge
 8009944:	6033      	strge	r3, [r6, #0]
 8009946:	9f03      	ldr	r7, [sp, #12]
 8009948:	4b97      	ldr	r3, [pc, #604]	@ (8009ba8 <_dtoa_r+0x2d0>)
 800994a:	bfb8      	it	lt
 800994c:	6032      	strlt	r2, [r6, #0]
 800994e:	43bb      	bics	r3, r7
 8009950:	d112      	bne.n	8009978 <_dtoa_r+0xa0>
 8009952:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009956:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009958:	6013      	str	r3, [r2, #0]
 800995a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800995e:	4323      	orrs	r3, r4
 8009960:	f000 854c 	beq.w	800a3fc <_dtoa_r+0xb24>
 8009964:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009966:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009bbc <_dtoa_r+0x2e4>
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 854e 	beq.w	800a40c <_dtoa_r+0xb34>
 8009970:	f10a 0303 	add.w	r3, sl, #3
 8009974:	f000 bd48 	b.w	800a408 <_dtoa_r+0xb30>
 8009978:	ed9d 7b02 	vldr	d7, [sp, #8]
 800997c:	2200      	movs	r2, #0
 800997e:	2300      	movs	r3, #0
 8009980:	ec51 0b17 	vmov	r0, r1, d7
 8009984:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009988:	f7f7 f8a2 	bl	8000ad0 <__aeabi_dcmpeq>
 800998c:	4680      	mov	r8, r0
 800998e:	b158      	cbz	r0, 80099a8 <_dtoa_r+0xd0>
 8009990:	2301      	movs	r3, #1
 8009992:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009994:	6013      	str	r3, [r2, #0]
 8009996:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009998:	b113      	cbz	r3, 80099a0 <_dtoa_r+0xc8>
 800999a:	4b84      	ldr	r3, [pc, #528]	@ (8009bac <_dtoa_r+0x2d4>)
 800999c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8009bc0 <_dtoa_r+0x2e8>
 80099a4:	f000 bd32 	b.w	800a40c <_dtoa_r+0xb34>
 80099a8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80099ac:	aa16      	add	r2, sp, #88	@ 0x58
 80099ae:	a917      	add	r1, sp, #92	@ 0x5c
 80099b0:	4658      	mov	r0, fp
 80099b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80099b6:	f001 f983 	bl	800acc0 <__d2b>
 80099ba:	4681      	mov	r9, r0
 80099bc:	2e00      	cmp	r6, #0
 80099be:	d075      	beq.n	8009aac <_dtoa_r+0x1d4>
 80099c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099c2:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80099c6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80099ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80099ce:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80099d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099d6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80099da:	4619      	mov	r1, r3
 80099dc:	2200      	movs	r2, #0
 80099de:	4b74      	ldr	r3, [pc, #464]	@ (8009bb0 <_dtoa_r+0x2d8>)
 80099e0:	f7f6 fc56 	bl	8000290 <__aeabi_dsub>
 80099e4:	a368      	add	r3, pc, #416	@ (adr r3, 8009b88 <_dtoa_r+0x2b0>)
 80099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ea:	f7f6 fe09 	bl	8000600 <__aeabi_dmul>
 80099ee:	a368      	add	r3, pc, #416	@ (adr r3, 8009b90 <_dtoa_r+0x2b8>)
 80099f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f4:	f7f6 fc4e 	bl	8000294 <__adddf3>
 80099f8:	4604      	mov	r4, r0
 80099fa:	460d      	mov	r5, r1
 80099fc:	4630      	mov	r0, r6
 80099fe:	f7f6 fd95 	bl	800052c <__aeabi_i2d>
 8009a02:	a365      	add	r3, pc, #404	@ (adr r3, 8009b98 <_dtoa_r+0x2c0>)
 8009a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a08:	f7f6 fdfa 	bl	8000600 <__aeabi_dmul>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4620      	mov	r0, r4
 8009a12:	4629      	mov	r1, r5
 8009a14:	f7f6 fc3e 	bl	8000294 <__adddf3>
 8009a18:	4604      	mov	r4, r0
 8009a1a:	460d      	mov	r5, r1
 8009a1c:	f7f7 f8a0 	bl	8000b60 <__aeabi_d2iz>
 8009a20:	2200      	movs	r2, #0
 8009a22:	4607      	mov	r7, r0
 8009a24:	2300      	movs	r3, #0
 8009a26:	4620      	mov	r0, r4
 8009a28:	4629      	mov	r1, r5
 8009a2a:	f7f7 f85b 	bl	8000ae4 <__aeabi_dcmplt>
 8009a2e:	b140      	cbz	r0, 8009a42 <_dtoa_r+0x16a>
 8009a30:	4638      	mov	r0, r7
 8009a32:	f7f6 fd7b 	bl	800052c <__aeabi_i2d>
 8009a36:	4622      	mov	r2, r4
 8009a38:	462b      	mov	r3, r5
 8009a3a:	f7f7 f849 	bl	8000ad0 <__aeabi_dcmpeq>
 8009a3e:	b900      	cbnz	r0, 8009a42 <_dtoa_r+0x16a>
 8009a40:	3f01      	subs	r7, #1
 8009a42:	2f16      	cmp	r7, #22
 8009a44:	d851      	bhi.n	8009aea <_dtoa_r+0x212>
 8009a46:	4b5b      	ldr	r3, [pc, #364]	@ (8009bb4 <_dtoa_r+0x2dc>)
 8009a48:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a54:	f7f7 f846 	bl	8000ae4 <__aeabi_dcmplt>
 8009a58:	2800      	cmp	r0, #0
 8009a5a:	d048      	beq.n	8009aee <_dtoa_r+0x216>
 8009a5c:	3f01      	subs	r7, #1
 8009a5e:	2300      	movs	r3, #0
 8009a60:	9312      	str	r3, [sp, #72]	@ 0x48
 8009a62:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009a64:	1b9b      	subs	r3, r3, r6
 8009a66:	1e5a      	subs	r2, r3, #1
 8009a68:	bf46      	itte	mi
 8009a6a:	f1c3 0801 	rsbmi	r8, r3, #1
 8009a6e:	2300      	movmi	r3, #0
 8009a70:	f04f 0800 	movpl.w	r8, #0
 8009a74:	9208      	str	r2, [sp, #32]
 8009a76:	bf48      	it	mi
 8009a78:	9308      	strmi	r3, [sp, #32]
 8009a7a:	2f00      	cmp	r7, #0
 8009a7c:	db39      	blt.n	8009af2 <_dtoa_r+0x21a>
 8009a7e:	9b08      	ldr	r3, [sp, #32]
 8009a80:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009a82:	443b      	add	r3, r7
 8009a84:	9308      	str	r3, [sp, #32]
 8009a86:	2300      	movs	r3, #0
 8009a88:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a8c:	2b09      	cmp	r3, #9
 8009a8e:	d864      	bhi.n	8009b5a <_dtoa_r+0x282>
 8009a90:	2b05      	cmp	r3, #5
 8009a92:	bfc5      	ittet	gt
 8009a94:	3b04      	subgt	r3, #4
 8009a96:	2400      	movgt	r4, #0
 8009a98:	2401      	movle	r4, #1
 8009a9a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a9e:	3b02      	subs	r3, #2
 8009aa0:	2b03      	cmp	r3, #3
 8009aa2:	d865      	bhi.n	8009b70 <_dtoa_r+0x298>
 8009aa4:	e8df f003 	tbb	[pc, r3]
 8009aa8:	5737392c 	.word	0x5737392c
 8009aac:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009ab0:	441e      	add	r6, r3
 8009ab2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009ab6:	2b20      	cmp	r3, #32
 8009ab8:	bfc9      	itett	gt
 8009aba:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009abe:	f1c3 0320 	rsble	r3, r3, #32
 8009ac2:	409f      	lslgt	r7, r3
 8009ac4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ac8:	bfd8      	it	le
 8009aca:	fa04 f003 	lslle.w	r0, r4, r3
 8009ace:	f106 36ff 	add.w	r6, r6, #4294967295
 8009ad2:	bfc4      	itt	gt
 8009ad4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009ad8:	ea47 0003 	orrgt.w	r0, r7, r3
 8009adc:	f7f6 fd16 	bl	800050c <__aeabi_ui2d>
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009ae6:	9214      	str	r2, [sp, #80]	@ 0x50
 8009ae8:	e777      	b.n	80099da <_dtoa_r+0x102>
 8009aea:	2301      	movs	r3, #1
 8009aec:	e7b8      	b.n	8009a60 <_dtoa_r+0x188>
 8009aee:	9012      	str	r0, [sp, #72]	@ 0x48
 8009af0:	e7b7      	b.n	8009a62 <_dtoa_r+0x18a>
 8009af2:	427b      	negs	r3, r7
 8009af4:	eba8 0807 	sub.w	r8, r8, r7
 8009af8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009afa:	2300      	movs	r3, #0
 8009afc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009afe:	e7c4      	b.n	8009a8a <_dtoa_r+0x1b2>
 8009b00:	2300      	movs	r3, #0
 8009b02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	dc35      	bgt.n	8009b76 <_dtoa_r+0x29e>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	9307      	str	r3, [sp, #28]
 8009b12:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b14:	e00b      	b.n	8009b2e <_dtoa_r+0x256>
 8009b16:	2301      	movs	r3, #1
 8009b18:	e7f3      	b.n	8009b02 <_dtoa_r+0x22a>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b20:	18fb      	adds	r3, r7, r3
 8009b22:	9300      	str	r3, [sp, #0]
 8009b24:	3301      	adds	r3, #1
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	9307      	str	r3, [sp, #28]
 8009b2a:	bfb8      	it	lt
 8009b2c:	2301      	movlt	r3, #1
 8009b2e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009b32:	2100      	movs	r1, #0
 8009b34:	2204      	movs	r2, #4
 8009b36:	f102 0514 	add.w	r5, r2, #20
 8009b3a:	429d      	cmp	r5, r3
 8009b3c:	d91f      	bls.n	8009b7e <_dtoa_r+0x2a6>
 8009b3e:	6041      	str	r1, [r0, #4]
 8009b40:	4658      	mov	r0, fp
 8009b42:	f000 fd8d 	bl	800a660 <_Balloc>
 8009b46:	4682      	mov	sl, r0
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	d13b      	bne.n	8009bc4 <_dtoa_r+0x2ec>
 8009b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8009bb8 <_dtoa_r+0x2e0>)
 8009b4e:	4602      	mov	r2, r0
 8009b50:	f240 11af 	movw	r1, #431	@ 0x1af
 8009b54:	e6d7      	b.n	8009906 <_dtoa_r+0x2e>
 8009b56:	2301      	movs	r3, #1
 8009b58:	e7e0      	b.n	8009b1c <_dtoa_r+0x244>
 8009b5a:	2401      	movs	r4, #1
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b62:	f04f 33ff 	mov.w	r3, #4294967295
 8009b66:	2200      	movs	r2, #0
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	9307      	str	r3, [sp, #28]
 8009b6c:	2312      	movs	r3, #18
 8009b6e:	e7d0      	b.n	8009b12 <_dtoa_r+0x23a>
 8009b70:	2301      	movs	r3, #1
 8009b72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b74:	e7f5      	b.n	8009b62 <_dtoa_r+0x28a>
 8009b76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	9307      	str	r3, [sp, #28]
 8009b7c:	e7d7      	b.n	8009b2e <_dtoa_r+0x256>
 8009b7e:	3101      	adds	r1, #1
 8009b80:	0052      	lsls	r2, r2, #1
 8009b82:	e7d8      	b.n	8009b36 <_dtoa_r+0x25e>
 8009b84:	f3af 8000 	nop.w
 8009b88:	636f4361 	.word	0x636f4361
 8009b8c:	3fd287a7 	.word	0x3fd287a7
 8009b90:	8b60c8b3 	.word	0x8b60c8b3
 8009b94:	3fc68a28 	.word	0x3fc68a28
 8009b98:	509f79fb 	.word	0x509f79fb
 8009b9c:	3fd34413 	.word	0x3fd34413
 8009ba0:	0800b5dd 	.word	0x0800b5dd
 8009ba4:	0800b5f4 	.word	0x0800b5f4
 8009ba8:	7ff00000 	.word	0x7ff00000
 8009bac:	0800b5ad 	.word	0x0800b5ad
 8009bb0:	3ff80000 	.word	0x3ff80000
 8009bb4:	0800b6f0 	.word	0x0800b6f0
 8009bb8:	0800b64c 	.word	0x0800b64c
 8009bbc:	0800b5d9 	.word	0x0800b5d9
 8009bc0:	0800b5ac 	.word	0x0800b5ac
 8009bc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009bc8:	6018      	str	r0, [r3, #0]
 8009bca:	9b07      	ldr	r3, [sp, #28]
 8009bcc:	2b0e      	cmp	r3, #14
 8009bce:	f200 80a4 	bhi.w	8009d1a <_dtoa_r+0x442>
 8009bd2:	2c00      	cmp	r4, #0
 8009bd4:	f000 80a1 	beq.w	8009d1a <_dtoa_r+0x442>
 8009bd8:	2f00      	cmp	r7, #0
 8009bda:	dd33      	ble.n	8009c44 <_dtoa_r+0x36c>
 8009bdc:	f007 020f 	and.w	r2, r7, #15
 8009be0:	4bac      	ldr	r3, [pc, #688]	@ (8009e94 <_dtoa_r+0x5bc>)
 8009be2:	05f8      	lsls	r0, r7, #23
 8009be4:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009be8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bec:	ed93 7b00 	vldr	d7, [r3]
 8009bf0:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009bf4:	d516      	bpl.n	8009c24 <_dtoa_r+0x34c>
 8009bf6:	4ba8      	ldr	r3, [pc, #672]	@ (8009e98 <_dtoa_r+0x5c0>)
 8009bf8:	f004 040f 	and.w	r4, r4, #15
 8009bfc:	2603      	movs	r6, #3
 8009bfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c06:	f7f6 fe25 	bl	8000854 <__aeabi_ddiv>
 8009c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c0e:	4da2      	ldr	r5, [pc, #648]	@ (8009e98 <_dtoa_r+0x5c0>)
 8009c10:	b954      	cbnz	r4, 8009c28 <_dtoa_r+0x350>
 8009c12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c1a:	f7f6 fe1b 	bl	8000854 <__aeabi_ddiv>
 8009c1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c22:	e028      	b.n	8009c76 <_dtoa_r+0x39e>
 8009c24:	2602      	movs	r6, #2
 8009c26:	e7f2      	b.n	8009c0e <_dtoa_r+0x336>
 8009c28:	07e1      	lsls	r1, r4, #31
 8009c2a:	d508      	bpl.n	8009c3e <_dtoa_r+0x366>
 8009c2c:	3601      	adds	r6, #1
 8009c2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c36:	f7f6 fce3 	bl	8000600 <__aeabi_dmul>
 8009c3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c3e:	1064      	asrs	r4, r4, #1
 8009c40:	3508      	adds	r5, #8
 8009c42:	e7e5      	b.n	8009c10 <_dtoa_r+0x338>
 8009c44:	f000 80d2 	beq.w	8009dec <_dtoa_r+0x514>
 8009c48:	427c      	negs	r4, r7
 8009c4a:	4b92      	ldr	r3, [pc, #584]	@ (8009e94 <_dtoa_r+0x5bc>)
 8009c4c:	4d92      	ldr	r5, [pc, #584]	@ (8009e98 <_dtoa_r+0x5c0>)
 8009c4e:	2602      	movs	r6, #2
 8009c50:	f004 020f 	and.w	r2, r4, #15
 8009c54:	1124      	asrs	r4, r4, #4
 8009c56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c62:	f7f6 fccd 	bl	8000600 <__aeabi_dmul>
 8009c66:	2300      	movs	r3, #0
 8009c68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c6c:	2c00      	cmp	r4, #0
 8009c6e:	f040 80b2 	bne.w	8009dd6 <_dtoa_r+0x4fe>
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1d3      	bne.n	8009c1e <_dtoa_r+0x346>
 8009c76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c78:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 80b7 	beq.w	8009df0 <_dtoa_r+0x518>
 8009c82:	2200      	movs	r2, #0
 8009c84:	4b85      	ldr	r3, [pc, #532]	@ (8009e9c <_dtoa_r+0x5c4>)
 8009c86:	4620      	mov	r0, r4
 8009c88:	4629      	mov	r1, r5
 8009c8a:	f7f6 ff2b 	bl	8000ae4 <__aeabi_dcmplt>
 8009c8e:	2800      	cmp	r0, #0
 8009c90:	f000 80ae 	beq.w	8009df0 <_dtoa_r+0x518>
 8009c94:	9b07      	ldr	r3, [sp, #28]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	f000 80aa 	beq.w	8009df0 <_dtoa_r+0x518>
 8009c9c:	9b00      	ldr	r3, [sp, #0]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	dd37      	ble.n	8009d12 <_dtoa_r+0x43a>
 8009ca2:	1e7b      	subs	r3, r7, #1
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	4629      	mov	r1, r5
 8009caa:	9304      	str	r3, [sp, #16]
 8009cac:	3601      	adds	r6, #1
 8009cae:	4b7c      	ldr	r3, [pc, #496]	@ (8009ea0 <_dtoa_r+0x5c8>)
 8009cb0:	f7f6 fca6 	bl	8000600 <__aeabi_dmul>
 8009cb4:	9c00      	ldr	r4, [sp, #0]
 8009cb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cba:	4630      	mov	r0, r6
 8009cbc:	f7f6 fc36 	bl	800052c <__aeabi_i2d>
 8009cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cc4:	f7f6 fc9c 	bl	8000600 <__aeabi_dmul>
 8009cc8:	2200      	movs	r2, #0
 8009cca:	4b76      	ldr	r3, [pc, #472]	@ (8009ea4 <_dtoa_r+0x5cc>)
 8009ccc:	f7f6 fae2 	bl	8000294 <__adddf3>
 8009cd0:	4605      	mov	r5, r0
 8009cd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009cd6:	2c00      	cmp	r4, #0
 8009cd8:	f040 808d 	bne.w	8009df6 <_dtoa_r+0x51e>
 8009cdc:	2200      	movs	r2, #0
 8009cde:	4b72      	ldr	r3, [pc, #456]	@ (8009ea8 <_dtoa_r+0x5d0>)
 8009ce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ce4:	f7f6 fad4 	bl	8000290 <__aeabi_dsub>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009cf0:	462a      	mov	r2, r5
 8009cf2:	4633      	mov	r3, r6
 8009cf4:	f7f6 ff14 	bl	8000b20 <__aeabi_dcmpgt>
 8009cf8:	2800      	cmp	r0, #0
 8009cfa:	f040 828b 	bne.w	800a214 <_dtoa_r+0x93c>
 8009cfe:	462a      	mov	r2, r5
 8009d00:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009d04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d08:	f7f6 feec 	bl	8000ae4 <__aeabi_dcmplt>
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	f040 8128 	bne.w	8009f62 <_dtoa_r+0x68a>
 8009d12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009d16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009d1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	f2c0 815a 	blt.w	8009fd6 <_dtoa_r+0x6fe>
 8009d22:	2f0e      	cmp	r7, #14
 8009d24:	f300 8157 	bgt.w	8009fd6 <_dtoa_r+0x6fe>
 8009d28:	4b5a      	ldr	r3, [pc, #360]	@ (8009e94 <_dtoa_r+0x5bc>)
 8009d2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d2e:	ed93 7b00 	vldr	d7, [r3]
 8009d32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	ed8d 7b00 	vstr	d7, [sp]
 8009d3a:	da03      	bge.n	8009d44 <_dtoa_r+0x46c>
 8009d3c:	9b07      	ldr	r3, [sp, #28]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f340 8101 	ble.w	8009f46 <_dtoa_r+0x66e>
 8009d44:	4656      	mov	r6, sl
 8009d46:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d4e:	4620      	mov	r0, r4
 8009d50:	4629      	mov	r1, r5
 8009d52:	f7f6 fd7f 	bl	8000854 <__aeabi_ddiv>
 8009d56:	f7f6 ff03 	bl	8000b60 <__aeabi_d2iz>
 8009d5a:	4680      	mov	r8, r0
 8009d5c:	f7f6 fbe6 	bl	800052c <__aeabi_i2d>
 8009d60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d64:	f7f6 fc4c 	bl	8000600 <__aeabi_dmul>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009d70:	460b      	mov	r3, r1
 8009d72:	4629      	mov	r1, r5
 8009d74:	f7f6 fa8c 	bl	8000290 <__aeabi_dsub>
 8009d78:	9d07      	ldr	r5, [sp, #28]
 8009d7a:	f806 4b01 	strb.w	r4, [r6], #1
 8009d7e:	eba6 040a 	sub.w	r4, r6, sl
 8009d82:	4602      	mov	r2, r0
 8009d84:	460b      	mov	r3, r1
 8009d86:	42a5      	cmp	r5, r4
 8009d88:	f040 8117 	bne.w	8009fba <_dtoa_r+0x6e2>
 8009d8c:	f7f6 fa82 	bl	8000294 <__adddf3>
 8009d90:	4604      	mov	r4, r0
 8009d92:	460d      	mov	r5, r1
 8009d94:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d98:	f7f6 fec2 	bl	8000b20 <__aeabi_dcmpgt>
 8009d9c:	2800      	cmp	r0, #0
 8009d9e:	f040 80f9 	bne.w	8009f94 <_dtoa_r+0x6bc>
 8009da2:	4620      	mov	r0, r4
 8009da4:	4629      	mov	r1, r5
 8009da6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009daa:	f7f6 fe91 	bl	8000ad0 <__aeabi_dcmpeq>
 8009dae:	b118      	cbz	r0, 8009db8 <_dtoa_r+0x4e0>
 8009db0:	f018 0f01 	tst.w	r8, #1
 8009db4:	f040 80ee 	bne.w	8009f94 <_dtoa_r+0x6bc>
 8009db8:	4649      	mov	r1, r9
 8009dba:	4658      	mov	r0, fp
 8009dbc:	f000 fc90 	bl	800a6e0 <_Bfree>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	3701      	adds	r7, #1
 8009dc4:	7033      	strb	r3, [r6, #0]
 8009dc6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009dc8:	601f      	str	r7, [r3, #0]
 8009dca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f000 831d 	beq.w	800a40c <_dtoa_r+0xb34>
 8009dd2:	601e      	str	r6, [r3, #0]
 8009dd4:	e31a      	b.n	800a40c <_dtoa_r+0xb34>
 8009dd6:	07e2      	lsls	r2, r4, #31
 8009dd8:	d505      	bpl.n	8009de6 <_dtoa_r+0x50e>
 8009dda:	3601      	adds	r6, #1
 8009ddc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009de0:	f7f6 fc0e 	bl	8000600 <__aeabi_dmul>
 8009de4:	2301      	movs	r3, #1
 8009de6:	1064      	asrs	r4, r4, #1
 8009de8:	3508      	adds	r5, #8
 8009dea:	e73f      	b.n	8009c6c <_dtoa_r+0x394>
 8009dec:	2602      	movs	r6, #2
 8009dee:	e742      	b.n	8009c76 <_dtoa_r+0x39e>
 8009df0:	9c07      	ldr	r4, [sp, #28]
 8009df2:	9704      	str	r7, [sp, #16]
 8009df4:	e761      	b.n	8009cba <_dtoa_r+0x3e2>
 8009df6:	4b27      	ldr	r3, [pc, #156]	@ (8009e94 <_dtoa_r+0x5bc>)
 8009df8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009dfa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009dfe:	4454      	add	r4, sl
 8009e00:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009e04:	2900      	cmp	r1, #0
 8009e06:	d053      	beq.n	8009eb0 <_dtoa_r+0x5d8>
 8009e08:	2000      	movs	r0, #0
 8009e0a:	4928      	ldr	r1, [pc, #160]	@ (8009eac <_dtoa_r+0x5d4>)
 8009e0c:	f7f6 fd22 	bl	8000854 <__aeabi_ddiv>
 8009e10:	4633      	mov	r3, r6
 8009e12:	4656      	mov	r6, sl
 8009e14:	462a      	mov	r2, r5
 8009e16:	f7f6 fa3b 	bl	8000290 <__aeabi_dsub>
 8009e1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e22:	f7f6 fe9d 	bl	8000b60 <__aeabi_d2iz>
 8009e26:	4605      	mov	r5, r0
 8009e28:	f7f6 fb80 	bl	800052c <__aeabi_i2d>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	460b      	mov	r3, r1
 8009e30:	3530      	adds	r5, #48	@ 0x30
 8009e32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e36:	f7f6 fa2b 	bl	8000290 <__aeabi_dsub>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	460b      	mov	r3, r1
 8009e3e:	f806 5b01 	strb.w	r5, [r6], #1
 8009e42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e4a:	f7f6 fe4b 	bl	8000ae4 <__aeabi_dcmplt>
 8009e4e:	2800      	cmp	r0, #0
 8009e50:	d171      	bne.n	8009f36 <_dtoa_r+0x65e>
 8009e52:	2000      	movs	r0, #0
 8009e54:	4911      	ldr	r1, [pc, #68]	@ (8009e9c <_dtoa_r+0x5c4>)
 8009e56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e5a:	f7f6 fa19 	bl	8000290 <__aeabi_dsub>
 8009e5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e62:	f7f6 fe3f 	bl	8000ae4 <__aeabi_dcmplt>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f040 8095 	bne.w	8009f96 <_dtoa_r+0x6be>
 8009e6c:	42a6      	cmp	r6, r4
 8009e6e:	f43f af50 	beq.w	8009d12 <_dtoa_r+0x43a>
 8009e72:	2200      	movs	r2, #0
 8009e74:	4b0a      	ldr	r3, [pc, #40]	@ (8009ea0 <_dtoa_r+0x5c8>)
 8009e76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009e7a:	f7f6 fbc1 	bl	8000600 <__aeabi_dmul>
 8009e7e:	2200      	movs	r2, #0
 8009e80:	4b07      	ldr	r3, [pc, #28]	@ (8009ea0 <_dtoa_r+0x5c8>)
 8009e82:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e8a:	f7f6 fbb9 	bl	8000600 <__aeabi_dmul>
 8009e8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e92:	e7c4      	b.n	8009e1e <_dtoa_r+0x546>
 8009e94:	0800b6f0 	.word	0x0800b6f0
 8009e98:	0800b6c8 	.word	0x0800b6c8
 8009e9c:	3ff00000 	.word	0x3ff00000
 8009ea0:	40240000 	.word	0x40240000
 8009ea4:	401c0000 	.word	0x401c0000
 8009ea8:	40140000 	.word	0x40140000
 8009eac:	3fe00000 	.word	0x3fe00000
 8009eb0:	4631      	mov	r1, r6
 8009eb2:	4656      	mov	r6, sl
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	f7f6 fba3 	bl	8000600 <__aeabi_dmul>
 8009eba:	9415      	str	r4, [sp, #84]	@ 0x54
 8009ebc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ec0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec4:	f7f6 fe4c 	bl	8000b60 <__aeabi_d2iz>
 8009ec8:	4605      	mov	r5, r0
 8009eca:	f7f6 fb2f 	bl	800052c <__aeabi_i2d>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	3530      	adds	r5, #48	@ 0x30
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ed8:	f7f6 f9da 	bl	8000290 <__aeabi_dsub>
 8009edc:	f806 5b01 	strb.w	r5, [r6], #1
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	42a6      	cmp	r6, r4
 8009ee6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009eea:	f04f 0200 	mov.w	r2, #0
 8009eee:	d124      	bne.n	8009f3a <_dtoa_r+0x662>
 8009ef0:	4bac      	ldr	r3, [pc, #688]	@ (800a1a4 <_dtoa_r+0x8cc>)
 8009ef2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009ef6:	f7f6 f9cd 	bl	8000294 <__adddf3>
 8009efa:	4602      	mov	r2, r0
 8009efc:	460b      	mov	r3, r1
 8009efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f02:	f7f6 fe0d 	bl	8000b20 <__aeabi_dcmpgt>
 8009f06:	2800      	cmp	r0, #0
 8009f08:	d145      	bne.n	8009f96 <_dtoa_r+0x6be>
 8009f0a:	2000      	movs	r0, #0
 8009f0c:	49a5      	ldr	r1, [pc, #660]	@ (800a1a4 <_dtoa_r+0x8cc>)
 8009f0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f12:	f7f6 f9bd 	bl	8000290 <__aeabi_dsub>
 8009f16:	4602      	mov	r2, r0
 8009f18:	460b      	mov	r3, r1
 8009f1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f1e:	f7f6 fde1 	bl	8000ae4 <__aeabi_dcmplt>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	f43f aef5 	beq.w	8009d12 <_dtoa_r+0x43a>
 8009f28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009f2a:	1e73      	subs	r3, r6, #1
 8009f2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f32:	2b30      	cmp	r3, #48	@ 0x30
 8009f34:	d0f8      	beq.n	8009f28 <_dtoa_r+0x650>
 8009f36:	9f04      	ldr	r7, [sp, #16]
 8009f38:	e73e      	b.n	8009db8 <_dtoa_r+0x4e0>
 8009f3a:	4b9b      	ldr	r3, [pc, #620]	@ (800a1a8 <_dtoa_r+0x8d0>)
 8009f3c:	f7f6 fb60 	bl	8000600 <__aeabi_dmul>
 8009f40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f44:	e7bc      	b.n	8009ec0 <_dtoa_r+0x5e8>
 8009f46:	d10c      	bne.n	8009f62 <_dtoa_r+0x68a>
 8009f48:	2200      	movs	r2, #0
 8009f4a:	4b98      	ldr	r3, [pc, #608]	@ (800a1ac <_dtoa_r+0x8d4>)
 8009f4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f50:	f7f6 fb56 	bl	8000600 <__aeabi_dmul>
 8009f54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f58:	f7f6 fdd8 	bl	8000b0c <__aeabi_dcmpge>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	f000 8157 	beq.w	800a210 <_dtoa_r+0x938>
 8009f62:	2400      	movs	r4, #0
 8009f64:	4625      	mov	r5, r4
 8009f66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f68:	4656      	mov	r6, sl
 8009f6a:	43db      	mvns	r3, r3
 8009f6c:	9304      	str	r3, [sp, #16]
 8009f6e:	2700      	movs	r7, #0
 8009f70:	4621      	mov	r1, r4
 8009f72:	4658      	mov	r0, fp
 8009f74:	f000 fbb4 	bl	800a6e0 <_Bfree>
 8009f78:	2d00      	cmp	r5, #0
 8009f7a:	d0dc      	beq.n	8009f36 <_dtoa_r+0x65e>
 8009f7c:	b12f      	cbz	r7, 8009f8a <_dtoa_r+0x6b2>
 8009f7e:	42af      	cmp	r7, r5
 8009f80:	d003      	beq.n	8009f8a <_dtoa_r+0x6b2>
 8009f82:	4639      	mov	r1, r7
 8009f84:	4658      	mov	r0, fp
 8009f86:	f000 fbab 	bl	800a6e0 <_Bfree>
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	4658      	mov	r0, fp
 8009f8e:	f000 fba7 	bl	800a6e0 <_Bfree>
 8009f92:	e7d0      	b.n	8009f36 <_dtoa_r+0x65e>
 8009f94:	9704      	str	r7, [sp, #16]
 8009f96:	4633      	mov	r3, r6
 8009f98:	461e      	mov	r6, r3
 8009f9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f9e:	2a39      	cmp	r2, #57	@ 0x39
 8009fa0:	d107      	bne.n	8009fb2 <_dtoa_r+0x6da>
 8009fa2:	459a      	cmp	sl, r3
 8009fa4:	d1f8      	bne.n	8009f98 <_dtoa_r+0x6c0>
 8009fa6:	9a04      	ldr	r2, [sp, #16]
 8009fa8:	3201      	adds	r2, #1
 8009faa:	9204      	str	r2, [sp, #16]
 8009fac:	2230      	movs	r2, #48	@ 0x30
 8009fae:	f88a 2000 	strb.w	r2, [sl]
 8009fb2:	781a      	ldrb	r2, [r3, #0]
 8009fb4:	3201      	adds	r2, #1
 8009fb6:	701a      	strb	r2, [r3, #0]
 8009fb8:	e7bd      	b.n	8009f36 <_dtoa_r+0x65e>
 8009fba:	2200      	movs	r2, #0
 8009fbc:	4b7a      	ldr	r3, [pc, #488]	@ (800a1a8 <_dtoa_r+0x8d0>)
 8009fbe:	f7f6 fb1f 	bl	8000600 <__aeabi_dmul>
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	4604      	mov	r4, r0
 8009fc8:	460d      	mov	r5, r1
 8009fca:	f7f6 fd81 	bl	8000ad0 <__aeabi_dcmpeq>
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	f43f aebb 	beq.w	8009d4a <_dtoa_r+0x472>
 8009fd4:	e6f0      	b.n	8009db8 <_dtoa_r+0x4e0>
 8009fd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009fd8:	2a00      	cmp	r2, #0
 8009fda:	f000 80db 	beq.w	800a194 <_dtoa_r+0x8bc>
 8009fde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fe0:	2a01      	cmp	r2, #1
 8009fe2:	f300 80bf 	bgt.w	800a164 <_dtoa_r+0x88c>
 8009fe6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009fe8:	2a00      	cmp	r2, #0
 8009fea:	f000 80b7 	beq.w	800a15c <_dtoa_r+0x884>
 8009fee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009ff2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009ff4:	4646      	mov	r6, r8
 8009ff6:	9a08      	ldr	r2, [sp, #32]
 8009ff8:	2101      	movs	r1, #1
 8009ffa:	4658      	mov	r0, fp
 8009ffc:	4498      	add	r8, r3
 8009ffe:	441a      	add	r2, r3
 800a000:	9208      	str	r2, [sp, #32]
 800a002:	f000 fc23 	bl	800a84c <__i2b>
 800a006:	4605      	mov	r5, r0
 800a008:	b15e      	cbz	r6, 800a022 <_dtoa_r+0x74a>
 800a00a:	9b08      	ldr	r3, [sp, #32]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	dd08      	ble.n	800a022 <_dtoa_r+0x74a>
 800a010:	42b3      	cmp	r3, r6
 800a012:	9a08      	ldr	r2, [sp, #32]
 800a014:	bfa8      	it	ge
 800a016:	4633      	movge	r3, r6
 800a018:	eba8 0803 	sub.w	r8, r8, r3
 800a01c:	1af6      	subs	r6, r6, r3
 800a01e:	1ad3      	subs	r3, r2, r3
 800a020:	9308      	str	r3, [sp, #32]
 800a022:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a024:	b1f3      	cbz	r3, 800a064 <_dtoa_r+0x78c>
 800a026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f000 80b7 	beq.w	800a19c <_dtoa_r+0x8c4>
 800a02e:	b18c      	cbz	r4, 800a054 <_dtoa_r+0x77c>
 800a030:	4629      	mov	r1, r5
 800a032:	4622      	mov	r2, r4
 800a034:	4658      	mov	r0, fp
 800a036:	f000 fcc9 	bl	800a9cc <__pow5mult>
 800a03a:	464a      	mov	r2, r9
 800a03c:	4601      	mov	r1, r0
 800a03e:	4605      	mov	r5, r0
 800a040:	4658      	mov	r0, fp
 800a042:	f000 fc19 	bl	800a878 <__multiply>
 800a046:	4649      	mov	r1, r9
 800a048:	9004      	str	r0, [sp, #16]
 800a04a:	4658      	mov	r0, fp
 800a04c:	f000 fb48 	bl	800a6e0 <_Bfree>
 800a050:	9b04      	ldr	r3, [sp, #16]
 800a052:	4699      	mov	r9, r3
 800a054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a056:	1b1a      	subs	r2, r3, r4
 800a058:	d004      	beq.n	800a064 <_dtoa_r+0x78c>
 800a05a:	4649      	mov	r1, r9
 800a05c:	4658      	mov	r0, fp
 800a05e:	f000 fcb5 	bl	800a9cc <__pow5mult>
 800a062:	4681      	mov	r9, r0
 800a064:	2101      	movs	r1, #1
 800a066:	4658      	mov	r0, fp
 800a068:	f000 fbf0 	bl	800a84c <__i2b>
 800a06c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a06e:	4604      	mov	r4, r0
 800a070:	2b00      	cmp	r3, #0
 800a072:	f000 81cf 	beq.w	800a414 <_dtoa_r+0xb3c>
 800a076:	461a      	mov	r2, r3
 800a078:	4601      	mov	r1, r0
 800a07a:	4658      	mov	r0, fp
 800a07c:	f000 fca6 	bl	800a9cc <__pow5mult>
 800a080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a082:	4604      	mov	r4, r0
 800a084:	2b01      	cmp	r3, #1
 800a086:	f300 8095 	bgt.w	800a1b4 <_dtoa_r+0x8dc>
 800a08a:	9b02      	ldr	r3, [sp, #8]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	f040 8087 	bne.w	800a1a0 <_dtoa_r+0x8c8>
 800a092:	9b03      	ldr	r3, [sp, #12]
 800a094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f040 8089 	bne.w	800a1b0 <_dtoa_r+0x8d8>
 800a09e:	9b03      	ldr	r3, [sp, #12]
 800a0a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a0a4:	0d1b      	lsrs	r3, r3, #20
 800a0a6:	051b      	lsls	r3, r3, #20
 800a0a8:	b12b      	cbz	r3, 800a0b6 <_dtoa_r+0x7de>
 800a0aa:	9b08      	ldr	r3, [sp, #32]
 800a0ac:	f108 0801 	add.w	r8, r8, #1
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	9308      	str	r3, [sp, #32]
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f000 81b0 	beq.w	800a420 <_dtoa_r+0xb48>
 800a0c0:	6923      	ldr	r3, [r4, #16]
 800a0c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0c6:	6918      	ldr	r0, [r3, #16]
 800a0c8:	f000 fb74 	bl	800a7b4 <__hi0bits>
 800a0cc:	f1c0 0020 	rsb	r0, r0, #32
 800a0d0:	9b08      	ldr	r3, [sp, #32]
 800a0d2:	4418      	add	r0, r3
 800a0d4:	f010 001f 	ands.w	r0, r0, #31
 800a0d8:	d077      	beq.n	800a1ca <_dtoa_r+0x8f2>
 800a0da:	f1c0 0320 	rsb	r3, r0, #32
 800a0de:	2b04      	cmp	r3, #4
 800a0e0:	dd6b      	ble.n	800a1ba <_dtoa_r+0x8e2>
 800a0e2:	f1c0 001c 	rsb	r0, r0, #28
 800a0e6:	9b08      	ldr	r3, [sp, #32]
 800a0e8:	4480      	add	r8, r0
 800a0ea:	4403      	add	r3, r0
 800a0ec:	4406      	add	r6, r0
 800a0ee:	9308      	str	r3, [sp, #32]
 800a0f0:	f1b8 0f00 	cmp.w	r8, #0
 800a0f4:	dd05      	ble.n	800a102 <_dtoa_r+0x82a>
 800a0f6:	4649      	mov	r1, r9
 800a0f8:	4642      	mov	r2, r8
 800a0fa:	4658      	mov	r0, fp
 800a0fc:	f000 fcc0 	bl	800aa80 <__lshift>
 800a100:	4681      	mov	r9, r0
 800a102:	9b08      	ldr	r3, [sp, #32]
 800a104:	2b00      	cmp	r3, #0
 800a106:	dd05      	ble.n	800a114 <_dtoa_r+0x83c>
 800a108:	4621      	mov	r1, r4
 800a10a:	461a      	mov	r2, r3
 800a10c:	4658      	mov	r0, fp
 800a10e:	f000 fcb7 	bl	800aa80 <__lshift>
 800a112:	4604      	mov	r4, r0
 800a114:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a116:	2b00      	cmp	r3, #0
 800a118:	d059      	beq.n	800a1ce <_dtoa_r+0x8f6>
 800a11a:	4621      	mov	r1, r4
 800a11c:	4648      	mov	r0, r9
 800a11e:	f000 fd1b 	bl	800ab58 <__mcmp>
 800a122:	2800      	cmp	r0, #0
 800a124:	da53      	bge.n	800a1ce <_dtoa_r+0x8f6>
 800a126:	1e7b      	subs	r3, r7, #1
 800a128:	4649      	mov	r1, r9
 800a12a:	220a      	movs	r2, #10
 800a12c:	4658      	mov	r0, fp
 800a12e:	9304      	str	r3, [sp, #16]
 800a130:	2300      	movs	r3, #0
 800a132:	f000 faf7 	bl	800a724 <__multadd>
 800a136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a138:	4681      	mov	r9, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	f000 8172 	beq.w	800a424 <_dtoa_r+0xb4c>
 800a140:	2300      	movs	r3, #0
 800a142:	4629      	mov	r1, r5
 800a144:	220a      	movs	r2, #10
 800a146:	4658      	mov	r0, fp
 800a148:	f000 faec 	bl	800a724 <__multadd>
 800a14c:	9b00      	ldr	r3, [sp, #0]
 800a14e:	4605      	mov	r5, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	dc67      	bgt.n	800a224 <_dtoa_r+0x94c>
 800a154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a156:	2b02      	cmp	r3, #2
 800a158:	dc41      	bgt.n	800a1de <_dtoa_r+0x906>
 800a15a:	e063      	b.n	800a224 <_dtoa_r+0x94c>
 800a15c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a15e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a162:	e746      	b.n	8009ff2 <_dtoa_r+0x71a>
 800a164:	9b07      	ldr	r3, [sp, #28]
 800a166:	1e5c      	subs	r4, r3, #1
 800a168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a16a:	42a3      	cmp	r3, r4
 800a16c:	bfb7      	itett	lt
 800a16e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a170:	1b1c      	subge	r4, r3, r4
 800a172:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a174:	1ae3      	sublt	r3, r4, r3
 800a176:	bfbe      	ittt	lt
 800a178:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a17a:	2400      	movlt	r4, #0
 800a17c:	18d2      	addlt	r2, r2, r3
 800a17e:	9b07      	ldr	r3, [sp, #28]
 800a180:	bfb8      	it	lt
 800a182:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a184:	2b00      	cmp	r3, #0
 800a186:	bfb5      	itete	lt
 800a188:	eba8 0603 	sublt.w	r6, r8, r3
 800a18c:	4646      	movge	r6, r8
 800a18e:	2300      	movlt	r3, #0
 800a190:	9b07      	ldrge	r3, [sp, #28]
 800a192:	e730      	b.n	8009ff6 <_dtoa_r+0x71e>
 800a194:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a196:	4646      	mov	r6, r8
 800a198:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a19a:	e735      	b.n	800a008 <_dtoa_r+0x730>
 800a19c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a19e:	e75c      	b.n	800a05a <_dtoa_r+0x782>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	e788      	b.n	800a0b6 <_dtoa_r+0x7de>
 800a1a4:	3fe00000 	.word	0x3fe00000
 800a1a8:	40240000 	.word	0x40240000
 800a1ac:	40140000 	.word	0x40140000
 800a1b0:	9b02      	ldr	r3, [sp, #8]
 800a1b2:	e780      	b.n	800a0b6 <_dtoa_r+0x7de>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1b8:	e782      	b.n	800a0c0 <_dtoa_r+0x7e8>
 800a1ba:	d099      	beq.n	800a0f0 <_dtoa_r+0x818>
 800a1bc:	331c      	adds	r3, #28
 800a1be:	9a08      	ldr	r2, [sp, #32]
 800a1c0:	441a      	add	r2, r3
 800a1c2:	4498      	add	r8, r3
 800a1c4:	441e      	add	r6, r3
 800a1c6:	9208      	str	r2, [sp, #32]
 800a1c8:	e792      	b.n	800a0f0 <_dtoa_r+0x818>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	e7f6      	b.n	800a1bc <_dtoa_r+0x8e4>
 800a1ce:	9b07      	ldr	r3, [sp, #28]
 800a1d0:	9704      	str	r7, [sp, #16]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	dc20      	bgt.n	800a218 <_dtoa_r+0x940>
 800a1d6:	9300      	str	r3, [sp, #0]
 800a1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1da:	2b02      	cmp	r3, #2
 800a1dc:	dd1e      	ble.n	800a21c <_dtoa_r+0x944>
 800a1de:	9b00      	ldr	r3, [sp, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f47f aec0 	bne.w	8009f66 <_dtoa_r+0x68e>
 800a1e6:	4621      	mov	r1, r4
 800a1e8:	2205      	movs	r2, #5
 800a1ea:	4658      	mov	r0, fp
 800a1ec:	f000 fa9a 	bl	800a724 <__multadd>
 800a1f0:	4601      	mov	r1, r0
 800a1f2:	4604      	mov	r4, r0
 800a1f4:	4648      	mov	r0, r9
 800a1f6:	f000 fcaf 	bl	800ab58 <__mcmp>
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	f77f aeb3 	ble.w	8009f66 <_dtoa_r+0x68e>
 800a200:	2331      	movs	r3, #49	@ 0x31
 800a202:	4656      	mov	r6, sl
 800a204:	f806 3b01 	strb.w	r3, [r6], #1
 800a208:	9b04      	ldr	r3, [sp, #16]
 800a20a:	3301      	adds	r3, #1
 800a20c:	9304      	str	r3, [sp, #16]
 800a20e:	e6ae      	b.n	8009f6e <_dtoa_r+0x696>
 800a210:	9c07      	ldr	r4, [sp, #28]
 800a212:	9704      	str	r7, [sp, #16]
 800a214:	4625      	mov	r5, r4
 800a216:	e7f3      	b.n	800a200 <_dtoa_r+0x928>
 800a218:	9b07      	ldr	r3, [sp, #28]
 800a21a:	9300      	str	r3, [sp, #0]
 800a21c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f000 8104 	beq.w	800a42c <_dtoa_r+0xb54>
 800a224:	2e00      	cmp	r6, #0
 800a226:	dd05      	ble.n	800a234 <_dtoa_r+0x95c>
 800a228:	4629      	mov	r1, r5
 800a22a:	4632      	mov	r2, r6
 800a22c:	4658      	mov	r0, fp
 800a22e:	f000 fc27 	bl	800aa80 <__lshift>
 800a232:	4605      	mov	r5, r0
 800a234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a236:	2b00      	cmp	r3, #0
 800a238:	d05a      	beq.n	800a2f0 <_dtoa_r+0xa18>
 800a23a:	6869      	ldr	r1, [r5, #4]
 800a23c:	4658      	mov	r0, fp
 800a23e:	f000 fa0f 	bl	800a660 <_Balloc>
 800a242:	4606      	mov	r6, r0
 800a244:	b928      	cbnz	r0, 800a252 <_dtoa_r+0x97a>
 800a246:	4b84      	ldr	r3, [pc, #528]	@ (800a458 <_dtoa_r+0xb80>)
 800a248:	4602      	mov	r2, r0
 800a24a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a24e:	f7ff bb5a 	b.w	8009906 <_dtoa_r+0x2e>
 800a252:	692a      	ldr	r2, [r5, #16]
 800a254:	f105 010c 	add.w	r1, r5, #12
 800a258:	300c      	adds	r0, #12
 800a25a:	3202      	adds	r2, #2
 800a25c:	0092      	lsls	r2, r2, #2
 800a25e:	f001 f809 	bl	800b274 <memcpy>
 800a262:	2201      	movs	r2, #1
 800a264:	4631      	mov	r1, r6
 800a266:	4658      	mov	r0, fp
 800a268:	f000 fc0a 	bl	800aa80 <__lshift>
 800a26c:	f10a 0301 	add.w	r3, sl, #1
 800a270:	462f      	mov	r7, r5
 800a272:	4605      	mov	r5, r0
 800a274:	9307      	str	r3, [sp, #28]
 800a276:	9b00      	ldr	r3, [sp, #0]
 800a278:	4453      	add	r3, sl
 800a27a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a27c:	9b02      	ldr	r3, [sp, #8]
 800a27e:	f003 0301 	and.w	r3, r3, #1
 800a282:	930a      	str	r3, [sp, #40]	@ 0x28
 800a284:	9b07      	ldr	r3, [sp, #28]
 800a286:	4621      	mov	r1, r4
 800a288:	4648      	mov	r0, r9
 800a28a:	3b01      	subs	r3, #1
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	f7ff fa94 	bl	80097ba <quorem>
 800a292:	4639      	mov	r1, r7
 800a294:	9002      	str	r0, [sp, #8]
 800a296:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a29a:	4648      	mov	r0, r9
 800a29c:	f000 fc5c 	bl	800ab58 <__mcmp>
 800a2a0:	462a      	mov	r2, r5
 800a2a2:	9008      	str	r0, [sp, #32]
 800a2a4:	4621      	mov	r1, r4
 800a2a6:	4658      	mov	r0, fp
 800a2a8:	f000 fc72 	bl	800ab90 <__mdiff>
 800a2ac:	68c2      	ldr	r2, [r0, #12]
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	bb02      	cbnz	r2, 800a2f4 <_dtoa_r+0xa1c>
 800a2b2:	4601      	mov	r1, r0
 800a2b4:	4648      	mov	r0, r9
 800a2b6:	f000 fc4f 	bl	800ab58 <__mcmp>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	4631      	mov	r1, r6
 800a2be:	4658      	mov	r0, fp
 800a2c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2c2:	f000 fa0d 	bl	800a6e0 <_Bfree>
 800a2c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2ca:	9e07      	ldr	r6, [sp, #28]
 800a2cc:	ea43 0102 	orr.w	r1, r3, r2
 800a2d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2d2:	4319      	orrs	r1, r3
 800a2d4:	d110      	bne.n	800a2f8 <_dtoa_r+0xa20>
 800a2d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a2da:	d029      	beq.n	800a330 <_dtoa_r+0xa58>
 800a2dc:	9b08      	ldr	r3, [sp, #32]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	dd02      	ble.n	800a2e8 <_dtoa_r+0xa10>
 800a2e2:	9b02      	ldr	r3, [sp, #8]
 800a2e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a2e8:	9b00      	ldr	r3, [sp, #0]
 800a2ea:	f883 8000 	strb.w	r8, [r3]
 800a2ee:	e63f      	b.n	8009f70 <_dtoa_r+0x698>
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	e7bb      	b.n	800a26c <_dtoa_r+0x994>
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	e7e1      	b.n	800a2bc <_dtoa_r+0x9e4>
 800a2f8:	9b08      	ldr	r3, [sp, #32]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	db04      	blt.n	800a308 <_dtoa_r+0xa30>
 800a2fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a300:	430b      	orrs	r3, r1
 800a302:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a304:	430b      	orrs	r3, r1
 800a306:	d120      	bne.n	800a34a <_dtoa_r+0xa72>
 800a308:	2a00      	cmp	r2, #0
 800a30a:	dded      	ble.n	800a2e8 <_dtoa_r+0xa10>
 800a30c:	4649      	mov	r1, r9
 800a30e:	2201      	movs	r2, #1
 800a310:	4658      	mov	r0, fp
 800a312:	f000 fbb5 	bl	800aa80 <__lshift>
 800a316:	4621      	mov	r1, r4
 800a318:	4681      	mov	r9, r0
 800a31a:	f000 fc1d 	bl	800ab58 <__mcmp>
 800a31e:	2800      	cmp	r0, #0
 800a320:	dc03      	bgt.n	800a32a <_dtoa_r+0xa52>
 800a322:	d1e1      	bne.n	800a2e8 <_dtoa_r+0xa10>
 800a324:	f018 0f01 	tst.w	r8, #1
 800a328:	d0de      	beq.n	800a2e8 <_dtoa_r+0xa10>
 800a32a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a32e:	d1d8      	bne.n	800a2e2 <_dtoa_r+0xa0a>
 800a330:	2339      	movs	r3, #57	@ 0x39
 800a332:	9a00      	ldr	r2, [sp, #0]
 800a334:	7013      	strb	r3, [r2, #0]
 800a336:	4633      	mov	r3, r6
 800a338:	461e      	mov	r6, r3
 800a33a:	3b01      	subs	r3, #1
 800a33c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a340:	2a39      	cmp	r2, #57	@ 0x39
 800a342:	d052      	beq.n	800a3ea <_dtoa_r+0xb12>
 800a344:	3201      	adds	r2, #1
 800a346:	701a      	strb	r2, [r3, #0]
 800a348:	e612      	b.n	8009f70 <_dtoa_r+0x698>
 800a34a:	2a00      	cmp	r2, #0
 800a34c:	dd07      	ble.n	800a35e <_dtoa_r+0xa86>
 800a34e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a352:	d0ed      	beq.n	800a330 <_dtoa_r+0xa58>
 800a354:	f108 0301 	add.w	r3, r8, #1
 800a358:	9a00      	ldr	r2, [sp, #0]
 800a35a:	7013      	strb	r3, [r2, #0]
 800a35c:	e608      	b.n	8009f70 <_dtoa_r+0x698>
 800a35e:	9b07      	ldr	r3, [sp, #28]
 800a360:	9a07      	ldr	r2, [sp, #28]
 800a362:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a368:	4293      	cmp	r3, r2
 800a36a:	d028      	beq.n	800a3be <_dtoa_r+0xae6>
 800a36c:	4649      	mov	r1, r9
 800a36e:	2300      	movs	r3, #0
 800a370:	220a      	movs	r2, #10
 800a372:	4658      	mov	r0, fp
 800a374:	f000 f9d6 	bl	800a724 <__multadd>
 800a378:	42af      	cmp	r7, r5
 800a37a:	4681      	mov	r9, r0
 800a37c:	f04f 0300 	mov.w	r3, #0
 800a380:	f04f 020a 	mov.w	r2, #10
 800a384:	4639      	mov	r1, r7
 800a386:	4658      	mov	r0, fp
 800a388:	d107      	bne.n	800a39a <_dtoa_r+0xac2>
 800a38a:	f000 f9cb 	bl	800a724 <__multadd>
 800a38e:	4607      	mov	r7, r0
 800a390:	4605      	mov	r5, r0
 800a392:	9b07      	ldr	r3, [sp, #28]
 800a394:	3301      	adds	r3, #1
 800a396:	9307      	str	r3, [sp, #28]
 800a398:	e774      	b.n	800a284 <_dtoa_r+0x9ac>
 800a39a:	f000 f9c3 	bl	800a724 <__multadd>
 800a39e:	4629      	mov	r1, r5
 800a3a0:	4607      	mov	r7, r0
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	220a      	movs	r2, #10
 800a3a6:	4658      	mov	r0, fp
 800a3a8:	f000 f9bc 	bl	800a724 <__multadd>
 800a3ac:	4605      	mov	r5, r0
 800a3ae:	e7f0      	b.n	800a392 <_dtoa_r+0xaba>
 800a3b0:	9b00      	ldr	r3, [sp, #0]
 800a3b2:	2700      	movs	r7, #0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	bfcc      	ite	gt
 800a3b8:	461e      	movgt	r6, r3
 800a3ba:	2601      	movle	r6, #1
 800a3bc:	4456      	add	r6, sl
 800a3be:	4649      	mov	r1, r9
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	4658      	mov	r0, fp
 800a3c4:	f000 fb5c 	bl	800aa80 <__lshift>
 800a3c8:	4621      	mov	r1, r4
 800a3ca:	4681      	mov	r9, r0
 800a3cc:	f000 fbc4 	bl	800ab58 <__mcmp>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	dcb0      	bgt.n	800a336 <_dtoa_r+0xa5e>
 800a3d4:	d102      	bne.n	800a3dc <_dtoa_r+0xb04>
 800a3d6:	f018 0f01 	tst.w	r8, #1
 800a3da:	d1ac      	bne.n	800a336 <_dtoa_r+0xa5e>
 800a3dc:	4633      	mov	r3, r6
 800a3de:	461e      	mov	r6, r3
 800a3e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a3e4:	2a30      	cmp	r2, #48	@ 0x30
 800a3e6:	d0fa      	beq.n	800a3de <_dtoa_r+0xb06>
 800a3e8:	e5c2      	b.n	8009f70 <_dtoa_r+0x698>
 800a3ea:	459a      	cmp	sl, r3
 800a3ec:	d1a4      	bne.n	800a338 <_dtoa_r+0xa60>
 800a3ee:	9b04      	ldr	r3, [sp, #16]
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	9304      	str	r3, [sp, #16]
 800a3f4:	2331      	movs	r3, #49	@ 0x31
 800a3f6:	f88a 3000 	strb.w	r3, [sl]
 800a3fa:	e5b9      	b.n	8009f70 <_dtoa_r+0x698>
 800a3fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a3fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a45c <_dtoa_r+0xb84>
 800a402:	b11b      	cbz	r3, 800a40c <_dtoa_r+0xb34>
 800a404:	f10a 0308 	add.w	r3, sl, #8
 800a408:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a40a:	6013      	str	r3, [r2, #0]
 800a40c:	4650      	mov	r0, sl
 800a40e:	b019      	add	sp, #100	@ 0x64
 800a410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a416:	2b01      	cmp	r3, #1
 800a418:	f77f ae37 	ble.w	800a08a <_dtoa_r+0x7b2>
 800a41c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a41e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a420:	2001      	movs	r0, #1
 800a422:	e655      	b.n	800a0d0 <_dtoa_r+0x7f8>
 800a424:	9b00      	ldr	r3, [sp, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	f77f aed6 	ble.w	800a1d8 <_dtoa_r+0x900>
 800a42c:	4656      	mov	r6, sl
 800a42e:	4621      	mov	r1, r4
 800a430:	4648      	mov	r0, r9
 800a432:	f7ff f9c2 	bl	80097ba <quorem>
 800a436:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a43a:	9b00      	ldr	r3, [sp, #0]
 800a43c:	f806 8b01 	strb.w	r8, [r6], #1
 800a440:	eba6 020a 	sub.w	r2, r6, sl
 800a444:	4293      	cmp	r3, r2
 800a446:	ddb3      	ble.n	800a3b0 <_dtoa_r+0xad8>
 800a448:	4649      	mov	r1, r9
 800a44a:	2300      	movs	r3, #0
 800a44c:	220a      	movs	r2, #10
 800a44e:	4658      	mov	r0, fp
 800a450:	f000 f968 	bl	800a724 <__multadd>
 800a454:	4681      	mov	r9, r0
 800a456:	e7ea      	b.n	800a42e <_dtoa_r+0xb56>
 800a458:	0800b64c 	.word	0x0800b64c
 800a45c:	0800b5d0 	.word	0x0800b5d0

0800a460 <_free_r>:
 800a460:	b538      	push	{r3, r4, r5, lr}
 800a462:	4605      	mov	r5, r0
 800a464:	2900      	cmp	r1, #0
 800a466:	d041      	beq.n	800a4ec <_free_r+0x8c>
 800a468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a46c:	1f0c      	subs	r4, r1, #4
 800a46e:	2b00      	cmp	r3, #0
 800a470:	bfb8      	it	lt
 800a472:	18e4      	addlt	r4, r4, r3
 800a474:	f000 f8e8 	bl	800a648 <__malloc_lock>
 800a478:	4a1d      	ldr	r2, [pc, #116]	@ (800a4f0 <_free_r+0x90>)
 800a47a:	6813      	ldr	r3, [r2, #0]
 800a47c:	b933      	cbnz	r3, 800a48c <_free_r+0x2c>
 800a47e:	6063      	str	r3, [r4, #4]
 800a480:	6014      	str	r4, [r2, #0]
 800a482:	4628      	mov	r0, r5
 800a484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a488:	f000 b8e4 	b.w	800a654 <__malloc_unlock>
 800a48c:	42a3      	cmp	r3, r4
 800a48e:	d908      	bls.n	800a4a2 <_free_r+0x42>
 800a490:	6820      	ldr	r0, [r4, #0]
 800a492:	1821      	adds	r1, r4, r0
 800a494:	428b      	cmp	r3, r1
 800a496:	bf01      	itttt	eq
 800a498:	6819      	ldreq	r1, [r3, #0]
 800a49a:	685b      	ldreq	r3, [r3, #4]
 800a49c:	1809      	addeq	r1, r1, r0
 800a49e:	6021      	streq	r1, [r4, #0]
 800a4a0:	e7ed      	b.n	800a47e <_free_r+0x1e>
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	b10b      	cbz	r3, 800a4ac <_free_r+0x4c>
 800a4a8:	42a3      	cmp	r3, r4
 800a4aa:	d9fa      	bls.n	800a4a2 <_free_r+0x42>
 800a4ac:	6811      	ldr	r1, [r2, #0]
 800a4ae:	1850      	adds	r0, r2, r1
 800a4b0:	42a0      	cmp	r0, r4
 800a4b2:	d10b      	bne.n	800a4cc <_free_r+0x6c>
 800a4b4:	6820      	ldr	r0, [r4, #0]
 800a4b6:	4401      	add	r1, r0
 800a4b8:	1850      	adds	r0, r2, r1
 800a4ba:	6011      	str	r1, [r2, #0]
 800a4bc:	4283      	cmp	r3, r0
 800a4be:	d1e0      	bne.n	800a482 <_free_r+0x22>
 800a4c0:	6818      	ldr	r0, [r3, #0]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	4408      	add	r0, r1
 800a4c6:	6053      	str	r3, [r2, #4]
 800a4c8:	6010      	str	r0, [r2, #0]
 800a4ca:	e7da      	b.n	800a482 <_free_r+0x22>
 800a4cc:	d902      	bls.n	800a4d4 <_free_r+0x74>
 800a4ce:	230c      	movs	r3, #12
 800a4d0:	602b      	str	r3, [r5, #0]
 800a4d2:	e7d6      	b.n	800a482 <_free_r+0x22>
 800a4d4:	6820      	ldr	r0, [r4, #0]
 800a4d6:	1821      	adds	r1, r4, r0
 800a4d8:	428b      	cmp	r3, r1
 800a4da:	bf02      	ittt	eq
 800a4dc:	6819      	ldreq	r1, [r3, #0]
 800a4de:	685b      	ldreq	r3, [r3, #4]
 800a4e0:	1809      	addeq	r1, r1, r0
 800a4e2:	6063      	str	r3, [r4, #4]
 800a4e4:	bf08      	it	eq
 800a4e6:	6021      	streq	r1, [r4, #0]
 800a4e8:	6054      	str	r4, [r2, #4]
 800a4ea:	e7ca      	b.n	800a482 <_free_r+0x22>
 800a4ec:	bd38      	pop	{r3, r4, r5, pc}
 800a4ee:	bf00      	nop
 800a4f0:	2000065c 	.word	0x2000065c

0800a4f4 <malloc>:
 800a4f4:	4b02      	ldr	r3, [pc, #8]	@ (800a500 <malloc+0xc>)
 800a4f6:	4601      	mov	r1, r0
 800a4f8:	6818      	ldr	r0, [r3, #0]
 800a4fa:	f000 b825 	b.w	800a548 <_malloc_r>
 800a4fe:	bf00      	nop
 800a500:	2000002c 	.word	0x2000002c

0800a504 <sbrk_aligned>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	4e0f      	ldr	r6, [pc, #60]	@ (800a544 <sbrk_aligned+0x40>)
 800a508:	460c      	mov	r4, r1
 800a50a:	4605      	mov	r5, r0
 800a50c:	6831      	ldr	r1, [r6, #0]
 800a50e:	b911      	cbnz	r1, 800a516 <sbrk_aligned+0x12>
 800a510:	f000 fea0 	bl	800b254 <_sbrk_r>
 800a514:	6030      	str	r0, [r6, #0]
 800a516:	4621      	mov	r1, r4
 800a518:	4628      	mov	r0, r5
 800a51a:	f000 fe9b 	bl	800b254 <_sbrk_r>
 800a51e:	1c43      	adds	r3, r0, #1
 800a520:	d103      	bne.n	800a52a <sbrk_aligned+0x26>
 800a522:	f04f 34ff 	mov.w	r4, #4294967295
 800a526:	4620      	mov	r0, r4
 800a528:	bd70      	pop	{r4, r5, r6, pc}
 800a52a:	1cc4      	adds	r4, r0, #3
 800a52c:	f024 0403 	bic.w	r4, r4, #3
 800a530:	42a0      	cmp	r0, r4
 800a532:	d0f8      	beq.n	800a526 <sbrk_aligned+0x22>
 800a534:	1a21      	subs	r1, r4, r0
 800a536:	4628      	mov	r0, r5
 800a538:	f000 fe8c 	bl	800b254 <_sbrk_r>
 800a53c:	3001      	adds	r0, #1
 800a53e:	d1f2      	bne.n	800a526 <sbrk_aligned+0x22>
 800a540:	e7ef      	b.n	800a522 <sbrk_aligned+0x1e>
 800a542:	bf00      	nop
 800a544:	20000658 	.word	0x20000658

0800a548 <_malloc_r>:
 800a548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a54c:	1ccd      	adds	r5, r1, #3
 800a54e:	4606      	mov	r6, r0
 800a550:	f025 0503 	bic.w	r5, r5, #3
 800a554:	3508      	adds	r5, #8
 800a556:	2d0c      	cmp	r5, #12
 800a558:	bf38      	it	cc
 800a55a:	250c      	movcc	r5, #12
 800a55c:	2d00      	cmp	r5, #0
 800a55e:	db01      	blt.n	800a564 <_malloc_r+0x1c>
 800a560:	42a9      	cmp	r1, r5
 800a562:	d904      	bls.n	800a56e <_malloc_r+0x26>
 800a564:	230c      	movs	r3, #12
 800a566:	6033      	str	r3, [r6, #0]
 800a568:	2000      	movs	r0, #0
 800a56a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a56e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a644 <_malloc_r+0xfc>
 800a572:	f000 f869 	bl	800a648 <__malloc_lock>
 800a576:	f8d8 3000 	ldr.w	r3, [r8]
 800a57a:	461c      	mov	r4, r3
 800a57c:	bb44      	cbnz	r4, 800a5d0 <_malloc_r+0x88>
 800a57e:	4629      	mov	r1, r5
 800a580:	4630      	mov	r0, r6
 800a582:	f7ff ffbf 	bl	800a504 <sbrk_aligned>
 800a586:	1c43      	adds	r3, r0, #1
 800a588:	4604      	mov	r4, r0
 800a58a:	d158      	bne.n	800a63e <_malloc_r+0xf6>
 800a58c:	f8d8 4000 	ldr.w	r4, [r8]
 800a590:	4627      	mov	r7, r4
 800a592:	2f00      	cmp	r7, #0
 800a594:	d143      	bne.n	800a61e <_malloc_r+0xd6>
 800a596:	2c00      	cmp	r4, #0
 800a598:	d04b      	beq.n	800a632 <_malloc_r+0xea>
 800a59a:	6823      	ldr	r3, [r4, #0]
 800a59c:	4639      	mov	r1, r7
 800a59e:	4630      	mov	r0, r6
 800a5a0:	eb04 0903 	add.w	r9, r4, r3
 800a5a4:	f000 fe56 	bl	800b254 <_sbrk_r>
 800a5a8:	4581      	cmp	r9, r0
 800a5aa:	d142      	bne.n	800a632 <_malloc_r+0xea>
 800a5ac:	6821      	ldr	r1, [r4, #0]
 800a5ae:	4630      	mov	r0, r6
 800a5b0:	1a6d      	subs	r5, r5, r1
 800a5b2:	4629      	mov	r1, r5
 800a5b4:	f7ff ffa6 	bl	800a504 <sbrk_aligned>
 800a5b8:	3001      	adds	r0, #1
 800a5ba:	d03a      	beq.n	800a632 <_malloc_r+0xea>
 800a5bc:	6823      	ldr	r3, [r4, #0]
 800a5be:	442b      	add	r3, r5
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a5c6:	685a      	ldr	r2, [r3, #4]
 800a5c8:	bb62      	cbnz	r2, 800a624 <_malloc_r+0xdc>
 800a5ca:	f8c8 7000 	str.w	r7, [r8]
 800a5ce:	e00f      	b.n	800a5f0 <_malloc_r+0xa8>
 800a5d0:	6822      	ldr	r2, [r4, #0]
 800a5d2:	1b52      	subs	r2, r2, r5
 800a5d4:	d420      	bmi.n	800a618 <_malloc_r+0xd0>
 800a5d6:	2a0b      	cmp	r2, #11
 800a5d8:	d917      	bls.n	800a60a <_malloc_r+0xc2>
 800a5da:	1961      	adds	r1, r4, r5
 800a5dc:	42a3      	cmp	r3, r4
 800a5de:	6025      	str	r5, [r4, #0]
 800a5e0:	bf18      	it	ne
 800a5e2:	6059      	strne	r1, [r3, #4]
 800a5e4:	6863      	ldr	r3, [r4, #4]
 800a5e6:	bf08      	it	eq
 800a5e8:	f8c8 1000 	streq.w	r1, [r8]
 800a5ec:	5162      	str	r2, [r4, r5]
 800a5ee:	604b      	str	r3, [r1, #4]
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	f000 f82f 	bl	800a654 <__malloc_unlock>
 800a5f6:	f104 000b 	add.w	r0, r4, #11
 800a5fa:	1d23      	adds	r3, r4, #4
 800a5fc:	f020 0007 	bic.w	r0, r0, #7
 800a600:	1ac2      	subs	r2, r0, r3
 800a602:	bf1c      	itt	ne
 800a604:	1a1b      	subne	r3, r3, r0
 800a606:	50a3      	strne	r3, [r4, r2]
 800a608:	e7af      	b.n	800a56a <_malloc_r+0x22>
 800a60a:	6862      	ldr	r2, [r4, #4]
 800a60c:	42a3      	cmp	r3, r4
 800a60e:	bf0c      	ite	eq
 800a610:	f8c8 2000 	streq.w	r2, [r8]
 800a614:	605a      	strne	r2, [r3, #4]
 800a616:	e7eb      	b.n	800a5f0 <_malloc_r+0xa8>
 800a618:	4623      	mov	r3, r4
 800a61a:	6864      	ldr	r4, [r4, #4]
 800a61c:	e7ae      	b.n	800a57c <_malloc_r+0x34>
 800a61e:	463c      	mov	r4, r7
 800a620:	687f      	ldr	r7, [r7, #4]
 800a622:	e7b6      	b.n	800a592 <_malloc_r+0x4a>
 800a624:	461a      	mov	r2, r3
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	42a3      	cmp	r3, r4
 800a62a:	d1fb      	bne.n	800a624 <_malloc_r+0xdc>
 800a62c:	2300      	movs	r3, #0
 800a62e:	6053      	str	r3, [r2, #4]
 800a630:	e7de      	b.n	800a5f0 <_malloc_r+0xa8>
 800a632:	230c      	movs	r3, #12
 800a634:	4630      	mov	r0, r6
 800a636:	6033      	str	r3, [r6, #0]
 800a638:	f000 f80c 	bl	800a654 <__malloc_unlock>
 800a63c:	e794      	b.n	800a568 <_malloc_r+0x20>
 800a63e:	6005      	str	r5, [r0, #0]
 800a640:	e7d6      	b.n	800a5f0 <_malloc_r+0xa8>
 800a642:	bf00      	nop
 800a644:	2000065c 	.word	0x2000065c

0800a648 <__malloc_lock>:
 800a648:	4801      	ldr	r0, [pc, #4]	@ (800a650 <__malloc_lock+0x8>)
 800a64a:	f7ff b8a6 	b.w	800979a <__retarget_lock_acquire_recursive>
 800a64e:	bf00      	nop
 800a650:	20000654 	.word	0x20000654

0800a654 <__malloc_unlock>:
 800a654:	4801      	ldr	r0, [pc, #4]	@ (800a65c <__malloc_unlock+0x8>)
 800a656:	f7ff b8a1 	b.w	800979c <__retarget_lock_release_recursive>
 800a65a:	bf00      	nop
 800a65c:	20000654 	.word	0x20000654

0800a660 <_Balloc>:
 800a660:	b570      	push	{r4, r5, r6, lr}
 800a662:	69c6      	ldr	r6, [r0, #28]
 800a664:	4604      	mov	r4, r0
 800a666:	460d      	mov	r5, r1
 800a668:	b976      	cbnz	r6, 800a688 <_Balloc+0x28>
 800a66a:	2010      	movs	r0, #16
 800a66c:	f7ff ff42 	bl	800a4f4 <malloc>
 800a670:	4602      	mov	r2, r0
 800a672:	61e0      	str	r0, [r4, #28]
 800a674:	b920      	cbnz	r0, 800a680 <_Balloc+0x20>
 800a676:	4b18      	ldr	r3, [pc, #96]	@ (800a6d8 <_Balloc+0x78>)
 800a678:	216b      	movs	r1, #107	@ 0x6b
 800a67a:	4818      	ldr	r0, [pc, #96]	@ (800a6dc <_Balloc+0x7c>)
 800a67c:	f000 fe08 	bl	800b290 <__assert_func>
 800a680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a684:	6006      	str	r6, [r0, #0]
 800a686:	60c6      	str	r6, [r0, #12]
 800a688:	69e6      	ldr	r6, [r4, #28]
 800a68a:	68f3      	ldr	r3, [r6, #12]
 800a68c:	b183      	cbz	r3, 800a6b0 <_Balloc+0x50>
 800a68e:	69e3      	ldr	r3, [r4, #28]
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a696:	b9b8      	cbnz	r0, 800a6c8 <_Balloc+0x68>
 800a698:	2101      	movs	r1, #1
 800a69a:	4620      	mov	r0, r4
 800a69c:	fa01 f605 	lsl.w	r6, r1, r5
 800a6a0:	1d72      	adds	r2, r6, #5
 800a6a2:	0092      	lsls	r2, r2, #2
 800a6a4:	f000 fe12 	bl	800b2cc <_calloc_r>
 800a6a8:	b160      	cbz	r0, 800a6c4 <_Balloc+0x64>
 800a6aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6ae:	e00e      	b.n	800a6ce <_Balloc+0x6e>
 800a6b0:	2221      	movs	r2, #33	@ 0x21
 800a6b2:	2104      	movs	r1, #4
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	f000 fe09 	bl	800b2cc <_calloc_r>
 800a6ba:	69e3      	ldr	r3, [r4, #28]
 800a6bc:	60f0      	str	r0, [r6, #12]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d1e4      	bne.n	800a68e <_Balloc+0x2e>
 800a6c4:	2000      	movs	r0, #0
 800a6c6:	bd70      	pop	{r4, r5, r6, pc}
 800a6c8:	6802      	ldr	r2, [r0, #0]
 800a6ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a6d4:	e7f7      	b.n	800a6c6 <_Balloc+0x66>
 800a6d6:	bf00      	nop
 800a6d8:	0800b5dd 	.word	0x0800b5dd
 800a6dc:	0800b65d 	.word	0x0800b65d

0800a6e0 <_Bfree>:
 800a6e0:	b570      	push	{r4, r5, r6, lr}
 800a6e2:	69c6      	ldr	r6, [r0, #28]
 800a6e4:	4605      	mov	r5, r0
 800a6e6:	460c      	mov	r4, r1
 800a6e8:	b976      	cbnz	r6, 800a708 <_Bfree+0x28>
 800a6ea:	2010      	movs	r0, #16
 800a6ec:	f7ff ff02 	bl	800a4f4 <malloc>
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	61e8      	str	r0, [r5, #28]
 800a6f4:	b920      	cbnz	r0, 800a700 <_Bfree+0x20>
 800a6f6:	4b09      	ldr	r3, [pc, #36]	@ (800a71c <_Bfree+0x3c>)
 800a6f8:	218f      	movs	r1, #143	@ 0x8f
 800a6fa:	4809      	ldr	r0, [pc, #36]	@ (800a720 <_Bfree+0x40>)
 800a6fc:	f000 fdc8 	bl	800b290 <__assert_func>
 800a700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a704:	6006      	str	r6, [r0, #0]
 800a706:	60c6      	str	r6, [r0, #12]
 800a708:	b13c      	cbz	r4, 800a71a <_Bfree+0x3a>
 800a70a:	69eb      	ldr	r3, [r5, #28]
 800a70c:	6862      	ldr	r2, [r4, #4]
 800a70e:	68db      	ldr	r3, [r3, #12]
 800a710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a714:	6021      	str	r1, [r4, #0]
 800a716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a71a:	bd70      	pop	{r4, r5, r6, pc}
 800a71c:	0800b5dd 	.word	0x0800b5dd
 800a720:	0800b65d 	.word	0x0800b65d

0800a724 <__multadd>:
 800a724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a728:	f101 0c14 	add.w	ip, r1, #20
 800a72c:	4607      	mov	r7, r0
 800a72e:	460c      	mov	r4, r1
 800a730:	461e      	mov	r6, r3
 800a732:	690d      	ldr	r5, [r1, #16]
 800a734:	2000      	movs	r0, #0
 800a736:	f8dc 3000 	ldr.w	r3, [ip]
 800a73a:	3001      	adds	r0, #1
 800a73c:	b299      	uxth	r1, r3
 800a73e:	4285      	cmp	r5, r0
 800a740:	fb02 6101 	mla	r1, r2, r1, r6
 800a744:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a748:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800a74c:	b289      	uxth	r1, r1
 800a74e:	fb02 3306 	mla	r3, r2, r6, r3
 800a752:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a756:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a75a:	f84c 1b04 	str.w	r1, [ip], #4
 800a75e:	dcea      	bgt.n	800a736 <__multadd+0x12>
 800a760:	b30e      	cbz	r6, 800a7a6 <__multadd+0x82>
 800a762:	68a3      	ldr	r3, [r4, #8]
 800a764:	42ab      	cmp	r3, r5
 800a766:	dc19      	bgt.n	800a79c <__multadd+0x78>
 800a768:	6861      	ldr	r1, [r4, #4]
 800a76a:	4638      	mov	r0, r7
 800a76c:	3101      	adds	r1, #1
 800a76e:	f7ff ff77 	bl	800a660 <_Balloc>
 800a772:	4680      	mov	r8, r0
 800a774:	b928      	cbnz	r0, 800a782 <__multadd+0x5e>
 800a776:	4602      	mov	r2, r0
 800a778:	4b0c      	ldr	r3, [pc, #48]	@ (800a7ac <__multadd+0x88>)
 800a77a:	21ba      	movs	r1, #186	@ 0xba
 800a77c:	480c      	ldr	r0, [pc, #48]	@ (800a7b0 <__multadd+0x8c>)
 800a77e:	f000 fd87 	bl	800b290 <__assert_func>
 800a782:	6922      	ldr	r2, [r4, #16]
 800a784:	f104 010c 	add.w	r1, r4, #12
 800a788:	300c      	adds	r0, #12
 800a78a:	3202      	adds	r2, #2
 800a78c:	0092      	lsls	r2, r2, #2
 800a78e:	f000 fd71 	bl	800b274 <memcpy>
 800a792:	4621      	mov	r1, r4
 800a794:	4644      	mov	r4, r8
 800a796:	4638      	mov	r0, r7
 800a798:	f7ff ffa2 	bl	800a6e0 <_Bfree>
 800a79c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7a0:	3501      	adds	r5, #1
 800a7a2:	615e      	str	r6, [r3, #20]
 800a7a4:	6125      	str	r5, [r4, #16]
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7ac:	0800b64c 	.word	0x0800b64c
 800a7b0:	0800b65d 	.word	0x0800b65d

0800a7b4 <__hi0bits>:
 800a7b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	bf36      	itet	cc
 800a7bc:	0403      	lslcc	r3, r0, #16
 800a7be:	2000      	movcs	r0, #0
 800a7c0:	2010      	movcc	r0, #16
 800a7c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7c6:	bf3c      	itt	cc
 800a7c8:	021b      	lslcc	r3, r3, #8
 800a7ca:	3008      	addcc	r0, #8
 800a7cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7d0:	bf3c      	itt	cc
 800a7d2:	011b      	lslcc	r3, r3, #4
 800a7d4:	3004      	addcc	r0, #4
 800a7d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7da:	bf3c      	itt	cc
 800a7dc:	009b      	lslcc	r3, r3, #2
 800a7de:	3002      	addcc	r0, #2
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	db05      	blt.n	800a7f0 <__hi0bits+0x3c>
 800a7e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a7e8:	f100 0001 	add.w	r0, r0, #1
 800a7ec:	bf08      	it	eq
 800a7ee:	2020      	moveq	r0, #32
 800a7f0:	4770      	bx	lr

0800a7f2 <__lo0bits>:
 800a7f2:	6803      	ldr	r3, [r0, #0]
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	f013 0007 	ands.w	r0, r3, #7
 800a7fa:	d00b      	beq.n	800a814 <__lo0bits+0x22>
 800a7fc:	07d9      	lsls	r1, r3, #31
 800a7fe:	d421      	bmi.n	800a844 <__lo0bits+0x52>
 800a800:	0798      	lsls	r0, r3, #30
 800a802:	bf47      	ittee	mi
 800a804:	085b      	lsrmi	r3, r3, #1
 800a806:	2001      	movmi	r0, #1
 800a808:	089b      	lsrpl	r3, r3, #2
 800a80a:	2002      	movpl	r0, #2
 800a80c:	bf4c      	ite	mi
 800a80e:	6013      	strmi	r3, [r2, #0]
 800a810:	6013      	strpl	r3, [r2, #0]
 800a812:	4770      	bx	lr
 800a814:	b299      	uxth	r1, r3
 800a816:	b909      	cbnz	r1, 800a81c <__lo0bits+0x2a>
 800a818:	0c1b      	lsrs	r3, r3, #16
 800a81a:	2010      	movs	r0, #16
 800a81c:	b2d9      	uxtb	r1, r3
 800a81e:	b909      	cbnz	r1, 800a824 <__lo0bits+0x32>
 800a820:	3008      	adds	r0, #8
 800a822:	0a1b      	lsrs	r3, r3, #8
 800a824:	0719      	lsls	r1, r3, #28
 800a826:	bf04      	itt	eq
 800a828:	091b      	lsreq	r3, r3, #4
 800a82a:	3004      	addeq	r0, #4
 800a82c:	0799      	lsls	r1, r3, #30
 800a82e:	bf04      	itt	eq
 800a830:	089b      	lsreq	r3, r3, #2
 800a832:	3002      	addeq	r0, #2
 800a834:	07d9      	lsls	r1, r3, #31
 800a836:	d403      	bmi.n	800a840 <__lo0bits+0x4e>
 800a838:	085b      	lsrs	r3, r3, #1
 800a83a:	f100 0001 	add.w	r0, r0, #1
 800a83e:	d003      	beq.n	800a848 <__lo0bits+0x56>
 800a840:	6013      	str	r3, [r2, #0]
 800a842:	4770      	bx	lr
 800a844:	2000      	movs	r0, #0
 800a846:	4770      	bx	lr
 800a848:	2020      	movs	r0, #32
 800a84a:	4770      	bx	lr

0800a84c <__i2b>:
 800a84c:	b510      	push	{r4, lr}
 800a84e:	460c      	mov	r4, r1
 800a850:	2101      	movs	r1, #1
 800a852:	f7ff ff05 	bl	800a660 <_Balloc>
 800a856:	4602      	mov	r2, r0
 800a858:	b928      	cbnz	r0, 800a866 <__i2b+0x1a>
 800a85a:	4b05      	ldr	r3, [pc, #20]	@ (800a870 <__i2b+0x24>)
 800a85c:	f240 1145 	movw	r1, #325	@ 0x145
 800a860:	4804      	ldr	r0, [pc, #16]	@ (800a874 <__i2b+0x28>)
 800a862:	f000 fd15 	bl	800b290 <__assert_func>
 800a866:	2301      	movs	r3, #1
 800a868:	6144      	str	r4, [r0, #20]
 800a86a:	6103      	str	r3, [r0, #16]
 800a86c:	bd10      	pop	{r4, pc}
 800a86e:	bf00      	nop
 800a870:	0800b64c 	.word	0x0800b64c
 800a874:	0800b65d 	.word	0x0800b65d

0800a878 <__multiply>:
 800a878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87c:	4614      	mov	r4, r2
 800a87e:	690a      	ldr	r2, [r1, #16]
 800a880:	460f      	mov	r7, r1
 800a882:	b085      	sub	sp, #20
 800a884:	6923      	ldr	r3, [r4, #16]
 800a886:	429a      	cmp	r2, r3
 800a888:	bfa2      	ittt	ge
 800a88a:	4623      	movge	r3, r4
 800a88c:	460c      	movge	r4, r1
 800a88e:	461f      	movge	r7, r3
 800a890:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a894:	68a3      	ldr	r3, [r4, #8]
 800a896:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a89a:	6861      	ldr	r1, [r4, #4]
 800a89c:	eb0a 0609 	add.w	r6, sl, r9
 800a8a0:	42b3      	cmp	r3, r6
 800a8a2:	bfb8      	it	lt
 800a8a4:	3101      	addlt	r1, #1
 800a8a6:	f7ff fedb 	bl	800a660 <_Balloc>
 800a8aa:	b930      	cbnz	r0, 800a8ba <__multiply+0x42>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	4b45      	ldr	r3, [pc, #276]	@ (800a9c4 <__multiply+0x14c>)
 800a8b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a8b4:	4844      	ldr	r0, [pc, #272]	@ (800a9c8 <__multiply+0x150>)
 800a8b6:	f000 fceb 	bl	800b290 <__assert_func>
 800a8ba:	f100 0514 	add.w	r5, r0, #20
 800a8be:	2200      	movs	r2, #0
 800a8c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a8c4:	462b      	mov	r3, r5
 800a8c6:	4543      	cmp	r3, r8
 800a8c8:	d321      	bcc.n	800a90e <__multiply+0x96>
 800a8ca:	f107 0114 	add.w	r1, r7, #20
 800a8ce:	f104 0214 	add.w	r2, r4, #20
 800a8d2:	f104 0715 	add.w	r7, r4, #21
 800a8d6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a8da:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a8de:	9302      	str	r3, [sp, #8]
 800a8e0:	1b13      	subs	r3, r2, r4
 800a8e2:	3b15      	subs	r3, #21
 800a8e4:	f023 0303 	bic.w	r3, r3, #3
 800a8e8:	3304      	adds	r3, #4
 800a8ea:	42ba      	cmp	r2, r7
 800a8ec:	bf38      	it	cc
 800a8ee:	2304      	movcc	r3, #4
 800a8f0:	9301      	str	r3, [sp, #4]
 800a8f2:	9b02      	ldr	r3, [sp, #8]
 800a8f4:	9103      	str	r1, [sp, #12]
 800a8f6:	428b      	cmp	r3, r1
 800a8f8:	d80c      	bhi.n	800a914 <__multiply+0x9c>
 800a8fa:	2e00      	cmp	r6, #0
 800a8fc:	dd03      	ble.n	800a906 <__multiply+0x8e>
 800a8fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a902:	2b00      	cmp	r3, #0
 800a904:	d05b      	beq.n	800a9be <__multiply+0x146>
 800a906:	6106      	str	r6, [r0, #16]
 800a908:	b005      	add	sp, #20
 800a90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a90e:	f843 2b04 	str.w	r2, [r3], #4
 800a912:	e7d8      	b.n	800a8c6 <__multiply+0x4e>
 800a914:	f8b1 a000 	ldrh.w	sl, [r1]
 800a918:	f1ba 0f00 	cmp.w	sl, #0
 800a91c:	d024      	beq.n	800a968 <__multiply+0xf0>
 800a91e:	f104 0e14 	add.w	lr, r4, #20
 800a922:	46a9      	mov	r9, r5
 800a924:	f04f 0c00 	mov.w	ip, #0
 800a928:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a92c:	f8d9 3000 	ldr.w	r3, [r9]
 800a930:	fa1f fb87 	uxth.w	fp, r7
 800a934:	4572      	cmp	r2, lr
 800a936:	b29b      	uxth	r3, r3
 800a938:	fb0a 330b 	mla	r3, sl, fp, r3
 800a93c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a940:	f8d9 7000 	ldr.w	r7, [r9]
 800a944:	4463      	add	r3, ip
 800a946:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a94a:	fb0a c70b 	mla	r7, sl, fp, ip
 800a94e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a952:	b29b      	uxth	r3, r3
 800a954:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a958:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a95c:	f849 3b04 	str.w	r3, [r9], #4
 800a960:	d8e2      	bhi.n	800a928 <__multiply+0xb0>
 800a962:	9b01      	ldr	r3, [sp, #4]
 800a964:	f845 c003 	str.w	ip, [r5, r3]
 800a968:	9b03      	ldr	r3, [sp, #12]
 800a96a:	3104      	adds	r1, #4
 800a96c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a970:	f1b9 0f00 	cmp.w	r9, #0
 800a974:	d021      	beq.n	800a9ba <__multiply+0x142>
 800a976:	682b      	ldr	r3, [r5, #0]
 800a978:	f104 0c14 	add.w	ip, r4, #20
 800a97c:	46ae      	mov	lr, r5
 800a97e:	f04f 0a00 	mov.w	sl, #0
 800a982:	f8bc b000 	ldrh.w	fp, [ip]
 800a986:	b29b      	uxth	r3, r3
 800a988:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a98c:	fb09 770b 	mla	r7, r9, fp, r7
 800a990:	4457      	add	r7, sl
 800a992:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a996:	f84e 3b04 	str.w	r3, [lr], #4
 800a99a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a99e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9a2:	f8be 3000 	ldrh.w	r3, [lr]
 800a9a6:	4562      	cmp	r2, ip
 800a9a8:	fb09 330a 	mla	r3, r9, sl, r3
 800a9ac:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a9b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9b4:	d8e5      	bhi.n	800a982 <__multiply+0x10a>
 800a9b6:	9f01      	ldr	r7, [sp, #4]
 800a9b8:	51eb      	str	r3, [r5, r7]
 800a9ba:	3504      	adds	r5, #4
 800a9bc:	e799      	b.n	800a8f2 <__multiply+0x7a>
 800a9be:	3e01      	subs	r6, #1
 800a9c0:	e79b      	b.n	800a8fa <__multiply+0x82>
 800a9c2:	bf00      	nop
 800a9c4:	0800b64c 	.word	0x0800b64c
 800a9c8:	0800b65d 	.word	0x0800b65d

0800a9cc <__pow5mult>:
 800a9cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9d0:	4615      	mov	r5, r2
 800a9d2:	f012 0203 	ands.w	r2, r2, #3
 800a9d6:	4607      	mov	r7, r0
 800a9d8:	460e      	mov	r6, r1
 800a9da:	d007      	beq.n	800a9ec <__pow5mult+0x20>
 800a9dc:	3a01      	subs	r2, #1
 800a9de:	4c25      	ldr	r4, [pc, #148]	@ (800aa74 <__pow5mult+0xa8>)
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9e6:	f7ff fe9d 	bl	800a724 <__multadd>
 800a9ea:	4606      	mov	r6, r0
 800a9ec:	10ad      	asrs	r5, r5, #2
 800a9ee:	d03d      	beq.n	800aa6c <__pow5mult+0xa0>
 800a9f0:	69fc      	ldr	r4, [r7, #28]
 800a9f2:	b97c      	cbnz	r4, 800aa14 <__pow5mult+0x48>
 800a9f4:	2010      	movs	r0, #16
 800a9f6:	f7ff fd7d 	bl	800a4f4 <malloc>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	61f8      	str	r0, [r7, #28]
 800a9fe:	b928      	cbnz	r0, 800aa0c <__pow5mult+0x40>
 800aa00:	4b1d      	ldr	r3, [pc, #116]	@ (800aa78 <__pow5mult+0xac>)
 800aa02:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aa06:	481d      	ldr	r0, [pc, #116]	@ (800aa7c <__pow5mult+0xb0>)
 800aa08:	f000 fc42 	bl	800b290 <__assert_func>
 800aa0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa10:	6004      	str	r4, [r0, #0]
 800aa12:	60c4      	str	r4, [r0, #12]
 800aa14:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aa18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa1c:	b94c      	cbnz	r4, 800aa32 <__pow5mult+0x66>
 800aa1e:	f240 2171 	movw	r1, #625	@ 0x271
 800aa22:	4638      	mov	r0, r7
 800aa24:	f7ff ff12 	bl	800a84c <__i2b>
 800aa28:	2300      	movs	r3, #0
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa30:	6003      	str	r3, [r0, #0]
 800aa32:	f04f 0900 	mov.w	r9, #0
 800aa36:	07eb      	lsls	r3, r5, #31
 800aa38:	d50a      	bpl.n	800aa50 <__pow5mult+0x84>
 800aa3a:	4631      	mov	r1, r6
 800aa3c:	4622      	mov	r2, r4
 800aa3e:	4638      	mov	r0, r7
 800aa40:	f7ff ff1a 	bl	800a878 <__multiply>
 800aa44:	4680      	mov	r8, r0
 800aa46:	4631      	mov	r1, r6
 800aa48:	4638      	mov	r0, r7
 800aa4a:	4646      	mov	r6, r8
 800aa4c:	f7ff fe48 	bl	800a6e0 <_Bfree>
 800aa50:	106d      	asrs	r5, r5, #1
 800aa52:	d00b      	beq.n	800aa6c <__pow5mult+0xa0>
 800aa54:	6820      	ldr	r0, [r4, #0]
 800aa56:	b938      	cbnz	r0, 800aa68 <__pow5mult+0x9c>
 800aa58:	4622      	mov	r2, r4
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	4638      	mov	r0, r7
 800aa5e:	f7ff ff0b 	bl	800a878 <__multiply>
 800aa62:	6020      	str	r0, [r4, #0]
 800aa64:	f8c0 9000 	str.w	r9, [r0]
 800aa68:	4604      	mov	r4, r0
 800aa6a:	e7e4      	b.n	800aa36 <__pow5mult+0x6a>
 800aa6c:	4630      	mov	r0, r6
 800aa6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa72:	bf00      	nop
 800aa74:	0800b6b8 	.word	0x0800b6b8
 800aa78:	0800b5dd 	.word	0x0800b5dd
 800aa7c:	0800b65d 	.word	0x0800b65d

0800aa80 <__lshift>:
 800aa80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa84:	460c      	mov	r4, r1
 800aa86:	4607      	mov	r7, r0
 800aa88:	4691      	mov	r9, r2
 800aa8a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa8e:	6923      	ldr	r3, [r4, #16]
 800aa90:	6849      	ldr	r1, [r1, #4]
 800aa92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa96:	68a3      	ldr	r3, [r4, #8]
 800aa98:	f108 0601 	add.w	r6, r8, #1
 800aa9c:	42b3      	cmp	r3, r6
 800aa9e:	db0b      	blt.n	800aab8 <__lshift+0x38>
 800aaa0:	4638      	mov	r0, r7
 800aaa2:	f7ff fddd 	bl	800a660 <_Balloc>
 800aaa6:	4605      	mov	r5, r0
 800aaa8:	b948      	cbnz	r0, 800aabe <__lshift+0x3e>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	4b28      	ldr	r3, [pc, #160]	@ (800ab50 <__lshift+0xd0>)
 800aaae:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aab2:	4828      	ldr	r0, [pc, #160]	@ (800ab54 <__lshift+0xd4>)
 800aab4:	f000 fbec 	bl	800b290 <__assert_func>
 800aab8:	3101      	adds	r1, #1
 800aaba:	005b      	lsls	r3, r3, #1
 800aabc:	e7ee      	b.n	800aa9c <__lshift+0x1c>
 800aabe:	2300      	movs	r3, #0
 800aac0:	f100 0114 	add.w	r1, r0, #20
 800aac4:	f100 0210 	add.w	r2, r0, #16
 800aac8:	4618      	mov	r0, r3
 800aaca:	4553      	cmp	r3, sl
 800aacc:	db33      	blt.n	800ab36 <__lshift+0xb6>
 800aace:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aad2:	f104 0314 	add.w	r3, r4, #20
 800aad6:	6920      	ldr	r0, [r4, #16]
 800aad8:	f019 091f 	ands.w	r9, r9, #31
 800aadc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aae0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aae4:	d02b      	beq.n	800ab3e <__lshift+0xbe>
 800aae6:	f1c9 0e20 	rsb	lr, r9, #32
 800aaea:	468a      	mov	sl, r1
 800aaec:	2200      	movs	r2, #0
 800aaee:	6818      	ldr	r0, [r3, #0]
 800aaf0:	fa00 f009 	lsl.w	r0, r0, r9
 800aaf4:	4310      	orrs	r0, r2
 800aaf6:	f84a 0b04 	str.w	r0, [sl], #4
 800aafa:	f853 2b04 	ldr.w	r2, [r3], #4
 800aafe:	459c      	cmp	ip, r3
 800ab00:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab04:	d8f3      	bhi.n	800aaee <__lshift+0x6e>
 800ab06:	ebac 0304 	sub.w	r3, ip, r4
 800ab0a:	f104 0015 	add.w	r0, r4, #21
 800ab0e:	3b15      	subs	r3, #21
 800ab10:	f023 0303 	bic.w	r3, r3, #3
 800ab14:	3304      	adds	r3, #4
 800ab16:	4584      	cmp	ip, r0
 800ab18:	bf38      	it	cc
 800ab1a:	2304      	movcc	r3, #4
 800ab1c:	50ca      	str	r2, [r1, r3]
 800ab1e:	b10a      	cbz	r2, 800ab24 <__lshift+0xa4>
 800ab20:	f108 0602 	add.w	r6, r8, #2
 800ab24:	3e01      	subs	r6, #1
 800ab26:	4638      	mov	r0, r7
 800ab28:	4621      	mov	r1, r4
 800ab2a:	612e      	str	r6, [r5, #16]
 800ab2c:	f7ff fdd8 	bl	800a6e0 <_Bfree>
 800ab30:	4628      	mov	r0, r5
 800ab32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab36:	3301      	adds	r3, #1
 800ab38:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab3c:	e7c5      	b.n	800aaca <__lshift+0x4a>
 800ab3e:	3904      	subs	r1, #4
 800ab40:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab44:	459c      	cmp	ip, r3
 800ab46:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab4a:	d8f9      	bhi.n	800ab40 <__lshift+0xc0>
 800ab4c:	e7ea      	b.n	800ab24 <__lshift+0xa4>
 800ab4e:	bf00      	nop
 800ab50:	0800b64c 	.word	0x0800b64c
 800ab54:	0800b65d 	.word	0x0800b65d

0800ab58 <__mcmp>:
 800ab58:	4603      	mov	r3, r0
 800ab5a:	690a      	ldr	r2, [r1, #16]
 800ab5c:	6900      	ldr	r0, [r0, #16]
 800ab5e:	1a80      	subs	r0, r0, r2
 800ab60:	b530      	push	{r4, r5, lr}
 800ab62:	d10e      	bne.n	800ab82 <__mcmp+0x2a>
 800ab64:	3314      	adds	r3, #20
 800ab66:	3114      	adds	r1, #20
 800ab68:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ab6c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab70:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab74:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab78:	4295      	cmp	r5, r2
 800ab7a:	d003      	beq.n	800ab84 <__mcmp+0x2c>
 800ab7c:	d205      	bcs.n	800ab8a <__mcmp+0x32>
 800ab7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab82:	bd30      	pop	{r4, r5, pc}
 800ab84:	42a3      	cmp	r3, r4
 800ab86:	d3f3      	bcc.n	800ab70 <__mcmp+0x18>
 800ab88:	e7fb      	b.n	800ab82 <__mcmp+0x2a>
 800ab8a:	2001      	movs	r0, #1
 800ab8c:	e7f9      	b.n	800ab82 <__mcmp+0x2a>
	...

0800ab90 <__mdiff>:
 800ab90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab94:	4689      	mov	r9, r1
 800ab96:	4606      	mov	r6, r0
 800ab98:	4611      	mov	r1, r2
 800ab9a:	4614      	mov	r4, r2
 800ab9c:	4648      	mov	r0, r9
 800ab9e:	f7ff ffdb 	bl	800ab58 <__mcmp>
 800aba2:	1e05      	subs	r5, r0, #0
 800aba4:	d112      	bne.n	800abcc <__mdiff+0x3c>
 800aba6:	4629      	mov	r1, r5
 800aba8:	4630      	mov	r0, r6
 800abaa:	f7ff fd59 	bl	800a660 <_Balloc>
 800abae:	4602      	mov	r2, r0
 800abb0:	b928      	cbnz	r0, 800abbe <__mdiff+0x2e>
 800abb2:	4b41      	ldr	r3, [pc, #260]	@ (800acb8 <__mdiff+0x128>)
 800abb4:	f240 2137 	movw	r1, #567	@ 0x237
 800abb8:	4840      	ldr	r0, [pc, #256]	@ (800acbc <__mdiff+0x12c>)
 800abba:	f000 fb69 	bl	800b290 <__assert_func>
 800abbe:	2301      	movs	r3, #1
 800abc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800abc4:	4610      	mov	r0, r2
 800abc6:	b003      	add	sp, #12
 800abc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abcc:	bfbc      	itt	lt
 800abce:	464b      	movlt	r3, r9
 800abd0:	46a1      	movlt	r9, r4
 800abd2:	4630      	mov	r0, r6
 800abd4:	bfb8      	it	lt
 800abd6:	2501      	movlt	r5, #1
 800abd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800abdc:	bfb4      	ite	lt
 800abde:	461c      	movlt	r4, r3
 800abe0:	2500      	movge	r5, #0
 800abe2:	f7ff fd3d 	bl	800a660 <_Balloc>
 800abe6:	4602      	mov	r2, r0
 800abe8:	b918      	cbnz	r0, 800abf2 <__mdiff+0x62>
 800abea:	4b33      	ldr	r3, [pc, #204]	@ (800acb8 <__mdiff+0x128>)
 800abec:	f240 2145 	movw	r1, #581	@ 0x245
 800abf0:	e7e2      	b.n	800abb8 <__mdiff+0x28>
 800abf2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800abf6:	f104 0e14 	add.w	lr, r4, #20
 800abfa:	6926      	ldr	r6, [r4, #16]
 800abfc:	f100 0b14 	add.w	fp, r0, #20
 800ac00:	60c5      	str	r5, [r0, #12]
 800ac02:	f109 0514 	add.w	r5, r9, #20
 800ac06:	f109 0310 	add.w	r3, r9, #16
 800ac0a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ac0e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ac12:	46d9      	mov	r9, fp
 800ac14:	f04f 0c00 	mov.w	ip, #0
 800ac18:	9301      	str	r3, [sp, #4]
 800ac1a:	9b01      	ldr	r3, [sp, #4]
 800ac1c:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ac20:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ac24:	4576      	cmp	r6, lr
 800ac26:	9301      	str	r3, [sp, #4]
 800ac28:	fa1f f38a 	uxth.w	r3, sl
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	b283      	uxth	r3, r0
 800ac30:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ac34:	eba1 0303 	sub.w	r3, r1, r3
 800ac38:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ac3c:	4463      	add	r3, ip
 800ac3e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ac4c:	f849 3b04 	str.w	r3, [r9], #4
 800ac50:	d8e3      	bhi.n	800ac1a <__mdiff+0x8a>
 800ac52:	1b33      	subs	r3, r6, r4
 800ac54:	3415      	adds	r4, #21
 800ac56:	3b15      	subs	r3, #21
 800ac58:	f023 0303 	bic.w	r3, r3, #3
 800ac5c:	3304      	adds	r3, #4
 800ac5e:	42a6      	cmp	r6, r4
 800ac60:	bf38      	it	cc
 800ac62:	2304      	movcc	r3, #4
 800ac64:	441d      	add	r5, r3
 800ac66:	445b      	add	r3, fp
 800ac68:	462c      	mov	r4, r5
 800ac6a:	461e      	mov	r6, r3
 800ac6c:	4544      	cmp	r4, r8
 800ac6e:	d30e      	bcc.n	800ac8e <__mdiff+0xfe>
 800ac70:	f108 0103 	add.w	r1, r8, #3
 800ac74:	1b49      	subs	r1, r1, r5
 800ac76:	3d03      	subs	r5, #3
 800ac78:	f021 0103 	bic.w	r1, r1, #3
 800ac7c:	45a8      	cmp	r8, r5
 800ac7e:	bf38      	it	cc
 800ac80:	2100      	movcc	r1, #0
 800ac82:	440b      	add	r3, r1
 800ac84:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac88:	b199      	cbz	r1, 800acb2 <__mdiff+0x122>
 800ac8a:	6117      	str	r7, [r2, #16]
 800ac8c:	e79a      	b.n	800abc4 <__mdiff+0x34>
 800ac8e:	f854 1b04 	ldr.w	r1, [r4], #4
 800ac92:	46e6      	mov	lr, ip
 800ac94:	fa1f fc81 	uxth.w	ip, r1
 800ac98:	0c08      	lsrs	r0, r1, #16
 800ac9a:	4471      	add	r1, lr
 800ac9c:	44f4      	add	ip, lr
 800ac9e:	b289      	uxth	r1, r1
 800aca0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aca4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aca8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800acac:	f846 1b04 	str.w	r1, [r6], #4
 800acb0:	e7dc      	b.n	800ac6c <__mdiff+0xdc>
 800acb2:	3f01      	subs	r7, #1
 800acb4:	e7e6      	b.n	800ac84 <__mdiff+0xf4>
 800acb6:	bf00      	nop
 800acb8:	0800b64c 	.word	0x0800b64c
 800acbc:	0800b65d 	.word	0x0800b65d

0800acc0 <__d2b>:
 800acc0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800acc4:	460f      	mov	r7, r1
 800acc6:	2101      	movs	r1, #1
 800acc8:	4616      	mov	r6, r2
 800acca:	ec59 8b10 	vmov	r8, r9, d0
 800acce:	f7ff fcc7 	bl	800a660 <_Balloc>
 800acd2:	4604      	mov	r4, r0
 800acd4:	b930      	cbnz	r0, 800ace4 <__d2b+0x24>
 800acd6:	4602      	mov	r2, r0
 800acd8:	4b23      	ldr	r3, [pc, #140]	@ (800ad68 <__d2b+0xa8>)
 800acda:	f240 310f 	movw	r1, #783	@ 0x30f
 800acde:	4823      	ldr	r0, [pc, #140]	@ (800ad6c <__d2b+0xac>)
 800ace0:	f000 fad6 	bl	800b290 <__assert_func>
 800ace4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ace8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acec:	b10d      	cbz	r5, 800acf2 <__d2b+0x32>
 800acee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acf2:	9301      	str	r3, [sp, #4]
 800acf4:	f1b8 0300 	subs.w	r3, r8, #0
 800acf8:	d023      	beq.n	800ad42 <__d2b+0x82>
 800acfa:	4668      	mov	r0, sp
 800acfc:	9300      	str	r3, [sp, #0]
 800acfe:	f7ff fd78 	bl	800a7f2 <__lo0bits>
 800ad02:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad06:	b1d0      	cbz	r0, 800ad3e <__d2b+0x7e>
 800ad08:	f1c0 0320 	rsb	r3, r0, #32
 800ad0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad10:	40c2      	lsrs	r2, r0
 800ad12:	430b      	orrs	r3, r1
 800ad14:	9201      	str	r2, [sp, #4]
 800ad16:	6163      	str	r3, [r4, #20]
 800ad18:	9b01      	ldr	r3, [sp, #4]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	61a3      	str	r3, [r4, #24]
 800ad1e:	bf0c      	ite	eq
 800ad20:	2201      	moveq	r2, #1
 800ad22:	2202      	movne	r2, #2
 800ad24:	6122      	str	r2, [r4, #16]
 800ad26:	b1a5      	cbz	r5, 800ad52 <__d2b+0x92>
 800ad28:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ad2c:	4405      	add	r5, r0
 800ad2e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ad32:	603d      	str	r5, [r7, #0]
 800ad34:	6030      	str	r0, [r6, #0]
 800ad36:	4620      	mov	r0, r4
 800ad38:	b003      	add	sp, #12
 800ad3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	6161      	str	r1, [r4, #20]
 800ad40:	e7ea      	b.n	800ad18 <__d2b+0x58>
 800ad42:	a801      	add	r0, sp, #4
 800ad44:	f7ff fd55 	bl	800a7f2 <__lo0bits>
 800ad48:	9b01      	ldr	r3, [sp, #4]
 800ad4a:	3020      	adds	r0, #32
 800ad4c:	2201      	movs	r2, #1
 800ad4e:	6163      	str	r3, [r4, #20]
 800ad50:	e7e8      	b.n	800ad24 <__d2b+0x64>
 800ad52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad5a:	6038      	str	r0, [r7, #0]
 800ad5c:	6918      	ldr	r0, [r3, #16]
 800ad5e:	f7ff fd29 	bl	800a7b4 <__hi0bits>
 800ad62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad66:	e7e5      	b.n	800ad34 <__d2b+0x74>
 800ad68:	0800b64c 	.word	0x0800b64c
 800ad6c:	0800b65d 	.word	0x0800b65d

0800ad70 <__sfputc_r>:
 800ad70:	6893      	ldr	r3, [r2, #8]
 800ad72:	3b01      	subs	r3, #1
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	6093      	str	r3, [r2, #8]
 800ad78:	b410      	push	{r4}
 800ad7a:	da08      	bge.n	800ad8e <__sfputc_r+0x1e>
 800ad7c:	6994      	ldr	r4, [r2, #24]
 800ad7e:	42a3      	cmp	r3, r4
 800ad80:	db01      	blt.n	800ad86 <__sfputc_r+0x16>
 800ad82:	290a      	cmp	r1, #10
 800ad84:	d103      	bne.n	800ad8e <__sfputc_r+0x1e>
 800ad86:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad8a:	f7fe bbf4 	b.w	8009576 <__swbuf_r>
 800ad8e:	6813      	ldr	r3, [r2, #0]
 800ad90:	1c58      	adds	r0, r3, #1
 800ad92:	6010      	str	r0, [r2, #0]
 800ad94:	4608      	mov	r0, r1
 800ad96:	7019      	strb	r1, [r3, #0]
 800ad98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad9c:	4770      	bx	lr

0800ad9e <__sfputs_r>:
 800ad9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ada0:	4606      	mov	r6, r0
 800ada2:	460f      	mov	r7, r1
 800ada4:	4614      	mov	r4, r2
 800ada6:	18d5      	adds	r5, r2, r3
 800ada8:	42ac      	cmp	r4, r5
 800adaa:	d101      	bne.n	800adb0 <__sfputs_r+0x12>
 800adac:	2000      	movs	r0, #0
 800adae:	e007      	b.n	800adc0 <__sfputs_r+0x22>
 800adb0:	463a      	mov	r2, r7
 800adb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adb6:	4630      	mov	r0, r6
 800adb8:	f7ff ffda 	bl	800ad70 <__sfputc_r>
 800adbc:	1c43      	adds	r3, r0, #1
 800adbe:	d1f3      	bne.n	800ada8 <__sfputs_r+0xa>
 800adc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800adc4 <_vfiprintf_r>:
 800adc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc8:	460d      	mov	r5, r1
 800adca:	b09d      	sub	sp, #116	@ 0x74
 800adcc:	4614      	mov	r4, r2
 800adce:	4698      	mov	r8, r3
 800add0:	4606      	mov	r6, r0
 800add2:	b118      	cbz	r0, 800addc <_vfiprintf_r+0x18>
 800add4:	6a03      	ldr	r3, [r0, #32]
 800add6:	b90b      	cbnz	r3, 800addc <_vfiprintf_r+0x18>
 800add8:	f7fe fae4 	bl	80093a4 <__sinit>
 800addc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adde:	07d9      	lsls	r1, r3, #31
 800ade0:	d405      	bmi.n	800adee <_vfiprintf_r+0x2a>
 800ade2:	89ab      	ldrh	r3, [r5, #12]
 800ade4:	059a      	lsls	r2, r3, #22
 800ade6:	d402      	bmi.n	800adee <_vfiprintf_r+0x2a>
 800ade8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adea:	f7fe fcd6 	bl	800979a <__retarget_lock_acquire_recursive>
 800adee:	89ab      	ldrh	r3, [r5, #12]
 800adf0:	071b      	lsls	r3, r3, #28
 800adf2:	d501      	bpl.n	800adf8 <_vfiprintf_r+0x34>
 800adf4:	692b      	ldr	r3, [r5, #16]
 800adf6:	b99b      	cbnz	r3, 800ae20 <_vfiprintf_r+0x5c>
 800adf8:	4629      	mov	r1, r5
 800adfa:	4630      	mov	r0, r6
 800adfc:	f7fe fbfa 	bl	80095f4 <__swsetup_r>
 800ae00:	b170      	cbz	r0, 800ae20 <_vfiprintf_r+0x5c>
 800ae02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae04:	07dc      	lsls	r4, r3, #31
 800ae06:	d504      	bpl.n	800ae12 <_vfiprintf_r+0x4e>
 800ae08:	f04f 30ff 	mov.w	r0, #4294967295
 800ae0c:	b01d      	add	sp, #116	@ 0x74
 800ae0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae12:	89ab      	ldrh	r3, [r5, #12]
 800ae14:	0598      	lsls	r0, r3, #22
 800ae16:	d4f7      	bmi.n	800ae08 <_vfiprintf_r+0x44>
 800ae18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae1a:	f7fe fcbf 	bl	800979c <__retarget_lock_release_recursive>
 800ae1e:	e7f3      	b.n	800ae08 <_vfiprintf_r+0x44>
 800ae20:	2300      	movs	r3, #0
 800ae22:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae26:	f04f 0901 	mov.w	r9, #1
 800ae2a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800afe0 <_vfiprintf_r+0x21c>
 800ae2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae30:	2320      	movs	r3, #32
 800ae32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae36:	2330      	movs	r3, #48	@ 0x30
 800ae38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae3c:	4623      	mov	r3, r4
 800ae3e:	469a      	mov	sl, r3
 800ae40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae44:	b10a      	cbz	r2, 800ae4a <_vfiprintf_r+0x86>
 800ae46:	2a25      	cmp	r2, #37	@ 0x25
 800ae48:	d1f9      	bne.n	800ae3e <_vfiprintf_r+0x7a>
 800ae4a:	ebba 0b04 	subs.w	fp, sl, r4
 800ae4e:	d00b      	beq.n	800ae68 <_vfiprintf_r+0xa4>
 800ae50:	465b      	mov	r3, fp
 800ae52:	4622      	mov	r2, r4
 800ae54:	4629      	mov	r1, r5
 800ae56:	4630      	mov	r0, r6
 800ae58:	f7ff ffa1 	bl	800ad9e <__sfputs_r>
 800ae5c:	3001      	adds	r0, #1
 800ae5e:	f000 80a7 	beq.w	800afb0 <_vfiprintf_r+0x1ec>
 800ae62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae64:	445a      	add	r2, fp
 800ae66:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae68:	f89a 3000 	ldrb.w	r3, [sl]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	f000 809f 	beq.w	800afb0 <_vfiprintf_r+0x1ec>
 800ae72:	2300      	movs	r3, #0
 800ae74:	f04f 32ff 	mov.w	r2, #4294967295
 800ae78:	f10a 0a01 	add.w	sl, sl, #1
 800ae7c:	9304      	str	r3, [sp, #16]
 800ae7e:	9307      	str	r3, [sp, #28]
 800ae80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae84:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae8a:	4654      	mov	r4, sl
 800ae8c:	2205      	movs	r2, #5
 800ae8e:	4854      	ldr	r0, [pc, #336]	@ (800afe0 <_vfiprintf_r+0x21c>)
 800ae90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae94:	f7fe fc83 	bl	800979e <memchr>
 800ae98:	9a04      	ldr	r2, [sp, #16]
 800ae9a:	b9d8      	cbnz	r0, 800aed4 <_vfiprintf_r+0x110>
 800ae9c:	06d1      	lsls	r1, r2, #27
 800ae9e:	bf44      	itt	mi
 800aea0:	2320      	movmi	r3, #32
 800aea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aea6:	0713      	lsls	r3, r2, #28
 800aea8:	bf44      	itt	mi
 800aeaa:	232b      	movmi	r3, #43	@ 0x2b
 800aeac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aeb0:	f89a 3000 	ldrb.w	r3, [sl]
 800aeb4:	2b2a      	cmp	r3, #42	@ 0x2a
 800aeb6:	d015      	beq.n	800aee4 <_vfiprintf_r+0x120>
 800aeb8:	9a07      	ldr	r2, [sp, #28]
 800aeba:	4654      	mov	r4, sl
 800aebc:	2000      	movs	r0, #0
 800aebe:	f04f 0c0a 	mov.w	ip, #10
 800aec2:	4621      	mov	r1, r4
 800aec4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aec8:	3b30      	subs	r3, #48	@ 0x30
 800aeca:	2b09      	cmp	r3, #9
 800aecc:	d94b      	bls.n	800af66 <_vfiprintf_r+0x1a2>
 800aece:	b1b0      	cbz	r0, 800aefe <_vfiprintf_r+0x13a>
 800aed0:	9207      	str	r2, [sp, #28]
 800aed2:	e014      	b.n	800aefe <_vfiprintf_r+0x13a>
 800aed4:	eba0 0308 	sub.w	r3, r0, r8
 800aed8:	46a2      	mov	sl, r4
 800aeda:	fa09 f303 	lsl.w	r3, r9, r3
 800aede:	4313      	orrs	r3, r2
 800aee0:	9304      	str	r3, [sp, #16]
 800aee2:	e7d2      	b.n	800ae8a <_vfiprintf_r+0xc6>
 800aee4:	9b03      	ldr	r3, [sp, #12]
 800aee6:	1d19      	adds	r1, r3, #4
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	9103      	str	r1, [sp, #12]
 800aeee:	bfbb      	ittet	lt
 800aef0:	425b      	neglt	r3, r3
 800aef2:	f042 0202 	orrlt.w	r2, r2, #2
 800aef6:	9307      	strge	r3, [sp, #28]
 800aef8:	9307      	strlt	r3, [sp, #28]
 800aefa:	bfb8      	it	lt
 800aefc:	9204      	strlt	r2, [sp, #16]
 800aefe:	7823      	ldrb	r3, [r4, #0]
 800af00:	2b2e      	cmp	r3, #46	@ 0x2e
 800af02:	d10a      	bne.n	800af1a <_vfiprintf_r+0x156>
 800af04:	7863      	ldrb	r3, [r4, #1]
 800af06:	2b2a      	cmp	r3, #42	@ 0x2a
 800af08:	d132      	bne.n	800af70 <_vfiprintf_r+0x1ac>
 800af0a:	9b03      	ldr	r3, [sp, #12]
 800af0c:	3402      	adds	r4, #2
 800af0e:	1d1a      	adds	r2, r3, #4
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af16:	9203      	str	r2, [sp, #12]
 800af18:	9305      	str	r3, [sp, #20]
 800af1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aff0 <_vfiprintf_r+0x22c>
 800af1e:	2203      	movs	r2, #3
 800af20:	7821      	ldrb	r1, [r4, #0]
 800af22:	4650      	mov	r0, sl
 800af24:	f7fe fc3b 	bl	800979e <memchr>
 800af28:	b138      	cbz	r0, 800af3a <_vfiprintf_r+0x176>
 800af2a:	eba0 000a 	sub.w	r0, r0, sl
 800af2e:	2240      	movs	r2, #64	@ 0x40
 800af30:	9b04      	ldr	r3, [sp, #16]
 800af32:	3401      	adds	r4, #1
 800af34:	4082      	lsls	r2, r0
 800af36:	4313      	orrs	r3, r2
 800af38:	9304      	str	r3, [sp, #16]
 800af3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af3e:	2206      	movs	r2, #6
 800af40:	4828      	ldr	r0, [pc, #160]	@ (800afe4 <_vfiprintf_r+0x220>)
 800af42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af46:	f7fe fc2a 	bl	800979e <memchr>
 800af4a:	2800      	cmp	r0, #0
 800af4c:	d03f      	beq.n	800afce <_vfiprintf_r+0x20a>
 800af4e:	4b26      	ldr	r3, [pc, #152]	@ (800afe8 <_vfiprintf_r+0x224>)
 800af50:	bb1b      	cbnz	r3, 800af9a <_vfiprintf_r+0x1d6>
 800af52:	9b03      	ldr	r3, [sp, #12]
 800af54:	3307      	adds	r3, #7
 800af56:	f023 0307 	bic.w	r3, r3, #7
 800af5a:	3308      	adds	r3, #8
 800af5c:	9303      	str	r3, [sp, #12]
 800af5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af60:	443b      	add	r3, r7
 800af62:	9309      	str	r3, [sp, #36]	@ 0x24
 800af64:	e76a      	b.n	800ae3c <_vfiprintf_r+0x78>
 800af66:	fb0c 3202 	mla	r2, ip, r2, r3
 800af6a:	460c      	mov	r4, r1
 800af6c:	2001      	movs	r0, #1
 800af6e:	e7a8      	b.n	800aec2 <_vfiprintf_r+0xfe>
 800af70:	2300      	movs	r3, #0
 800af72:	3401      	adds	r4, #1
 800af74:	f04f 0c0a 	mov.w	ip, #10
 800af78:	4619      	mov	r1, r3
 800af7a:	9305      	str	r3, [sp, #20]
 800af7c:	4620      	mov	r0, r4
 800af7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af82:	3a30      	subs	r2, #48	@ 0x30
 800af84:	2a09      	cmp	r2, #9
 800af86:	d903      	bls.n	800af90 <_vfiprintf_r+0x1cc>
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d0c6      	beq.n	800af1a <_vfiprintf_r+0x156>
 800af8c:	9105      	str	r1, [sp, #20]
 800af8e:	e7c4      	b.n	800af1a <_vfiprintf_r+0x156>
 800af90:	fb0c 2101 	mla	r1, ip, r1, r2
 800af94:	4604      	mov	r4, r0
 800af96:	2301      	movs	r3, #1
 800af98:	e7f0      	b.n	800af7c <_vfiprintf_r+0x1b8>
 800af9a:	ab03      	add	r3, sp, #12
 800af9c:	462a      	mov	r2, r5
 800af9e:	a904      	add	r1, sp, #16
 800afa0:	4630      	mov	r0, r6
 800afa2:	9300      	str	r3, [sp, #0]
 800afa4:	4b11      	ldr	r3, [pc, #68]	@ (800afec <_vfiprintf_r+0x228>)
 800afa6:	f7fd fdb5 	bl	8008b14 <_printf_float>
 800afaa:	4607      	mov	r7, r0
 800afac:	1c78      	adds	r0, r7, #1
 800afae:	d1d6      	bne.n	800af5e <_vfiprintf_r+0x19a>
 800afb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afb2:	07d9      	lsls	r1, r3, #31
 800afb4:	d405      	bmi.n	800afc2 <_vfiprintf_r+0x1fe>
 800afb6:	89ab      	ldrh	r3, [r5, #12]
 800afb8:	059a      	lsls	r2, r3, #22
 800afba:	d402      	bmi.n	800afc2 <_vfiprintf_r+0x1fe>
 800afbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afbe:	f7fe fbed 	bl	800979c <__retarget_lock_release_recursive>
 800afc2:	89ab      	ldrh	r3, [r5, #12]
 800afc4:	065b      	lsls	r3, r3, #25
 800afc6:	f53f af1f 	bmi.w	800ae08 <_vfiprintf_r+0x44>
 800afca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afcc:	e71e      	b.n	800ae0c <_vfiprintf_r+0x48>
 800afce:	ab03      	add	r3, sp, #12
 800afd0:	462a      	mov	r2, r5
 800afd2:	a904      	add	r1, sp, #16
 800afd4:	4630      	mov	r0, r6
 800afd6:	9300      	str	r3, [sp, #0]
 800afd8:	4b04      	ldr	r3, [pc, #16]	@ (800afec <_vfiprintf_r+0x228>)
 800afda:	f7fe f837 	bl	800904c <_printf_i>
 800afde:	e7e4      	b.n	800afaa <_vfiprintf_r+0x1e6>
 800afe0:	0800b7b8 	.word	0x0800b7b8
 800afe4:	0800b7c2 	.word	0x0800b7c2
 800afe8:	08008b15 	.word	0x08008b15
 800afec:	0800ad9f 	.word	0x0800ad9f
 800aff0:	0800b7be 	.word	0x0800b7be

0800aff4 <__sflush_r>:
 800aff4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800affc:	0716      	lsls	r6, r2, #28
 800affe:	4605      	mov	r5, r0
 800b000:	460c      	mov	r4, r1
 800b002:	d454      	bmi.n	800b0ae <__sflush_r+0xba>
 800b004:	684b      	ldr	r3, [r1, #4]
 800b006:	2b00      	cmp	r3, #0
 800b008:	dc02      	bgt.n	800b010 <__sflush_r+0x1c>
 800b00a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	dd48      	ble.n	800b0a2 <__sflush_r+0xae>
 800b010:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b012:	2e00      	cmp	r6, #0
 800b014:	d045      	beq.n	800b0a2 <__sflush_r+0xae>
 800b016:	2300      	movs	r3, #0
 800b018:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b01c:	682f      	ldr	r7, [r5, #0]
 800b01e:	6a21      	ldr	r1, [r4, #32]
 800b020:	602b      	str	r3, [r5, #0]
 800b022:	d030      	beq.n	800b086 <__sflush_r+0x92>
 800b024:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b026:	89a3      	ldrh	r3, [r4, #12]
 800b028:	0759      	lsls	r1, r3, #29
 800b02a:	d505      	bpl.n	800b038 <__sflush_r+0x44>
 800b02c:	6863      	ldr	r3, [r4, #4]
 800b02e:	1ad2      	subs	r2, r2, r3
 800b030:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b032:	b10b      	cbz	r3, 800b038 <__sflush_r+0x44>
 800b034:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b036:	1ad2      	subs	r2, r2, r3
 800b038:	2300      	movs	r3, #0
 800b03a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b03c:	6a21      	ldr	r1, [r4, #32]
 800b03e:	4628      	mov	r0, r5
 800b040:	47b0      	blx	r6
 800b042:	1c43      	adds	r3, r0, #1
 800b044:	89a3      	ldrh	r3, [r4, #12]
 800b046:	d106      	bne.n	800b056 <__sflush_r+0x62>
 800b048:	6829      	ldr	r1, [r5, #0]
 800b04a:	291d      	cmp	r1, #29
 800b04c:	d82b      	bhi.n	800b0a6 <__sflush_r+0xb2>
 800b04e:	4a2a      	ldr	r2, [pc, #168]	@ (800b0f8 <__sflush_r+0x104>)
 800b050:	410a      	asrs	r2, r1
 800b052:	07d6      	lsls	r6, r2, #31
 800b054:	d427      	bmi.n	800b0a6 <__sflush_r+0xb2>
 800b056:	2200      	movs	r2, #0
 800b058:	04d9      	lsls	r1, r3, #19
 800b05a:	6062      	str	r2, [r4, #4]
 800b05c:	6922      	ldr	r2, [r4, #16]
 800b05e:	6022      	str	r2, [r4, #0]
 800b060:	d504      	bpl.n	800b06c <__sflush_r+0x78>
 800b062:	1c42      	adds	r2, r0, #1
 800b064:	d101      	bne.n	800b06a <__sflush_r+0x76>
 800b066:	682b      	ldr	r3, [r5, #0]
 800b068:	b903      	cbnz	r3, 800b06c <__sflush_r+0x78>
 800b06a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b06c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b06e:	602f      	str	r7, [r5, #0]
 800b070:	b1b9      	cbz	r1, 800b0a2 <__sflush_r+0xae>
 800b072:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b076:	4299      	cmp	r1, r3
 800b078:	d002      	beq.n	800b080 <__sflush_r+0x8c>
 800b07a:	4628      	mov	r0, r5
 800b07c:	f7ff f9f0 	bl	800a460 <_free_r>
 800b080:	2300      	movs	r3, #0
 800b082:	6363      	str	r3, [r4, #52]	@ 0x34
 800b084:	e00d      	b.n	800b0a2 <__sflush_r+0xae>
 800b086:	2301      	movs	r3, #1
 800b088:	4628      	mov	r0, r5
 800b08a:	47b0      	blx	r6
 800b08c:	4602      	mov	r2, r0
 800b08e:	1c50      	adds	r0, r2, #1
 800b090:	d1c9      	bne.n	800b026 <__sflush_r+0x32>
 800b092:	682b      	ldr	r3, [r5, #0]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d0c6      	beq.n	800b026 <__sflush_r+0x32>
 800b098:	2b1d      	cmp	r3, #29
 800b09a:	d001      	beq.n	800b0a0 <__sflush_r+0xac>
 800b09c:	2b16      	cmp	r3, #22
 800b09e:	d11d      	bne.n	800b0dc <__sflush_r+0xe8>
 800b0a0:	602f      	str	r7, [r5, #0]
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	e021      	b.n	800b0ea <__sflush_r+0xf6>
 800b0a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0aa:	b21b      	sxth	r3, r3
 800b0ac:	e01a      	b.n	800b0e4 <__sflush_r+0xf0>
 800b0ae:	690f      	ldr	r7, [r1, #16]
 800b0b0:	2f00      	cmp	r7, #0
 800b0b2:	d0f6      	beq.n	800b0a2 <__sflush_r+0xae>
 800b0b4:	0793      	lsls	r3, r2, #30
 800b0b6:	680e      	ldr	r6, [r1, #0]
 800b0b8:	600f      	str	r7, [r1, #0]
 800b0ba:	bf0c      	ite	eq
 800b0bc:	694b      	ldreq	r3, [r1, #20]
 800b0be:	2300      	movne	r3, #0
 800b0c0:	eba6 0807 	sub.w	r8, r6, r7
 800b0c4:	608b      	str	r3, [r1, #8]
 800b0c6:	f1b8 0f00 	cmp.w	r8, #0
 800b0ca:	ddea      	ble.n	800b0a2 <__sflush_r+0xae>
 800b0cc:	4643      	mov	r3, r8
 800b0ce:	463a      	mov	r2, r7
 800b0d0:	6a21      	ldr	r1, [r4, #32]
 800b0d2:	4628      	mov	r0, r5
 800b0d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0d6:	47b0      	blx	r6
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	dc08      	bgt.n	800b0ee <__sflush_r+0xfa>
 800b0dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e8:	81a3      	strh	r3, [r4, #12]
 800b0ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ee:	4407      	add	r7, r0
 800b0f0:	eba8 0800 	sub.w	r8, r8, r0
 800b0f4:	e7e7      	b.n	800b0c6 <__sflush_r+0xd2>
 800b0f6:	bf00      	nop
 800b0f8:	dfbffffe 	.word	0xdfbffffe

0800b0fc <_fflush_r>:
 800b0fc:	b538      	push	{r3, r4, r5, lr}
 800b0fe:	690b      	ldr	r3, [r1, #16]
 800b100:	4605      	mov	r5, r0
 800b102:	460c      	mov	r4, r1
 800b104:	b913      	cbnz	r3, 800b10c <_fflush_r+0x10>
 800b106:	2500      	movs	r5, #0
 800b108:	4628      	mov	r0, r5
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	b118      	cbz	r0, 800b116 <_fflush_r+0x1a>
 800b10e:	6a03      	ldr	r3, [r0, #32]
 800b110:	b90b      	cbnz	r3, 800b116 <_fflush_r+0x1a>
 800b112:	f7fe f947 	bl	80093a4 <__sinit>
 800b116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d0f3      	beq.n	800b106 <_fflush_r+0xa>
 800b11e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b120:	07d0      	lsls	r0, r2, #31
 800b122:	d404      	bmi.n	800b12e <_fflush_r+0x32>
 800b124:	0599      	lsls	r1, r3, #22
 800b126:	d402      	bmi.n	800b12e <_fflush_r+0x32>
 800b128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b12a:	f7fe fb36 	bl	800979a <__retarget_lock_acquire_recursive>
 800b12e:	4628      	mov	r0, r5
 800b130:	4621      	mov	r1, r4
 800b132:	f7ff ff5f 	bl	800aff4 <__sflush_r>
 800b136:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b138:	4605      	mov	r5, r0
 800b13a:	07da      	lsls	r2, r3, #31
 800b13c:	d4e4      	bmi.n	800b108 <_fflush_r+0xc>
 800b13e:	89a3      	ldrh	r3, [r4, #12]
 800b140:	059b      	lsls	r3, r3, #22
 800b142:	d4e1      	bmi.n	800b108 <_fflush_r+0xc>
 800b144:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b146:	f7fe fb29 	bl	800979c <__retarget_lock_release_recursive>
 800b14a:	e7dd      	b.n	800b108 <_fflush_r+0xc>

0800b14c <__swhatbuf_r>:
 800b14c:	b570      	push	{r4, r5, r6, lr}
 800b14e:	460c      	mov	r4, r1
 800b150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b154:	b096      	sub	sp, #88	@ 0x58
 800b156:	4615      	mov	r5, r2
 800b158:	2900      	cmp	r1, #0
 800b15a:	461e      	mov	r6, r3
 800b15c:	da0c      	bge.n	800b178 <__swhatbuf_r+0x2c>
 800b15e:	89a3      	ldrh	r3, [r4, #12]
 800b160:	2100      	movs	r1, #0
 800b162:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b166:	bf14      	ite	ne
 800b168:	2340      	movne	r3, #64	@ 0x40
 800b16a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b16e:	2000      	movs	r0, #0
 800b170:	6031      	str	r1, [r6, #0]
 800b172:	602b      	str	r3, [r5, #0]
 800b174:	b016      	add	sp, #88	@ 0x58
 800b176:	bd70      	pop	{r4, r5, r6, pc}
 800b178:	466a      	mov	r2, sp
 800b17a:	f000 f849 	bl	800b210 <_fstat_r>
 800b17e:	2800      	cmp	r0, #0
 800b180:	dbed      	blt.n	800b15e <__swhatbuf_r+0x12>
 800b182:	9901      	ldr	r1, [sp, #4]
 800b184:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b188:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b18c:	4259      	negs	r1, r3
 800b18e:	4159      	adcs	r1, r3
 800b190:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b194:	e7eb      	b.n	800b16e <__swhatbuf_r+0x22>

0800b196 <__smakebuf_r>:
 800b196:	898b      	ldrh	r3, [r1, #12]
 800b198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b19a:	079d      	lsls	r5, r3, #30
 800b19c:	4606      	mov	r6, r0
 800b19e:	460c      	mov	r4, r1
 800b1a0:	d507      	bpl.n	800b1b2 <__smakebuf_r+0x1c>
 800b1a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b1a6:	6023      	str	r3, [r4, #0]
 800b1a8:	6123      	str	r3, [r4, #16]
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	6163      	str	r3, [r4, #20]
 800b1ae:	b003      	add	sp, #12
 800b1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1b2:	ab01      	add	r3, sp, #4
 800b1b4:	466a      	mov	r2, sp
 800b1b6:	f7ff ffc9 	bl	800b14c <__swhatbuf_r>
 800b1ba:	9f00      	ldr	r7, [sp, #0]
 800b1bc:	4605      	mov	r5, r0
 800b1be:	4630      	mov	r0, r6
 800b1c0:	4639      	mov	r1, r7
 800b1c2:	f7ff f9c1 	bl	800a548 <_malloc_r>
 800b1c6:	b948      	cbnz	r0, 800b1dc <__smakebuf_r+0x46>
 800b1c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1cc:	059a      	lsls	r2, r3, #22
 800b1ce:	d4ee      	bmi.n	800b1ae <__smakebuf_r+0x18>
 800b1d0:	f023 0303 	bic.w	r3, r3, #3
 800b1d4:	f043 0302 	orr.w	r3, r3, #2
 800b1d8:	81a3      	strh	r3, [r4, #12]
 800b1da:	e7e2      	b.n	800b1a2 <__smakebuf_r+0xc>
 800b1dc:	89a3      	ldrh	r3, [r4, #12]
 800b1de:	6020      	str	r0, [r4, #0]
 800b1e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1e4:	81a3      	strh	r3, [r4, #12]
 800b1e6:	9b01      	ldr	r3, [sp, #4]
 800b1e8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1ec:	b15b      	cbz	r3, 800b206 <__smakebuf_r+0x70>
 800b1ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1f2:	4630      	mov	r0, r6
 800b1f4:	f000 f81e 	bl	800b234 <_isatty_r>
 800b1f8:	b128      	cbz	r0, 800b206 <__smakebuf_r+0x70>
 800b1fa:	89a3      	ldrh	r3, [r4, #12]
 800b1fc:	f023 0303 	bic.w	r3, r3, #3
 800b200:	f043 0301 	orr.w	r3, r3, #1
 800b204:	81a3      	strh	r3, [r4, #12]
 800b206:	89a3      	ldrh	r3, [r4, #12]
 800b208:	431d      	orrs	r5, r3
 800b20a:	81a5      	strh	r5, [r4, #12]
 800b20c:	e7cf      	b.n	800b1ae <__smakebuf_r+0x18>
	...

0800b210 <_fstat_r>:
 800b210:	b538      	push	{r3, r4, r5, lr}
 800b212:	2300      	movs	r3, #0
 800b214:	4d06      	ldr	r5, [pc, #24]	@ (800b230 <_fstat_r+0x20>)
 800b216:	4604      	mov	r4, r0
 800b218:	4608      	mov	r0, r1
 800b21a:	4611      	mov	r1, r2
 800b21c:	602b      	str	r3, [r5, #0]
 800b21e:	f7f6 fd8b 	bl	8001d38 <_fstat>
 800b222:	1c43      	adds	r3, r0, #1
 800b224:	d102      	bne.n	800b22c <_fstat_r+0x1c>
 800b226:	682b      	ldr	r3, [r5, #0]
 800b228:	b103      	cbz	r3, 800b22c <_fstat_r+0x1c>
 800b22a:	6023      	str	r3, [r4, #0]
 800b22c:	bd38      	pop	{r3, r4, r5, pc}
 800b22e:	bf00      	nop
 800b230:	20000650 	.word	0x20000650

0800b234 <_isatty_r>:
 800b234:	b538      	push	{r3, r4, r5, lr}
 800b236:	2300      	movs	r3, #0
 800b238:	4d05      	ldr	r5, [pc, #20]	@ (800b250 <_isatty_r+0x1c>)
 800b23a:	4604      	mov	r4, r0
 800b23c:	4608      	mov	r0, r1
 800b23e:	602b      	str	r3, [r5, #0]
 800b240:	f7f6 fd8a 	bl	8001d58 <_isatty>
 800b244:	1c43      	adds	r3, r0, #1
 800b246:	d102      	bne.n	800b24e <_isatty_r+0x1a>
 800b248:	682b      	ldr	r3, [r5, #0]
 800b24a:	b103      	cbz	r3, 800b24e <_isatty_r+0x1a>
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	bd38      	pop	{r3, r4, r5, pc}
 800b250:	20000650 	.word	0x20000650

0800b254 <_sbrk_r>:
 800b254:	b538      	push	{r3, r4, r5, lr}
 800b256:	2300      	movs	r3, #0
 800b258:	4d05      	ldr	r5, [pc, #20]	@ (800b270 <_sbrk_r+0x1c>)
 800b25a:	4604      	mov	r4, r0
 800b25c:	4608      	mov	r0, r1
 800b25e:	602b      	str	r3, [r5, #0]
 800b260:	f7f6 fd92 	bl	8001d88 <_sbrk>
 800b264:	1c43      	adds	r3, r0, #1
 800b266:	d102      	bne.n	800b26e <_sbrk_r+0x1a>
 800b268:	682b      	ldr	r3, [r5, #0]
 800b26a:	b103      	cbz	r3, 800b26e <_sbrk_r+0x1a>
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	bd38      	pop	{r3, r4, r5, pc}
 800b270:	20000650 	.word	0x20000650

0800b274 <memcpy>:
 800b274:	440a      	add	r2, r1
 800b276:	1e43      	subs	r3, r0, #1
 800b278:	4291      	cmp	r1, r2
 800b27a:	d100      	bne.n	800b27e <memcpy+0xa>
 800b27c:	4770      	bx	lr
 800b27e:	b510      	push	{r4, lr}
 800b280:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b284:	4291      	cmp	r1, r2
 800b286:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b28a:	d1f9      	bne.n	800b280 <memcpy+0xc>
 800b28c:	bd10      	pop	{r4, pc}
	...

0800b290 <__assert_func>:
 800b290:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b292:	4614      	mov	r4, r2
 800b294:	461a      	mov	r2, r3
 800b296:	4b09      	ldr	r3, [pc, #36]	@ (800b2bc <__assert_func+0x2c>)
 800b298:	4605      	mov	r5, r0
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	68d8      	ldr	r0, [r3, #12]
 800b29e:	b954      	cbnz	r4, 800b2b6 <__assert_func+0x26>
 800b2a0:	4b07      	ldr	r3, [pc, #28]	@ (800b2c0 <__assert_func+0x30>)
 800b2a2:	461c      	mov	r4, r3
 800b2a4:	9100      	str	r1, [sp, #0]
 800b2a6:	4907      	ldr	r1, [pc, #28]	@ (800b2c4 <__assert_func+0x34>)
 800b2a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2ac:	462b      	mov	r3, r5
 800b2ae:	f000 f841 	bl	800b334 <fiprintf>
 800b2b2:	f000 f851 	bl	800b358 <abort>
 800b2b6:	4b04      	ldr	r3, [pc, #16]	@ (800b2c8 <__assert_func+0x38>)
 800b2b8:	e7f4      	b.n	800b2a4 <__assert_func+0x14>
 800b2ba:	bf00      	nop
 800b2bc:	2000002c 	.word	0x2000002c
 800b2c0:	0800b80e 	.word	0x0800b80e
 800b2c4:	0800b7e0 	.word	0x0800b7e0
 800b2c8:	0800b7d3 	.word	0x0800b7d3

0800b2cc <_calloc_r>:
 800b2cc:	b570      	push	{r4, r5, r6, lr}
 800b2ce:	fba1 5402 	umull	r5, r4, r1, r2
 800b2d2:	b93c      	cbnz	r4, 800b2e4 <_calloc_r+0x18>
 800b2d4:	4629      	mov	r1, r5
 800b2d6:	f7ff f937 	bl	800a548 <_malloc_r>
 800b2da:	4606      	mov	r6, r0
 800b2dc:	b928      	cbnz	r0, 800b2ea <_calloc_r+0x1e>
 800b2de:	2600      	movs	r6, #0
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	bd70      	pop	{r4, r5, r6, pc}
 800b2e4:	220c      	movs	r2, #12
 800b2e6:	6002      	str	r2, [r0, #0]
 800b2e8:	e7f9      	b.n	800b2de <_calloc_r+0x12>
 800b2ea:	462a      	mov	r2, r5
 800b2ec:	4621      	mov	r1, r4
 800b2ee:	f7fe f9d7 	bl	80096a0 <memset>
 800b2f2:	e7f5      	b.n	800b2e0 <_calloc_r+0x14>

0800b2f4 <__ascii_mbtowc>:
 800b2f4:	b082      	sub	sp, #8
 800b2f6:	b901      	cbnz	r1, 800b2fa <__ascii_mbtowc+0x6>
 800b2f8:	a901      	add	r1, sp, #4
 800b2fa:	b142      	cbz	r2, 800b30e <__ascii_mbtowc+0x1a>
 800b2fc:	b14b      	cbz	r3, 800b312 <__ascii_mbtowc+0x1e>
 800b2fe:	7813      	ldrb	r3, [r2, #0]
 800b300:	600b      	str	r3, [r1, #0]
 800b302:	7812      	ldrb	r2, [r2, #0]
 800b304:	1e10      	subs	r0, r2, #0
 800b306:	bf18      	it	ne
 800b308:	2001      	movne	r0, #1
 800b30a:	b002      	add	sp, #8
 800b30c:	4770      	bx	lr
 800b30e:	4610      	mov	r0, r2
 800b310:	e7fb      	b.n	800b30a <__ascii_mbtowc+0x16>
 800b312:	f06f 0001 	mvn.w	r0, #1
 800b316:	e7f8      	b.n	800b30a <__ascii_mbtowc+0x16>

0800b318 <__ascii_wctomb>:
 800b318:	4603      	mov	r3, r0
 800b31a:	4608      	mov	r0, r1
 800b31c:	b141      	cbz	r1, 800b330 <__ascii_wctomb+0x18>
 800b31e:	2aff      	cmp	r2, #255	@ 0xff
 800b320:	d904      	bls.n	800b32c <__ascii_wctomb+0x14>
 800b322:	228a      	movs	r2, #138	@ 0x8a
 800b324:	f04f 30ff 	mov.w	r0, #4294967295
 800b328:	601a      	str	r2, [r3, #0]
 800b32a:	4770      	bx	lr
 800b32c:	2001      	movs	r0, #1
 800b32e:	700a      	strb	r2, [r1, #0]
 800b330:	4770      	bx	lr
	...

0800b334 <fiprintf>:
 800b334:	b40e      	push	{r1, r2, r3}
 800b336:	b503      	push	{r0, r1, lr}
 800b338:	ab03      	add	r3, sp, #12
 800b33a:	4601      	mov	r1, r0
 800b33c:	4805      	ldr	r0, [pc, #20]	@ (800b354 <fiprintf+0x20>)
 800b33e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b342:	6800      	ldr	r0, [r0, #0]
 800b344:	9301      	str	r3, [sp, #4]
 800b346:	f7ff fd3d 	bl	800adc4 <_vfiprintf_r>
 800b34a:	b002      	add	sp, #8
 800b34c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b350:	b003      	add	sp, #12
 800b352:	4770      	bx	lr
 800b354:	2000002c 	.word	0x2000002c

0800b358 <abort>:
 800b358:	2006      	movs	r0, #6
 800b35a:	b508      	push	{r3, lr}
 800b35c:	f000 f82c 	bl	800b3b8 <raise>
 800b360:	2001      	movs	r0, #1
 800b362:	f7f6 fc99 	bl	8001c98 <_exit>

0800b366 <_raise_r>:
 800b366:	291f      	cmp	r1, #31
 800b368:	b538      	push	{r3, r4, r5, lr}
 800b36a:	4605      	mov	r5, r0
 800b36c:	460c      	mov	r4, r1
 800b36e:	d904      	bls.n	800b37a <_raise_r+0x14>
 800b370:	2316      	movs	r3, #22
 800b372:	6003      	str	r3, [r0, #0]
 800b374:	f04f 30ff 	mov.w	r0, #4294967295
 800b378:	bd38      	pop	{r3, r4, r5, pc}
 800b37a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b37c:	b112      	cbz	r2, 800b384 <_raise_r+0x1e>
 800b37e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b382:	b94b      	cbnz	r3, 800b398 <_raise_r+0x32>
 800b384:	4628      	mov	r0, r5
 800b386:	f000 f831 	bl	800b3ec <_getpid_r>
 800b38a:	4622      	mov	r2, r4
 800b38c:	4601      	mov	r1, r0
 800b38e:	4628      	mov	r0, r5
 800b390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b394:	f000 b818 	b.w	800b3c8 <_kill_r>
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d00a      	beq.n	800b3b2 <_raise_r+0x4c>
 800b39c:	1c59      	adds	r1, r3, #1
 800b39e:	d103      	bne.n	800b3a8 <_raise_r+0x42>
 800b3a0:	2316      	movs	r3, #22
 800b3a2:	6003      	str	r3, [r0, #0]
 800b3a4:	2001      	movs	r0, #1
 800b3a6:	e7e7      	b.n	800b378 <_raise_r+0x12>
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	4620      	mov	r0, r4
 800b3ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b3b0:	4798      	blx	r3
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	e7e0      	b.n	800b378 <_raise_r+0x12>
	...

0800b3b8 <raise>:
 800b3b8:	4b02      	ldr	r3, [pc, #8]	@ (800b3c4 <raise+0xc>)
 800b3ba:	4601      	mov	r1, r0
 800b3bc:	6818      	ldr	r0, [r3, #0]
 800b3be:	f7ff bfd2 	b.w	800b366 <_raise_r>
 800b3c2:	bf00      	nop
 800b3c4:	2000002c 	.word	0x2000002c

0800b3c8 <_kill_r>:
 800b3c8:	b538      	push	{r3, r4, r5, lr}
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	4d06      	ldr	r5, [pc, #24]	@ (800b3e8 <_kill_r+0x20>)
 800b3ce:	4604      	mov	r4, r0
 800b3d0:	4608      	mov	r0, r1
 800b3d2:	4611      	mov	r1, r2
 800b3d4:	602b      	str	r3, [r5, #0]
 800b3d6:	f7f6 fc4f 	bl	8001c78 <_kill>
 800b3da:	1c43      	adds	r3, r0, #1
 800b3dc:	d102      	bne.n	800b3e4 <_kill_r+0x1c>
 800b3de:	682b      	ldr	r3, [r5, #0]
 800b3e0:	b103      	cbz	r3, 800b3e4 <_kill_r+0x1c>
 800b3e2:	6023      	str	r3, [r4, #0]
 800b3e4:	bd38      	pop	{r3, r4, r5, pc}
 800b3e6:	bf00      	nop
 800b3e8:	20000650 	.word	0x20000650

0800b3ec <_getpid_r>:
 800b3ec:	f7f6 bc3c 	b.w	8001c68 <_getpid>

0800b3f0 <_init>:
 800b3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3f2:	bf00      	nop
 800b3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3f6:	bc08      	pop	{r3}
 800b3f8:	469e      	mov	lr, r3
 800b3fa:	4770      	bx	lr

0800b3fc <_fini>:
 800b3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3fe:	bf00      	nop
 800b400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b402:	bc08      	pop	{r3}
 800b404:	469e      	mov	lr, r3
 800b406:	4770      	bx	lr
