// Seed: 3095193048
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply1 id_2
    , id_6,
    input supply1 id_3,
    input supply1 id_4
);
  wire id_7;
  assign {id_6, -1, id_4, -1'd0, {1, (id_0 + id_7 && id_1), id_0, 1, id_4}} = id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    output logic id_5
);
  always @(posedge 1) id_5 <= (-1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_0
  );
endmodule
