{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@173:183@HdlStmAssign", "\n  // read data channel\n\n  assign axi_last_beats_s = {1'b0, axi_last_beats} - 1;\n  assign axi_dvalid_s = ((axi_last_beats_cntr > axi_last_beats_s) && (axi_araddr_prev == axi_last_raddr)) ? 0 : axi_rvalid & axi_rready;\n  assign axi_dlast_s = (axi_araddr_prev == axi_last_raddr) ? 1 : 0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_ddata <= 'd0;\n      axi_rready <= 1'b0;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@171:181", "    end\n  end\n\n  // read data channel\n\n  assign axi_last_beats_s = {1'b0, axi_last_beats} - 1;\n  assign axi_dvalid_s = ((axi_last_beats_cntr > axi_last_beats_s) && (axi_araddr_prev == axi_last_raddr)) ? 0 : axi_rvalid & axi_rready;\n  assign axi_dlast_s = (axi_araddr_prev == axi_last_raddr) ? 1 : 0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@172:182", "  end\n\n  // read data channel\n\n  assign axi_last_beats_s = {1'b0, axi_last_beats} - 1;\n  assign axi_dvalid_s = ((axi_last_beats_cntr > axi_last_beats_s) && (axi_araddr_prev == axi_last_raddr)) ? 0 : axi_rvalid & axi_rready;\n  assign axi_dlast_s = (axi_araddr_prev == axi_last_raddr) ? 1 : 0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_ddata <= 'd0;\n"]], "Diff Content": {"Delete": [[178, "  assign axi_dlast_s = (axi_araddr_prev == axi_last_raddr) ? 1 : 0;\n"]], "Add": [[178, "  assign axi_dlast_s = (axi_araddr == axi_last_raddr) ? 1 : 0;\n"]]}}