

================================================================
== Vivado HLS Report for 'glue'
================================================================
* Date:           Sat Feb 15 07:13:31 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.867 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2304|     2305| 11.520 us | 11.525 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_loop  |     2304|     2304|         2|          1|          1|  2304|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %pixel_loop ], [ true, %1 ]"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%pixel_index_01 = phi i12 [ 0, %0 ], [ %pixel_index, %pixel_loop ], [ 0, %1 ]"   --->   Operation 14 'phi' 'pixel_index_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %pixel_loop"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.18ns)   --->   "%tmp_V = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %in_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:72]   --->   Operation 16 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %tmp_V, i32 17, i32 29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %tmp_V, i32 16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 18 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.18ns)   --->   "%tmp_V_146 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %in_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:72]   --->   Operation 19 'read' 'tmp_V_146' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %tmp_V_146, i32 17, i32 29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 20 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %tmp_V_146, i32 16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 21 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%tmp_V_149 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %in_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:72]   --->   Operation 22 'read' 'tmp_V_149' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %tmp_V_149, i32 17, i32 29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 23 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %tmp_V_149, i32 16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 24 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V_152 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %in_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:72]   --->   Operation 25 'read' 'tmp_V_152' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %tmp_V_152, i32 17, i32 29)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 26 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %tmp_V_152, i32 16)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 27 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.54ns)   --->   "%pixel_index = add i12 %pixel_index_01, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 28 'add' 'pixel_index' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln64 = icmp eq i12 %pixel_index_01, -1793" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 29 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %1, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:83]   --->   Operation 31 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.86>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %pixel_loop" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 32 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str764) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str764)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:65]   --->   Operation 35 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str865) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:66]   --->   Operation 36 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i13 %trunc_ln to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 37 'sext' 'sext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_51 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 38 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.67ns)   --->   "%tmp_V_144 = add i14 %zext_ln415, %sext_ln415" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 39 'add' 'tmp_V_144' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V_145 = sext i14 %tmp_V_144 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 40 'sext' 'tmp_V_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_0_V_V, i16 %tmp_V_145)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 41 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln415_2 = sext i13 %trunc_ln708_1 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 42 'sext' 'sext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_52 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 43 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.67ns)   --->   "%tmp_V_147 = add i14 %zext_ln415_1, %sext_ln415_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 44 'add' 'tmp_V_147' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_V_148 = sext i14 %tmp_V_147 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 45 'sext' 'tmp_V_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_1_V_V, i16 %tmp_V_148)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 46 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln415_4 = sext i13 %trunc_ln708_2 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 47 'sext' 'sext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_53 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 48 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.67ns)   --->   "%tmp_V_150 = add i14 %zext_ln415_2, %sext_ln415_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 49 'add' 'tmp_V_150' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V_151 = sext i14 %tmp_V_150 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 50 'sext' 'tmp_V_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_2_V_V, i16 %tmp_V_151)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln415_6 = sext i13 %trunc_ln708_3 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 52 'sext' 'sext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_54 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 53 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.67ns)   --->   "%tmp_V_153 = add i14 %zext_ln415_3, %sext_ln415_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 54 'add' 'tmp_V_153' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_154 = sext i14 %tmp_V_153 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 55 'sext' 'tmp_V_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_3_V_V, i16 %tmp_V_154)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:76]   --->   Operation 56 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str764, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:82]   --->   Operation 57 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 58 'speclooptripcount' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:83]   --->   Operation 59 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
br_ln64           (br               ) [ 0111]
do_init           (phi              ) [ 0011]
pixel_index_01    (phi              ) [ 0011]
br_ln0            (br               ) [ 0000]
tmp_V             (read             ) [ 0000]
trunc_ln          (partselect       ) [ 0011]
tmp_51            (bitselect        ) [ 0011]
tmp_V_146         (read             ) [ 0000]
trunc_ln708_1     (partselect       ) [ 0011]
tmp_52            (bitselect        ) [ 0011]
tmp_V_149         (read             ) [ 0000]
trunc_ln708_2     (partselect       ) [ 0011]
tmp_53            (bitselect        ) [ 0011]
tmp_V_152         (read             ) [ 0000]
trunc_ln708_3     (partselect       ) [ 0011]
tmp_54            (bitselect        ) [ 0011]
pixel_index       (add              ) [ 0111]
icmp_ln64         (icmp             ) [ 0011]
br_ln64           (br               ) [ 0111]
br_ln83           (br               ) [ 0111]
br_ln64           (br               ) [ 0000]
specloopname_ln64 (specloopname     ) [ 0000]
tmp               (specregionbegin  ) [ 0000]
specpipeline_ln65 (specpipeline     ) [ 0000]
specloopname_ln66 (specloopname     ) [ 0000]
sext_ln415        (sext             ) [ 0000]
zext_ln415        (zext             ) [ 0000]
tmp_V_144         (add              ) [ 0000]
tmp_V_145         (sext             ) [ 0000]
write_ln76        (write            ) [ 0000]
sext_ln415_2      (sext             ) [ 0000]
zext_ln415_1      (zext             ) [ 0000]
tmp_V_147         (add              ) [ 0000]
tmp_V_148         (sext             ) [ 0000]
write_ln76        (write            ) [ 0000]
sext_ln415_4      (sext             ) [ 0000]
zext_ln415_2      (zext             ) [ 0000]
tmp_V_150         (add              ) [ 0000]
tmp_V_151         (sext             ) [ 0000]
write_ln76        (write            ) [ 0000]
sext_ln415_6      (sext             ) [ 0000]
zext_ln415_3      (zext             ) [ 0000]
tmp_V_153         (add              ) [ 0000]
tmp_V_154         (sext             ) [ 0000]
write_ln76        (write            ) [ 0000]
empty             (specregionend    ) [ 0000]
empty_225         (speclooptripcount) [ 0000]
return_ln83       (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_0_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_2_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str764"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str865"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="30" slack="0"/>
<pin id="72" dir="0" index="1" bw="30" slack="0"/>
<pin id="73" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_146_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="30" slack="0"/>
<pin id="78" dir="0" index="1" bw="30" slack="0"/>
<pin id="79" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_146/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_149_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="30" slack="0"/>
<pin id="84" dir="0" index="1" bw="30" slack="0"/>
<pin id="85" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_149/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_V_152_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_152/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln76_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln76_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln76_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="14" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln76_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="14" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="do_init_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="do_init_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="pixel_index_01_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="1"/>
<pin id="140" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pixel_index_01 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="pixel_index_01_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_index_01/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="30" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="6" slack="0"/>
<pin id="157" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_51_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="30" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln708_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="13" slack="0"/>
<pin id="172" dir="0" index="1" bw="30" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_52_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="30" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln708_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="30" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_53_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="30" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln708_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="30" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_54_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="30" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="pixel_index_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_index/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln64_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln415_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="1"/>
<pin id="238" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln415_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_V_144_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_144/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_V_145_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_145/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln415_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln415_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_V_147_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="13" slack="0"/>
<pin id="262" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_147/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_V_148_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_148/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln415_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="1"/>
<pin id="272" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_4/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln415_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_V_150_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="13" slack="0"/>
<pin id="279" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_150/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_V_151_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_151/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln415_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="1"/>
<pin id="289" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_6/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln415_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_V_153_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_153/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_V_154_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_154/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="return_ln83_fu_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln83/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="trunc_ln_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="1"/>
<pin id="308" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_51_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln708_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="1"/>
<pin id="318" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_52_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="326" class="1005" name="trunc_ln708_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="1"/>
<pin id="328" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_53_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="336" class="1005" name="trunc_ln708_3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="1"/>
<pin id="338" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_54_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="346" class="1005" name="pixel_index_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="pixel_index "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln64_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="137"><net_src comp="126" pin="6"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="70" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="76" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="76" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="82" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="82" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="88" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="88" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="142" pin="6"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="142" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="309"><net_src comp="152" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="314"><net_src comp="162" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="319"><net_src comp="170" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="324"><net_src comp="180" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="329"><net_src comp="188" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="334"><net_src comp="198" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="339"><net_src comp="206" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="344"><net_src comp="216" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="349"><net_src comp="224" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="354"><net_src comp="230" pin="2"/><net_sink comp="351" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0_V_V | {3 }
	Port: out_1_V_V | {3 }
	Port: out_2_V_V | {3 }
	Port: out_3_V_V | {3 }
 - Input state : 
	Port: glue : in_0_V_V | {2 }
	Port: glue : in_1_V_V | {2 }
	Port: glue : in_2_V_V | {2 }
	Port: glue : in_3_V_V | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		pixel_index : 1
		icmp_ln64 : 1
		br_ln64 : 2
	State 3
		tmp_V_144 : 1
		tmp_V_145 : 2
		write_ln76 : 3
		tmp_V_147 : 1
		tmp_V_148 : 2
		write_ln76 : 3
		tmp_V_150 : 1
		tmp_V_151 : 2
		write_ln76 : 3
		tmp_V_153 : 1
		tmp_V_154 : 2
		write_ln76 : 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    pixel_index_fu_224   |    0    |    12   |
|          |     tmp_V_144_fu_242    |    0    |    17   |
|    add   |     tmp_V_147_fu_259    |    0    |    17   |
|          |     tmp_V_150_fu_276    |    0    |    17   |
|          |     tmp_V_153_fu_293    |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln64_fu_230    |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |     tmp_V_read_fu_70    |    0    |    0    |
|   read   |   tmp_V_146_read_fu_76  |    0    |    0    |
|          |   tmp_V_149_read_fu_82  |    0    |    0    |
|          |   tmp_V_152_read_fu_88  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  write_ln76_write_fu_94 |    0    |    0    |
|   write  | write_ln76_write_fu_101 |    0    |    0    |
|          | write_ln76_write_fu_108 |    0    |    0    |
|          | write_ln76_write_fu_115 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     trunc_ln_fu_152     |    0    |    0    |
|partselect|   trunc_ln708_1_fu_170  |    0    |    0    |
|          |   trunc_ln708_2_fu_188  |    0    |    0    |
|          |   trunc_ln708_3_fu_206  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_51_fu_162      |    0    |    0    |
| bitselect|      tmp_52_fu_180      |    0    |    0    |
|          |      tmp_53_fu_198      |    0    |    0    |
|          |      tmp_54_fu_216      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln415_fu_236    |    0    |    0    |
|          |     tmp_V_145_fu_248    |    0    |    0    |
|          |   sext_ln415_2_fu_253   |    0    |    0    |
|   sext   |     tmp_V_148_fu_265    |    0    |    0    |
|          |   sext_ln415_4_fu_270   |    0    |    0    |
|          |     tmp_V_151_fu_282    |    0    |    0    |
|          |   sext_ln415_6_fu_287   |    0    |    0    |
|          |     tmp_V_154_fu_299    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln415_fu_239    |    0    |    0    |
|   zext   |   zext_ln415_1_fu_256   |    0    |    0    |
|          |   zext_ln415_2_fu_273   |    0    |    0    |
|          |   zext_ln415_3_fu_290   |    0    |    0    |
|----------|-------------------------|---------|---------|
|  return  |    return_ln83_fu_304   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    93   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    do_init_reg_122   |    1   |
|   icmp_ln64_reg_351  |    1   |
|pixel_index_01_reg_138|   12   |
|  pixel_index_reg_346 |   12   |
|    tmp_51_reg_311    |    1   |
|    tmp_52_reg_321    |    1   |
|    tmp_53_reg_331    |    1   |
|    tmp_54_reg_341    |    1   |
| trunc_ln708_1_reg_316|   13   |
| trunc_ln708_2_reg_326|   13   |
| trunc_ln708_3_reg_336|   13   |
|   trunc_ln_reg_306   |   13   |
+----------------------+--------+
|         Total        |   82   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| do_init_reg_122 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   82   |   102  |
+-----------+--------+--------+--------+
