regmap	,	V_5
parent	,	V_25
ENOMEM	,	V_28
of_clk_add_provider	,	F_20
max_gen_clk_is_prepared	,	F_6
clk_onecell_data	,	V_32
clk_init_data	,	V_19
clk_num	,	V_35
hw	,	V_3
pdev	,	V_18
max_gen_clk_prepare	,	F_3
dev	,	V_14
reg	,	V_6
u32	,	T_1
clk_register_clkdev	,	F_12
max_gen_clk_register	,	F_9
max_gen	,	V_4
ret	,	V_8
val	,	V_9
init	,	V_15
clk	,	V_12
clks_init	,	V_20
regmap_read	,	F_7
PTR_ERR	,	F_17
clocks	,	V_24
max_gen_clks	,	V_23
clk_name	,	V_26
ops	,	V_30
of_property_read_string_index	,	F_16
name	,	V_16
of_node	,	V_29
GFP_KERNEL	,	V_27
"clock-output-names"	,	L_1
device	,	V_13
devm_clk_register	,	F_10
platform_set_drvdata	,	F_19
clks	,	V_34
devm_kzalloc	,	F_15
flags	,	V_31
max_gen_clk_probe	,	F_14
max_gen_clk_remove	,	F_21
num_init	,	V_21
dev_err	,	F_18
parent_rate	,	V_11
max_gen_clk	,	V_1
max_gen_clk_unprepare	,	F_5
of_data	,	V_33
"failed to register %s\n"	,	L_2
to_max_gen_clk	,	F_1
max_gen_recalc_rate	,	F_8
clk_hw	,	V_2
mask	,	V_7
i	,	V_22
"failed to register OF clock provider\n"	,	L_3
regmap_update_bits	,	F_4
EINVAL	,	V_10
of_clk_del_provider	,	F_22
container_of	,	F_2
of_clk_src_onecell_get	,	V_36
platform_device	,	V_17
IS_ERR	,	F_11
ERR_PTR	,	F_13
