[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLXbar_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ProbePicker",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AXI4UserYanker",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AXI4IdIndexer",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLToAXI4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BankBinder",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLXbar_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PMPChecker",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLB",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PMPChecker_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|DCacheModuleImpl_Anon",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MaxPeriodFibonacciLFSR_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MaxPeriodFibonacciLFSR_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|LevelGateway",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|LevelGateway_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PLICFanIn",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PLICFanIn_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntXbar_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntXbar_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntXbar_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|GenericDigitalInIOCell",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|GenericDigitalInIOCell_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|GenericDigitalInIOCell_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/dutWrangler:ResetWrangler_inVCU118FPGATestHarness/bundleOut_0_reset_catcher:ResetCatchAndSync_d3_inVCU118FPGATestHarness/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.6276276276276276
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_7",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/dutWrangler:ResetWrangler_inVCU118FPGATestHarness/bundleOut_0_reset_catcher:ResetCatchAndSync_d3_inVCU118FPGATestHarness/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0_inVCU118FPGATestHarness",
    "index":0.6291291291291291
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_7",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/dutWrangler:ResetWrangler_inVCU118FPGATestHarness/bundleOut_0_reset_catcher:ResetCatchAndSync_d3_inVCU118FPGATestHarness",
    "index":0.6306306306306306
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/dutWrangler:ResetWrangler_inVCU118FPGATestHarness/bundleOut_1_reset_catcher:ResetCatchAndSync_d3_inVCU118FPGATestHarness/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.6321321321321322
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_8",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/dutWrangler:ResetWrangler_inVCU118FPGATestHarness/bundleOut_1_reset_catcher:ResetCatchAndSync_d3_inVCU118FPGATestHarness/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0_inVCU118FPGATestHarness",
    "index":0.6336336336336337
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_8",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/dutWrangler:ResetWrangler_inVCU118FPGATestHarness/bundleOut_1_reset_catcher:ResetCatchAndSync_d3_inVCU118FPGATestHarness",
    "index":0.6351351351351351
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_40",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_0:Queue_40_inVCU118FPGATestHarness",
    "index":0.6501501501501501
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_41",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_1:Queue_40_inVCU118FPGATestHarness",
    "index":0.6516516516516516
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_42",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_2:Queue_40_inVCU118FPGATestHarness",
    "index":0.6531531531531531
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_43",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_3:Queue_40_inVCU118FPGATestHarness",
    "index":0.6546546546546547
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_44",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_4:Queue_40_inVCU118FPGATestHarness",
    "index":0.6561561561561562
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_45",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_5:Queue_40_inVCU118FPGATestHarness",
    "index":0.6576576576576577
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_46",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_6:Queue_40_inVCU118FPGATestHarness",
    "index":0.6591591591591591
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_47",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_7:Queue_40_inVCU118FPGATestHarness",
    "index":0.6606606606606606
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_48",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_8:Queue_40_inVCU118FPGATestHarness",
    "index":0.6621621621621622
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_49",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/deint:AXI4Deinterleaver_inVCU118FPGATestHarness/qs_queue_9:Queue_40_inVCU118FPGATestHarness",
    "index":0.6636636636636637
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_6",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_7",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_1:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6681681681681682
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_8",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_2:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6696696696696697
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_9",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_3:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6711711711711712
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_10",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_4:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6726726726726727
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_11",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_5:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6741741741741741
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_12",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_6:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6756756756756757
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_13",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_7:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6771771771771772
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_14",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_8:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6786786786786787
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_15",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_9:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6801801801801802
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_16",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_10:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6816816816816816
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_17",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_11:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6831831831831832
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_18",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_12:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6846846846846847
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_19",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_13:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6861861861861862
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_20",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_14:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6876876876876877
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_21",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_15:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6891891891891891
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_22",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_16:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6906906906906907
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_23",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_17:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6921921921921922
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_24",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_18:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6936936936936937
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_25",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/yank:AXI4UserYanker_1_inVCU118FPGATestHarness/QueueCompatibility_19:QueueCompatibility_6_inVCU118FPGATestHarness",
    "index":0.6951951951951952
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.6981981981981982
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.6996996996996997
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7012012012012012
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7027027027027027
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.7042042042042042
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ClockCrossingReg_w61",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/io_deq_bits_deq_bits_reg:ClockCrossingReg_w61_inVCU118FPGATestHarness",
    "index":0.7057057057057057
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7072072072072072
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_9",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7087087087087087
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7102102102102102
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7117117117117117
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_10",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7132132132132132
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7147147147147147
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7162162162162162
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_11",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7177177177177178
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_2",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7192192192192193
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7207207207207207
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_12",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7222222222222222
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_3",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7237237237237237
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSink",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_ar_sink:AsyncQueueSink_inVCU118FPGATestHarness",
    "index":0.7252252252252253
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7267267267267268
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7282282282282282
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7297297297297297
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7312312312312312
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.7327327327327328
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ClockCrossingReg_w61_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/io_deq_bits_deq_bits_reg:ClockCrossingReg_w61_inVCU118FPGATestHarness",
    "index":0.7342342342342343
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7357357357357357
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_13",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7372372372372372
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_4",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7387387387387387
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7402402402402403
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_14",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7417417417417418
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_5",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7432432432432432
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7447447447447447
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_15",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7462462462462462
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_6",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7477477477477478
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7492492492492493
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_16",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7507507507507507
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_7",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7522522522522522
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSink_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_aw_sink:AsyncQueueSink_inVCU118FPGATestHarness",
    "index":0.7537537537537538
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7552552552552553
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7567567567567568
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7582582582582582
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7597597597597597
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_2",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.7612612612612613
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7642642642642643
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_17",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7657657657657657
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_8",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7672672672672672
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7687687687687688
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_18",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7702702702702703
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_9",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7717717717717718
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7732732732732732
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_19",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7747747747747747
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_10",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7762762762762763
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7777777777777778
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_20",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7792792792792793
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_11",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleOut_0_w_sink:AsyncQueueSink_2_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7807807807807807
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7837837837837838
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7852852852852853
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7867867867867868
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7882882882882883
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_3",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.7897897897897898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7912912912912913
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_21",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7927927927927928
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_12",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7942942942942943
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.7957957957957958
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_22",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.7972972972972973
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_13",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.7987987987987988
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8003003003003003
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_23",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8018018018018018
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_14",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8033033033033034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8048048048048048
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_24",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8063063063063063
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_15",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_r_source:AsyncQueueSource_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8078078078078078
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8108108108108109
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8123123123123123
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8138138138138138
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8153153153153153
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_4",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.8168168168168168
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8183183183183184
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_25",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8198198198198198
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_16",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8213213213213213
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8228228228228228
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_26",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8243243243243243
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_17",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8258258258258259
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8273273273273273
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_27",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8288288288288288
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_18",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8303303303303303
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8318318318318318
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_28",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8333333333333334
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_19",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/island:XilinxVCU118MIGIsland_inVCU118FPGATestHarness/axi4asink:AXI4AsyncCrossingSink_inVCU118FPGATestHarness/bundleIn_0_b_source:AsyncQueueSource_1_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8348348348348348
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8423423423423423
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8438438438438438
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8453453453453453
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8468468468468469
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_5",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.8483483483483484
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8498498498498499
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_29",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8513513513513513
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_20",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8528528528528528
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8543543543543544
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_30",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8558558558558559
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_21",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8573573573573574
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8588588588588588
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_31",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8603603603603603
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_22",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8618618618618619
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8633633633633634
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_32",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8648648648648649
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_23",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8663663663663663
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSource_2",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_ar_source:AsyncQueueSource_2_inVCU118FPGATestHarness",
    "index":0.8678678678678678
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8693693693693694
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8708708708708709
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8723723723723724
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8738738738738738
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_6",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.8753753753753754
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8768768768768769
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_33",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8783783783783784
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_24",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8798798798798799
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8813813813813813
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_34",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8828828828828829
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_25",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8843843843843844
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8858858858858859
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_35",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8873873873873874
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_26",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8888888888888888
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8903903903903904
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_36",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.8918918918918919
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_27",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.8933933933933934
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSource_3",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_aw_source:AsyncQueueSource_2_inVCU118FPGATestHarness",
    "index":0.8948948948948949
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8963963963963963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_66",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8978978978978979
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.8993993993993994
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_68",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9009009009009009
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_7",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/ridx_ridx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.9024024024024024
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9039039039039038
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_37",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9054054054054054
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_28",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/source_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9069069069069069
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_70",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9084084084084084
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_38",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9099099099099099
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_29",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/source_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9114114114114115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9129129129129129
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_39",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9144144144144144
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_30",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/sink_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9159159159159159
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9174174174174174
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_40",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.918918918918919
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_31",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleOut_0_w_source:AsyncQueueSource_4_inVCU118FPGATestHarness/sink_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9204204204204204
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9234234234234234
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.924924924924925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_75",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9264264264264265
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9279279279279279
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_8",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.9294294294294294
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9324324324324325
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_41",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.933933933933934
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_32",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9354354354354354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9369369369369369
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_42",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9384384384384384
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_33",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.93993993993994
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9414414414414415
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_43",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9429429429429429
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_34",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9444444444444444
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_80",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9459459459459459
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_44",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9474474474474475
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_35",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_r_sink:AsyncQueueSink_3_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.948948948948949
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9519519519519519
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_1:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9534534534534534
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_2:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.954954954954955
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness/output_chain_3:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9564564564564565
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_9",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/widx_widx_gray:AsyncResetSynchronizerShiftReg_w4_d3_i0_inVCU118FPGATestHarness",
    "index":0.9579579579579579
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_85",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.960960960960961
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_45",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9624624624624625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_36",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/sink_valid_0:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.963963963963964
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9654654654654654
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_46",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9669669669669669
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_37",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/sink_valid_1:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9684684684684685
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.96996996996997
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_47",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.9714714714714715
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_38",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/source_extend:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.972972972972973
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_inVCU118FPGATestHarness",
    "index":0.9744744744744744
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_48",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness/io_out_sink_valid_0:AsyncResetSynchronizerShiftReg_w1_d3_i0_9_inVCU118FPGATestHarness",
    "index":0.975975975975976
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_39",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/mig:XilinxVCU118MIG_inVCU118FPGATestHarness/axi4asource:AXI4AsyncCrossingSource_inVCU118FPGATestHarness/bundleIn_0_b_sink:AsyncQueueSink_4_inVCU118FPGATestHarness/source_valid:AsyncValidSync_inVCU118FPGATestHarness",
    "index":0.9774774774774775
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/a2b:UIntToAnalog_1",
    "index":0.9864864864864865
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AnalogToUInt_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/bundleIn_0_rxd_a2b:AnalogToUInt_1",
    "index":0.987987987987988
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/a2b_1:UIntToAnalog_1",
    "index":0.9894894894894894
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1_2",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/a2b_2:UIntToAnalog_1",
    "index":0.990990990990991
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1_3",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/a2b_3:UIntToAnalog_1",
    "index":0.9924924924924925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AnalogToUInt_1_1",
    "duplicate":"~VCU118FPGATestHarness|VCU118FPGATestHarness/a2b_4:AnalogToUInt_1",
    "index":0.993993993993994
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessConfAnnotation",
    "harnessConf":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessFirAnnotation",
    "harnessFir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.fir"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessDotfOutAnnotation",
    "harnessDotfOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessAnnoOutAnnotation",
    "harnessAnnoOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.anno.json"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopFirAnnotation",
    "topFir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.top.fir"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopDotfOutAnnotation",
    "topDotfOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/firrtl_black_box_resource_files.top.f"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopAnnoOutAnnotation",
    "topAnnoOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.top.anno.json"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"VCU118FPGATestHarness.plusarg_reader_2",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"VCU118FPGATestHarness.AnalogToUInt_1",
    "name":"AnalogToUInt_1.v",
    "text":"module AnalogToUInt_1 (a, b);\n  inout [0:0] a;\n  output [0:0] b;\n  assign b = a;\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"VCU118FPGATestHarness.UIntToAnalog_1",
    "name":"UIntToAnalog_1.v",
    "text":"module UIntToAnalog_1 (a, b, b_en);\n  inout [0:0] a;\n  input [0:0] b;\n  input b_en;\n  assign a = b_en ? b : 1'bz;\nendmodule\n"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"VCU118FPGATestHarness.DigitalTop",
    "mapping":[
      {
        "range":{
          "base":12288,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "error-device@3000"
        ]
      },
      {
        "range":{
          "base":16384,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "boot-address-reg@4000"
        ]
      },
      {
        "range":{
          "base":65536,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":false,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "rom@10000"
        ]
      },
      {
        "range":{
          "base":1048576,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clock-gater@100000"
        ]
      },
      {
        "range":{
          "base":1114112,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "tile-reset-setter@110000"
        ]
      },
      {
        "range":{
          "base":33554432,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clint@2000000"
        ]
      },
      {
        "range":{
          "base":33619968,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "cache-controller@2010000"
        ]
      },
      {
        "range":{
          "base":201326592,
          "size":67108864
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "interrupt-controller@c000000"
        ]
      },
      {
        "range":{
          "base":1677721600,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "serial@64000000"
        ]
      },
      {
        "range":{
          "base":1677725696,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "spi@64001000"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":2147483648
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":true
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TileResetSetter",
    "regMappingSer":{
      "displayName":"TileResetSetter",
      "deviceName":"TileResetSetter",
      "baseAddress":1114112,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TileClockGater",
    "regMappingSer":{
      "displayName":"TileClockGater",
      "deviceName":"TileClockGater",
      "baseAddress":1048576,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField4_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField8_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xc",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegFieldc_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField10_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField14_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField18_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TLSPI",
    "regMappingSer":{
      "displayName":"TLSPI",
      "deviceName":"TLSPI",
      "baseAddress":1677725696,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":12,
          "name":"sckdiv",
          "resetValue":3,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock divisor",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":1,
          "name":"sckmode_pha",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock phase",
          "group":"sckmode",
          "groupDesc":"Serial clock mode",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":1,
          "bitWidth":1,
          "name":"sckmode_pol",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock polarity",
          "group":"sckmode",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"csid",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select id",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"csdef0",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select 0 default",
          "group":"csdef",
          "groupDesc":"Chip select default",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":2,
          "name":"csmode",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select mode",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x28",
          "bitOffset":0,
          "bitWidth":8,
          "name":"cssck",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"CS to SCK delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2a",
          "bitOffset":0,
          "bitWidth":8,
          "name":"sckcs",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SCK to CS delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2c",
          "bitOffset":0,
          "bitWidth":8,
          "name":"intercs",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Minimum CS inactive time",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2e",
          "bitOffset":0,
          "bitWidth":8,
          "name":"interxfr",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Minimum interframe delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":0,
          "bitWidth":2,
          "name":"proto",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI Protocol",
          "group":"fmt",
          "groupDesc":"Serial frame format",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":2,
          "bitWidth":1,
          "name":"endian",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI Endianness",
          "group":"fmt",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":3,
          "bitWidth":1,
          "name":"iodir",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI I/O Direction",
          "group":"fmt",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x42",
          "bitOffset":0,
          "bitWidth":4,
          "name":"len",
          "resetValue":8,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of bits per frame",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit data",
          "group":"txdata",
          "groupDesc":"Transmit data",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":31,
          "bitWidth":1,
          "name":"full",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit FIFO full",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive data",
          "group":"rxdata",
          "groupDesc":"Receive data",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":31,
          "bitWidth":1,
          "name":"empty",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive FIFO empty",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x50",
          "bitOffset":0,
          "bitWidth":4,
          "name":"txmark",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x54",
          "bitOffset":0,
          "bitWidth":4,
          "name":"rxmark",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x70",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt enable",
          "group":"ie",
          "groupDesc":"SPI interrupt enable",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x70",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt enable",
          "group":"ie",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x74",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt pending",
          "group":"ip",
          "groupDesc":"SPI interrupt pending",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x74",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt pending",
          "group":"ip",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x38",
          "bitOffset":0,
          "bitWidth":12,
          "name":"extradel_coarse",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Coarse grain sample delay",
          "group":"extradel",
          "groupDesc":"delay from the sck edge",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x38",
          "bitOffset":12,
          "bitWidth":0,
          "name":"extradel_fine",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Fine grain sample delay",
          "group":"extradel",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x3c",
          "bitOffset":0,
          "bitWidth":5,
          "name":"sampledel_sd",
          "resetValue":3,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of delay stages from slave to the SPI controller",
          "group":"sampledel",
          "groupDesc":"Number of delay stages from slave to SPI controller",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TLUART",
    "regMappingSer":{
      "displayName":"TLUART",
      "deviceName":"TLUART",
      "baseAddress":1677721600,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit data",
          "group":"txdata",
          "groupDesc":"Transmit data",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":31,
          "bitWidth":1,
          "name":"full",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit FIFO full",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive data",
          "group":"rxdata",
          "groupDesc":"Receive data",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":31,
          "bitWidth":1,
          "name":"empty",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive FIFO empty",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txen",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit enable",
          "group":"txctrl",
          "groupDesc":"Serial transmit control",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":1,
          "bitWidth":1,
          "name":"nstop",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of stop bits",
          "group":"txctrl",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xc",
          "bitOffset":0,
          "bitWidth":1,
          "name":"rxen",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive enable",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xa",
          "bitOffset":0,
          "bitWidth":4,
          "name":"txcnt",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark level",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xe",
          "bitOffset":0,
          "bitWidth":4,
          "name":"rxcnt",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark level",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt enable",
          "group":"ie",
          "groupDesc":"Serial interrupt enable",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt enable",
          "group":"ie",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt pending",
          "group":"ip",
          "groupDesc":"Serial interrupt pending",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt pending",
          "group":"ip",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":16,
          "name":"div",
          "resetValue":868,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Baud rate divisor",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.CLINT",
    "regMappingSer":{
      "displayName":"CLINT",
      "deviceName":"CLINT",
      "baseAddress":33554432,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"msip_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"MSIP bit for Hart 0",
          "group":"msip",
          "groupDesc":"MSIP Bits",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":1,
          "bitWidth":31,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"msip",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":0,
          "bitWidth":8,
          "name":"mtimecmp_0_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"MTIMECMP for hart 0",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":8,
          "bitWidth":8,
          "name":"mtimecmp_0_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":16,
          "bitWidth":8,
          "name":"mtimecmp_0_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":24,
          "bitWidth":8,
          "name":"mtimecmp_0_3",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":32,
          "bitWidth":8,
          "name":"mtimecmp_0_4",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":40,
          "bitWidth":8,
          "name":"mtimecmp_0_5",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":48,
          "bitWidth":8,
          "name":"mtimecmp_0_6",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":56,
          "bitWidth":8,
          "name":"mtimecmp_0_7",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":0,
          "bitWidth":8,
          "name":"mtime_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"Timer Register",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":8,
          "bitWidth":8,
          "name":"mtime_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":16,
          "bitWidth":8,
          "name":"mtime_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":24,
          "bitWidth":8,
          "name":"mtime_3",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":32,
          "bitWidth":8,
          "name":"mtime_4",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":40,
          "bitWidth":8,
          "name":"mtime_5",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":48,
          "bitWidth":8,
          "name":"mtime_6",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":56,
          "bitWidth":8,
          "name":"mtime_7",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.CLINT",
    "paramsClassName":"freechips.rocketchip.devices.tilelink.CLINTParams",
    "params":{
      "baseAddress":33554432,
      "intStages":0
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TLPLIC",
    "regMappingSer":{
      "displayName":"TLPLIC",
      "deviceName":"TLPLIC",
      "baseAddress":201326592,
      "regFields":[
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":2,
          "name":"priority_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Acting priority of interrupt source 1",
          "group":"priority_1",
          "groupDesc":"Acting priority of interrupt source 1",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":2,
          "name":"priority_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Acting priority of interrupt source 2",
          "group":"priority_2",
          "groupDesc":"Acting priority of interrupt source 2",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":1,
          "bitWidth":1,
          "name":"pending_1",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Set to 1 if interrupt source 1 is pending, regardless of its enable or priority setting.",
          "group":"pending",
          "groupDesc":"Pending Bit Array. 1 Bit for each interrupt source.",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":2,
          "bitWidth":1,
          "name":"pending_2",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Set to 1 if interrupt source 2 is pending, regardless of its enable or priority setting.",
          "group":"pending",
          "groupDesc":"Pending Bit Array. 1 Bit for each interrupt source.",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2000",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2000",
          "bitOffset":1,
          "bitWidth":2,
          "name":"enables_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Targets 1-2. Set bits to 1 if interrupt should be enabled.",
          "group":"enables_0",
          "groupDesc":"Enable bits for each interrupt source for target 0. 1 bit for each interrupt source.",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2080",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2080",
          "bitOffset":1,
          "bitWidth":2,
          "name":"enables_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Targets 1-2. Set bits to 1 if interrupt should be enabled.",
          "group":"enables_1",
          "groupDesc":"Enable bits for each interrupt source for target 1. 1 bit for each interrupt source.",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":0,
          "bitWidth":2,
          "name":"threshold_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Interrupt & claim threshold for target 0. Maximum value is 3.",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":2,
          "bitWidth":30,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":32,
          "bitWidth":32,
          "name":"claim_complete_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"Some(MODIFY)",
          "rdAction":"Some(MODIFY)",
          "desc":"Claim/Complete register for Target 0. Reading this register returns the claimed interrupt number and makes it no longer pending.Writing the interrupt number back completes the interrupt.",
          "group":"None",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":0,
          "bitWidth":2,
          "name":"threshold_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Interrupt & claim threshold for target 1. Maximum value is 3.",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":2,
          "bitWidth":30,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":32,
          "bitWidth":32,
          "name":"claim_complete_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"Some(MODIFY)",
          "rdAction":"Some(MODIFY)",
          "desc":"Claim/Complete register for Target 1. Reading this register returns the claimed interrupt number and makes it no longer pending.Writing the interrupt number back completes the interrupt.",
          "group":"None",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.TLPLIC",
    "paramsClassName":"freechips.rocketchip.devices.tilelink.PLICParams",
    "params":{
      "baseAddress":201326592,
      "maxPriorities":7,
      "intStages":0,
      "maxHarts":15872
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.RocketTile",
    "paramsClassName":"freechips.rocketchip.tile.RocketTileParams",
    "params":{
      "name":"tile",
      "dataScratchpadBytes":0,
      "btb":{
        "nEntries":28,
        "nMatchBits":14,
        "nPages":6,
        "nRAS":6,
        "bhtParams":{
          "nEntries":512,
          "counterLength":1,
          "historyLength":8,
          "historyBits":3
        },
        "updatesOutOfOrder":false
      },
      "hartId":0,
      "icache":{
        "nSets":64,
        "nWays":4,
        "rowBits":64,
        "nTLBSets":1,
        "nTLBWays":32,
        "nTLBBasePageSectors":4,
        "nTLBSuperpages":4,
        "cacheIdBits":0,
        "prefetch":false,
        "blockBytes":64,
        "latency":2,
        "fetchBytes":4
      },
      "boundaryBuffers":false,
      "core":{
        "bootFreqHz":0,
        "useVM":true,
        "useUser":false,
        "useSupervisor":false,
        "useHypervisor":false,
        "useDebug":true,
        "useAtomics":true,
        "useAtomicsOnlyForIO":false,
        "useCompressed":true,
        "useRVE":false,
        "useSCIE":false,
        "nLocalInterrupts":0,
        "useNMI":false,
        "nBreakpoints":1,
        "useBPWatch":false,
        "mcontextWidth":0,
        "scontextWidth":0,
        "nPMPs":8,
        "nPerfCounters":0,
        "haveBasicCounters":true,
        "haveCFlush":false,
        "misaWritable":true,
        "nL2TLBEntries":1024,
        "nL2TLBWays":1,
        "nPTECacheEntries":8,
        "mtvecInit":0,
        "mtvecWritable":true,
        "fastLoadWord":true,
        "fastLoadByte":false,
        "branchPredictionModeCSR":false,
        "clockGate":false,
        "mvendorid":0,
        "mimpid":538447876,
        "mulDiv":{
          "mulUnroll":8,
          "divUnroll":1,
          "mulEarlyOut":true,
          "divEarlyOut":true,
          "divEarlyOutGranularity":1
        },
        "fpu":{
          "minFLen":32,
          "fLen":64,
          "divSqrt":true,
          "sfmaLatency":3,
          "dfmaLatency":4
        }
      },
      "dcache":{
        "nSets":64,
        "nWays":4,
        "rowBits":64,
        "replacementPolicy":"random",
        "nTLBSets":1,
        "nTLBWays":32,
        "nTLBBasePageSectors":4,
        "nTLBSuperpages":4,
        "dataECCBytes":1,
        "nMSHRs":0,
        "nSDQ":17,
        "nRPQ":16,
        "nMMIOs":1,
        "blockBytes":64,
        "separateUncachedResp":false,
        "acquireBeforeRelease":false,
        "pipelineWayMux":false,
        "clockGate":false
      },
      "clockSinkParams":{
        "phaseDeg":0.0,
        "phaseErrorDeg":5.0,
        "freqErrorPPM":10000.0,
        "jitterPS":200.0
      }
    }
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.PTW.l2_tlb_ram",
    "address_width":10,
    "name":"l2_tlb_ram",
    "data_width":44,
    "depth":1024,
    "description":"L2 TLB",
    "write_mask_granularity":44
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPUFMAPipe_1"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPToFP"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.IntToFP"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPToInt"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPUFMAPipe"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"freechips.rocketchip.util.TraceItype",
    "definition":{
      "ITBrNTaken":4,
      "ITBrTaken":5,
      "ITReserved7":7,
      "ITExcReturn":3,
      "ITInterrupt":2,
      "ITException":1,
      "ITCoSwap":12,
      "ITUnCall":8,
      "ITReserved6":6,
      "ITNothing":0,
      "ITReturn":13,
      "ITInTail":11,
      "ITInCall":9,
      "ITInJump":15,
      "ITUnJump":14,
      "ITUnTail":10
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.BTB",
    "paramsClassName":"freechips.rocketchip.rocket.BHTParams",
    "params":{
      "nEntries":512,
      "counterLength":1,
      "historyLength":8,
      "historyBits":3
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.BTB",
    "paramsClassName":"freechips.rocketchip.rocket.BTBParams",
    "params":{
      "nPages":6,
      "nMatchBits":14,
      "nEntries":28,
      "bhtParams":{
        "nEntries":512,
        "counterLength":1,
        "historyLength":8,
        "historyBits":3
      },
      "nRAS":6,
      "updatesOutOfOrder":false
    }
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.ICache.data_arrays_1",
    "address_width":9,
    "name":"data_arrays_1",
    "data_width":128,
    "depth":512,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.ICache.data_arrays_0",
    "address_width":9,
    "name":"data_arrays_0",
    "data_width":128,
    "depth":512,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.ICache.tag_array",
    "address_width":6,
    "name":"tag_array",
    "data_width":84,
    "depth":64,
    "description":"ICache Tag Array",
    "write_mask_granularity":21
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.DCacheDataArray.data_arrays_0",
    "address_width":9,
    "name":"data_arrays_0",
    "data_width":256,
    "depth":512,
    "description":"DCache Data Array",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.DCache.tag_array",
    "address_width":6,
    "name":"tag_array",
    "data_width":88,
    "depth":64,
    "description":"DCache Tag Array",
    "write_mask_granularity":22
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_3",
    "address_width":14,
    "name":"cc_banks_3",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_2",
    "address_width":14,
    "name":"cc_banks_2",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_1",
    "address_width":14,
    "name":"cc_banks_1",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_0",
    "address_width":14,
    "name":"cc_banks_0",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.Directory.cc_dir",
    "address_width":10,
    "name":"cc_dir",
    "data_width":152,
    "depth":1024,
    "description":"Directory RAM",
    "write_mask_granularity":19
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.InclusiveCache",
    "regMappingSer":{
      "displayName":"InclusiveCache",
      "deviceName":"InclusiveCache",
      "baseAddress":33619968,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"Banks",
          "resetValue":1,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of banks in the cache",
          "group":"Config",
          "groupDesc":"Information about the Cache Configuration",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":8,
          "name":"Ways",
          "resetValue":8,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of ways per bank",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":16,
          "bitWidth":8,
          "name":"lgSets",
          "resetValue":10,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Base-2 logarithm of the sets per bank",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":24,
          "bitWidth":8,
          "name":"lgBlockBytes",
          "resetValue":6,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Base-2 logarithm of the bytes per cache block",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200",
          "bitOffset":0,
          "bitWidth":64,
          "name":"Flush64",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Flush the phsyical address equal to the 64-bit written data from the cache",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x240",
          "bitOffset":0,
          "bitWidth":32,
          "name":"Flush32",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Flush the physical address equal to the 32-bit written data << 4 from the cache",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.PeripheryBus",
    "regMappingSer":{
      "displayName":"PeripheryBus",
      "deviceName":"PeripheryBus",
      "baseAddress":16384,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":8,
          "name":"unnamedRegField0_8",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":16,
          "bitWidth":8,
          "name":"unnamedRegField0_16",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":24,
          "bitWidth":8,
          "name":"unnamedRegField0_24",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":32,
          "bitWidth":8,
          "name":"unnamedRegField0_32",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":40,
          "bitWidth":8,
          "name":"unnamedRegField0_40",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":48,
          "bitWidth":8,
          "name":"unnamedRegField0_48",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":56,
          "bitWidth":8,
          "name":"unnamedRegField0_56",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessTopAnnotation",
    "harnessTop":"VCU118FPGATestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.stage.SynTopAnnotation",
    "synTop":"ChipTop"
  },
  {
    "class":"firrtl.stage.OutputFileAnnotation",
    "file":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.v"
  },
  {
    "class":"firrtl.stage.AllowUnrecognizedAnnotations$"
  },
  {
    "class":"firrtl.stage.InfoModeAnnotation",
    "modeName":"use"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config"
  },
  {
    "class":"firrtl.passes.memlib.MemLibOutConfigFileAnnotation",
    "file":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.mems.conf",
    "annotatedMemories":[
      
    ]
  }
]