$date
	Fri Nov 11 10:47:40 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tcmod6 $end
$var wire 3 ! dout [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module count $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 3 $ dout [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
0#
1"
b1 !
$end
#100
0"
#200
b10 !
b10 $
1"
#300
0"
#400
b11 !
b11 $
1"
#500
0"
#600
b100 !
b100 $
1"
#700
0"
#800
b101 !
b101 $
1"
#900
0"
#1000
b0 !
b0 $
1"
#1100
0"
#1200
b1 !
b1 $
1"
#1300
0"
#1400
b10 !
b10 $
1"
#1500
0"
#1600
b11 !
b11 $
1"
#1700
0"
#1800
b100 !
b100 $
1"
#1900
0"
#2000
b101 !
b101 $
1"
#2100
0"
#2200
b0 !
b0 $
1"
#2300
0"
#2400
b1 !
b1 $
1"
#2500
0"
#2600
b10 !
b10 $
1"
#2700
0"
#2800
b11 !
b11 $
1"
#2900
0"
#3000
b100 !
b100 $
1"
