@W: MT529 :"c:\users\sando_m929gqi\desktop\escom\7mosemestre\arquitecturadecomputadoras\primerparcial\practicas\09-os00-vhdl\div00.vhdl":21:2:21:3|Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including SH00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
