
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016c14  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  08016df8  08016df8  00017df8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017354  08017354  0001922c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017354  08017354  00018354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801735c  0801735c  0001922c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801735c  0801735c  0001835c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017360  08017360  00018360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  08017364  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006c24  2000022c  08017590  0001922c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006e50  08017590  00019e50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001922c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003372e  00000000  00000000  0001925c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000071ad  00000000  00000000  0004c98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002708  00000000  00000000  00053b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001def  00000000  00000000  00056240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f95a  00000000  00000000  0005802f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000300bf  00000000  00000000  00087989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124dbf  00000000  00000000  000b7a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dc807  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b190  00000000  00000000  001dc84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  001e79dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000022c 	.word	0x2000022c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016ddc 	.word	0x08016ddc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000230 	.word	0x20000230
 800021c:	08016ddc 	.word	0x08016ddc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <Board1_Rover_Lights_OFF>:
static void Board1_Supervisor(void);
static void Board1_Init_Data_Structures(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_OFF(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <Board1_Rover_Lights_OFF+0x30>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <Board1_Rover_Lights_OFF+0x30>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <Board1_Rover_Lights_OFF+0x30>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = OFF;
 8000fe0:	4b04      	ldr	r3, [pc, #16]	@ (8000ff4 <Board1_Rover_Lights_OFF+0x30>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8000fe8:	bf00      	nop
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	20000248 	.word	0x20000248

08000ff8 <Board1_enter_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 8000ffc:	4b4f      	ldr	r3, [pc, #316]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8001004:	4b4d      	ldr	r3, [pc, #308]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001006:	220e      	movs	r2, #14
 8001008:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  Board1_DW.is_active_Moving_obstacle = 1U;
 800100c:	4b4b      	ldr	r3, [pc, #300]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800100e:	2201      	movs	r2, #1
 8001010:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  Board1_DW.is_active_No_obstacle = 1U;
 8001014:	4b49      	ldr	r3, [pc, #292]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001016:	2201      	movs	r2, #1
 8001018:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 800101c:	4b47      	ldr	r3, [pc, #284]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800101e:	2201      	movs	r2, #1
 8001020:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.moving_obstacle = NO_OBSTACLE;
 8001024:	4b45      	ldr	r3, [pc, #276]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001026:	2200      	movs	r2, #0
 8001028:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  Board1_DW.is_active_Obstacle_from_left = 1U;
 800102c:	4b43      	ldr	r3, [pc, #268]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800102e:	2201      	movs	r2, #1
 8001030:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8001034:	4b41      	ldr	r3, [pc, #260]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001036:	2203      	movs	r2, #3
 8001038:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board1_DW.is_active_Obstacle_from_right = 1U;
 800103c:	4b3f      	ldr	r3, [pc, #252]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800103e:	2201      	movs	r2, #1
 8001040:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8001044:	4b3d      	ldr	r3, [pc, #244]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001046:	2203      	movs	r2, #3
 8001048:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board1_DW.is_active_Combo = 1U;
 800104c:	4b3b      	ldr	r3, [pc, #236]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800104e:	2201      	movs	r2, #1
 8001050:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_active_Special_retro = 1U;
 8001054:	4b39      	ldr	r3, [pc, #228]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001056:	2201      	movs	r2, #1
 8001058:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.special_retro = false;
 800105c:	4b37      	ldr	r3, [pc, #220]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800105e:	2200      	movs	r2, #0
 8001060:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8001064:	4b35      	ldr	r3, [pc, #212]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001066:	2203      	movs	r2, #3
 8001068:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Obstacle_detection = 1U;
 800106c:	4b33      	ldr	r3, [pc, #204]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800106e:	2201      	movs	r2, #1
 8001070:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.obs_detection = true;
 8001074:	4b31      	ldr	r3, [pc, #196]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001076:	2201      	movs	r2, #1
 8001078:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
  Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 800107c:	4b2f      	ldr	r3, [pc, #188]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800107e:	2203      	movs	r2, #3
 8001080:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Battery_temperature_m = 1U;
 8001084:	4b2d      	ldr	r3, [pc, #180]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001086:	2201      	movs	r2, #1
 8001088:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_active_Normal_velocity = 1U;
 800108c:	4b2b      	ldr	r3, [pc, #172]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800108e:	2201      	movs	r2, #1
 8001090:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 8001094:	4b29      	ldr	r3, [pc, #164]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001096:	2201      	movs	r2, #1
 8001098:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.limit_velocity = false;
 800109c:	4b27      	ldr	r3, [pc, #156]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  Board1_DW.is_active_Battery_manager = 1U;
 80010a4:	4b25      	ldr	r3, [pc, #148]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 80010ac:	4b23      	ldr	r3, [pc, #140]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010ae:	2202      	movs	r2, #2
 80010b0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Temperature_manager = 1U;
 80010b4:	4b21      	ldr	r3, [pc, #132]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 80010bc:	4b1f      	ldr	r3, [pc, #124]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010be:	2203      	movs	r2, #3
 80010c0:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Actions = 1U;
 80010c4:	4b1d      	ldr	r3, [pc, #116]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Routine_manager = 1U;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Routine_manager = Board1_IN_Normal_voltage;
 80010d4:	4b19      	ldr	r3, [pc, #100]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010d6:	2202      	movs	r2, #2
 80010d8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 80010dc:	4b17      	ldr	r3, [pc, #92]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010de:	2208      	movs	r2, #8
 80010e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_active_Lights_manager = 1U;
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage;
 80010ec:	4b13      	ldr	r3, [pc, #76]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010ee:	2202      	movs	r2, #2
 80010f0:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_Rover_Lights_OFF();
 80010fc:	f7ff ff62 	bl	8000fc4 <Board1_Rover_Lights_OFF>
  Board1_DW.is_active_Mode_manager = 1U;
 8001100:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001102:	2201      	movs	r2, #1
 8001104:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Mode_manager = Board1_IN_Normal_voltage;
 8001108:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800110a:	2202      	movs	r2, #2
 800110c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 8001110:	4b0a      	ldr	r3, [pc, #40]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001112:	2201      	movs	r2, #1
 8001114:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.decision.mode = DEFAULT;
 8001118:	4b08      	ldr	r3, [pc, #32]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800111a:	2200      	movs	r2, #0
 800111c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
  Board1_DW.is_active_Relay_manager = 1U;
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001122:	2201      	movs	r2, #1
 8001124:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage;
 8001128:	4b04      	ldr	r3, [pc, #16]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 800112a:	2202      	movs	r2, #2
 800112c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.decision.relay = true;
 8001130:	4b02      	ldr	r3, [pc, #8]	@ (800113c <Board1_enter_internal_Normal+0x144>)
 8001132:	2201      	movs	r2, #1
 8001134:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000248 	.word	0x20000248

08001140 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  return IO_Read_Session();
 8001144:	f004 fff0 	bl	8006128 <IO_Read_Session>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}

0800114e <Board1_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 8001158:	6839      	ldr	r1, [r7, #0]
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f005 f82c 	bl	80061b8 <Time_Check_Elapsed_us>
 8001160:	4603      	mov	r3, r0
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <Board1_Abort_Communication>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Abort_Communication(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 800116e:	f004 fe41 	bl	8005df4 <UART_Stop_DMA>
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}

08001176 <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	af00      	add	r7, sp, #0
  IO_Set_SlaveTalk();
 800117a:	f004 ffe7 	bl	800614c <IO_Set_SlaveTalk>
}
 800117e:	bf00      	nop
 8001180:	bd80      	pop	{r7, pc}

08001182 <Board1_Send_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Ping(void)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 8001186:	f004 fecf 	bl	8005f28 <UART_Send_Ping>
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}

0800118e <Board1_Get_Timestamp>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_Get_Timestamp(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 8001192:	f005 f805 	bl	80061a0 <Time_Get_Tick>
 8001196:	4603      	mov	r3, r0
}
 8001198:	4618      	mov	r0, r3
 800119a:	bd80      	pop	{r7, pc}

0800119c <Board1_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rx_Finished(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 80011a0:	f004 fe14 	bl	8005dcc <UART_Is_Rx_Complete>
 80011a4:	4603      	mov	r3, r0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	bd80      	pop	{r7, pc}
	...

080011ac <Board1_Verify_Ping>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Ping(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board1_DW.receivedPing);
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <Board1_Verify_Ping+0x18>)
 80011b2:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80011b6:	4618      	mov	r0, r3
 80011b8:	f004 ff0e 	bl	8005fd8 <UART_Check_Ping>
 80011bc:	4603      	mov	r3, r0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000248 	.word	0x20000248

080011c8 <Board1_Wait_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Ping(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 80011cc:	4802      	ldr	r0, [pc, #8]	@ (80011d8 <Board1_Wait_Ping+0x10>)
 80011ce:	f004 fef1 	bl	8005fb4 <UART_Wait_Ping>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000033a 	.word	0x2000033a

080011dc <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  IO_Reset_SlaveTalk();
 80011e0:	f004 ffc0 	bl	8006164 <IO_Reset_SlaveTalk>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  return IO_Read_MasterTalk();
 80011ec:	f004 ffc6 	bl	800617c <IO_Read_MasterTalk>
 80011f0:	4603      	mov	r3, r0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <Board1_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Tx_Finished(void)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 80011fa:	f004 fdd3 	bl	8005da4 <UART_Is_Tx_Complete>
 80011fe:	4603      	mov	r3, r0
}
 8001200:	4618      	mov	r0, r3
 8001202:	bd80      	pop	{r7, pc}

08001204 <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001208:	f005 f810 	bl	800622c <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output.rif_FA = 0.0F;
 800120c:	4b1c      	ldr	r3, [pc, #112]	@ (8001280 <Board1_stop_motors+0x7c>)
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 8001214:	4b1a      	ldr	r3, [pc, #104]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 800121c:	4b18      	ldr	r3, [pc, #96]	@ (8001280 <Board1_stop_motors+0x7c>)
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 8001224:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 800122c:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <Board1_stop_motors+0x7c>)
 800122e:	2202      	movs	r2, #2
 8001230:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 8001232:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001234:	2200      	movs	r2, #0
 8001236:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.rear_led = IDLE;
 8001238:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <Board1_stop_motors+0x7c>)
 800123a:	2200      	movs	r2, #0
 800123c:	74da      	strb	r2, [r3, #19]

  /* Inport: '<Root>/battery_voltage' */
  if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 800123e:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <Board1_stop_motors+0x80>)
 8001240:	edd3 7a01 	vldr	s15, [r3, #4]
 8001244:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001248:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001250:	d509      	bpl.n	8001266 <Board1_stop_motors+0x62>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 8001252:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001254:	2200      	movs	r2, #0
 8001256:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 8001258:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <Board1_stop_motors+0x7c>)
 800125a:	2200      	movs	r2, #0
 800125c:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = OFF;
 800125e:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001260:	2200      	movs	r2, #0
 8001262:	751a      	strb	r2, [r3, #20]
 8001264:	e008      	b.n	8001278 <Board1_stop_motors+0x74>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001268:	2202      	movs	r2, #2
 800126a:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <Board1_stop_motors+0x7c>)
 800126e:	2202      	movs	r2, #2
 8001270:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = RED;
 8001272:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <Board1_stop_motors+0x7c>)
 8001274:	2202      	movs	r2, #2
 8001276:	751a      	strb	r2, [r3, #20]
  }

  /* End of Inport: '<Root>/battery_voltage' */
  OS_Exit_Critical();
 8001278:	f004 ffde 	bl	8006238 <OS_Exit_Critical>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000384 	.word	0x20000384
 8001284:	20000374 	.word	0x20000374

08001288 <Board1_Send_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Decision(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 800128c:	4802      	ldr	r0, [pc, #8]	@ (8001298 <Board1_Send_Decision+0x10>)
 800128e:	f004 fe1b 	bl	8005ec8 <UART_Send_Decision>
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200002d0 	.word	0x200002d0

0800129c <Bo_exit_internal_Normal_voltage>:

/* Function for Chart: '<Root>/Board1' */
static void Bo_exit_internal_Normal_voltage(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80012e0:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_Normal_voltage = Board1_IN_NO_ACTIVE_CHILD;
 80012e8:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <Bo_exit_internal_Normal_voltage+0x60>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000248 	.word	0x20000248

08001300 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  Board1_DW.is_Relay_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001304:	4b41      	ldr	r3, [pc, #260]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_active_Relay_manager = 0U;
 800130c:	4b3f      	ldr	r3, [pc, #252]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_Normal_voltage_n = Board1_IN_NO_ACTIVE_CHILD;
 8001314:	4b3d      	ldr	r3, [pc, #244]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001316:	2200      	movs	r2, #0
 8001318:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_Mode_manager = Board1_IN_NO_ACTIVE_CHILD;
 800131c:	4b3b      	ldr	r3, [pc, #236]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800131e:	2200      	movs	r2, #0
 8001320:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_active_Mode_manager = 0U;
 8001324:	4b39      	ldr	r3, [pc, #228]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001326:	2200      	movs	r2, #0
 8001328:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Normal_voltage_g = Board1_IN_NO_ACTIVE_CHILD;
 800132c:	4b37      	ldr	r3, [pc, #220]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800132e:	2200      	movs	r2, #0
 8001330:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_Lights_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001334:	4b35      	ldr	r3, [pc, #212]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001336:	2200      	movs	r2, #0
 8001338:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_active_Lights_manager = 0U;
 800133c:	4b33      	ldr	r3, [pc, #204]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800133e:	2200      	movs	r2, #0
 8001340:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Bo_exit_internal_Normal_voltage();
 8001344:	f7ff ffaa 	bl	800129c <Bo_exit_internal_Normal_voltage>
  Board1_DW.is_Routine_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001348:	4b30      	ldr	r3, [pc, #192]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800134a:	2200      	movs	r2, #0
 800134c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Routine_manager = 0U;
 8001350:	4b2e      	ldr	r3, [pc, #184]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001352:	2200      	movs	r2, #0
 8001354:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_active_Actions = 0U;
 8001358:	4b2c      	ldr	r3, [pc, #176]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800135a:	2200      	movs	r2, #0
 800135c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001360:	4b2a      	ldr	r3, [pc, #168]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001362:	2200      	movs	r2, #0
 8001364:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_active_Temperature_manager = 0U;
 8001368:	4b28      	ldr	r3, [pc, #160]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800136a:	2200      	movs	r2, #0
 800136c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001370:	4b26      	ldr	r3, [pc, #152]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001372:	2200      	movs	r2, #0
 8001374:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  Board1_DW.is_active_Battery_manager = 0U;
 8001378:	4b24      	ldr	r3, [pc, #144]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001380:	4b22      	ldr	r3, [pc, #136]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001382:	2200      	movs	r2, #0
 8001384:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
  Board1_DW.is_active_Normal_velocity = 0U;
 8001388:	4b20      	ldr	r3, [pc, #128]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  Board1_DW.is_active_Battery_temperature_m = 0U;
 8001390:	4b1e      	ldr	r3, [pc, #120]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
  Board1_DW.is_Obstacle_detection = Board1_IN_NO_ACTIVE_CHILD;
 8001398:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  Board1_DW.is_active_Obstacle_detection = 0U;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
  Board1_DW.is_Special_retro = Board1_IN_NO_ACTIVE_CHILD;
 80013a8:	4b18      	ldr	r3, [pc, #96]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
  Board1_DW.is_active_Special_retro = 0U;
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  Board1_DW.is_active_Combo = 0U;
 80013b8:	4b14      	ldr	r3, [pc, #80]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
  Board1_DW.is_active_Obstacle_from_right = 0U;
 80013c8:	4b10      	ldr	r3, [pc, #64]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 80013d0:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
  Board1_DW.is_active_Obstacle_from_left = 0U;
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 80013e0:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.is_active_No_obstacle = 0U;
 80013e8:	4b08      	ldr	r3, [pc, #32]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
  Board1_DW.is_active_Moving_obstacle = 0U;
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
  Board1_DW.is_active_Supervisor = 0U;
 8001400:	4b02      	ldr	r3, [pc, #8]	@ (800140c <Board1_exit_internal_Normal+0x10c>)
 8001402:	2200      	movs	r2, #0
 8001404:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000248 	.word	0x20000248

08001410 <Board1_Write_Output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Write_Output(void)
{
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001414:	f004 ff0a 	bl	800622c <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 8001418:	4a07      	ldr	r2, [pc, #28]	@ (8001438 <Board1_Write_Output+0x28>)
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <Board1_Write_Output+0x2c>)
 800141c:	4615      	mov	r5, r2
 800141e:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8001422:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001424:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001426:	e894 0003 	ldmia.w	r4, {r0, r1}
 800142a:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 800142e:	f004 ff03 	bl	8006238 <OS_Exit_Critical>
}
 8001432:	bf00      	nop
 8001434:	bdb0      	pop	{r4, r5, r7, pc}
 8001436:	bf00      	nop
 8001438:	20000384 	.word	0x20000384
 800143c:	20000248 	.word	0x20000248

08001440 <Board1_Decision_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_transmitted(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 8001446:	f7ff fe7b 	bl	8001140 <Board1_isSessionhigh>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	bf0c      	ite	eq
 8001450:	2301      	moveq	r3, #1
 8001452:	2300      	movne	r3, #0
 8001454:	b2db      	uxtb	r3, r3
 8001456:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 80d1 	beq.w	8001602 <Board1_Decision_transmitted+0x1c2>
    b = false;
 8001460:	2300      	movs	r3, #0
 8001462:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.relay ==
 8001464:	4b82      	ldr	r3, [pc, #520]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001466:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
        Board1_DW.receivedDecisionPacket.decision.relay) {
 800146a:	4b81      	ldr	r3, [pc, #516]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800146c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
    if (Board1_DW.decision.relay ==
 8001470:	429a      	cmp	r2, r3
 8001472:	f040 80a4 	bne.w	80015be <Board1_Decision_transmitted+0x17e>
      d_p = false;
 8001476:	2300      	movs	r3, #0
 8001478:	71bb      	strb	r3, [r7, #6]
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 800147a:	4b7d      	ldr	r3, [pc, #500]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800147c:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
          Board1_DW.receivedDecisionPacket.decision.mode) {
 8001480:	4b7b      	ldr	r3, [pc, #492]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001482:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 8001486:	429a      	cmp	r2, r3
 8001488:	d101      	bne.n	800148e <Board1_Decision_transmitted+0x4e>
        d_p = true;
 800148a:	2301      	movs	r3, #1
 800148c:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 8091 	beq.w	80015b8 <Board1_Decision_transmitted+0x178>
        d_p = false;
 8001496:	2300      	movs	r3, #0
 8001498:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 800149a:	4b75      	ldr	r3, [pc, #468]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800149c:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
            Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 80014a0:	4b73      	ldr	r3, [pc, #460]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014a2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d101      	bne.n	80014ae <Board1_Decision_transmitted+0x6e>
          d_p = true;
 80014aa:	2301      	movs	r3, #1
 80014ac:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d07e      	beq.n	80015b2 <Board1_Decision_transmitted+0x172>
          d_p = false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80014b8:	4b6d      	ldr	r3, [pc, #436]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014ba:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
              Board1_DW.receivedDecisionPacket.decision.rear_led) {
 80014be:	4b6c      	ldr	r3, [pc, #432]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014c0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d101      	bne.n	80014cc <Board1_Decision_transmitted+0x8c>
            d_p = true;
 80014c8:	2301      	movs	r3, #1
 80014ca:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 80014cc:	79bb      	ldrb	r3, [r7, #6]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d06c      	beq.n	80015ac <Board1_Decision_transmitted+0x16c>
            d_p = false;
 80014d2:	2300      	movs	r3, #0
 80014d4:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80014d6:	4b66      	ldr	r3, [pc, #408]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014d8:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                Board1_DW.receivedDecisionPacket.decision.led_B) {
 80014dc:	4b64      	ldr	r3, [pc, #400]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014de:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d101      	bne.n	80014ea <Board1_Decision_transmitted+0xaa>
              d_p = true;
 80014e6:	2301      	movs	r3, #1
 80014e8:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 80014ea:	79bb      	ldrb	r3, [r7, #6]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d05a      	beq.n	80015a6 <Board1_Decision_transmitted+0x166>
              d_p = false;
 80014f0:	2300      	movs	r3, #0
 80014f2:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 80014f4:	4b5e      	ldr	r3, [pc, #376]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014f6:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                  Board1_DW.receivedDecisionPacket.decision.led_A) {
 80014fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80014fc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 8001500:	429a      	cmp	r2, r3
 8001502:	d101      	bne.n	8001508 <Board1_Decision_transmitted+0xc8>
                d_p = true;
 8001504:	2301      	movs	r3, #1
 8001506:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 8001508:	79bb      	ldrb	r3, [r7, #6]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d048      	beq.n	80015a0 <Board1_Decision_transmitted+0x160>
                d_p = false;
 800150e:	2300      	movs	r3, #0
 8001510:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 8001512:	4b57      	ldr	r3, [pc, #348]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001514:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                    Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 8001518:	4b55      	ldr	r3, [pc, #340]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800151a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 800151e:	429a      	cmp	r2, r3
 8001520:	d101      	bne.n	8001526 <Board1_Decision_transmitted+0xe6>
                  d_p = true;
 8001522:	2301      	movs	r3, #1
 8001524:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 8001526:	79bb      	ldrb	r3, [r7, #6]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d036      	beq.n	800159a <Board1_Decision_transmitted+0x15a>
                  if (Board1_DW.decision.rif_BB ==
 800152c:	4b50      	ldr	r3, [pc, #320]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800152e:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                      Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 8001532:	4b4f      	ldr	r3, [pc, #316]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001534:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                  if (Board1_DW.decision.rif_BB ==
 8001538:	eeb4 7a67 	vcmp.f32	s14, s15
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d128      	bne.n	8001594 <Board1_Decision_transmitted+0x154>
                    if (Board1_DW.decision.rif_BA ==
 8001542:	4b4b      	ldr	r3, [pc, #300]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001544:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                        Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 8001548:	4b49      	ldr	r3, [pc, #292]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800154a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                    if (Board1_DW.decision.rif_BA ==
 800154e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001556:	d11a      	bne.n	800158e <Board1_Decision_transmitted+0x14e>
                      d_p = ((Board1_DW.decision.rif_FB ==
 8001558:	4b45      	ldr	r3, [pc, #276]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800155a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800155e:	4b44      	ldr	r3, [pc, #272]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001560:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001564:	eeb4 7a67 	vcmp.f32	s14, s15
 8001568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156c:	d10c      	bne.n	8001588 <Board1_Decision_transmitted+0x148>
                             (Board1_DW.decision.rif_FA ==
 800156e:	4b40      	ldr	r3, [pc, #256]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001570:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                              Board1_DW.receivedDecisionPacket.decision.rif_FA));
 8001574:	4b3e      	ldr	r3, [pc, #248]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001576:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 800157a:	eeb4 7a67 	vcmp.f32	s14, s15
 800157e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001582:	d101      	bne.n	8001588 <Board1_Decision_transmitted+0x148>
 8001584:	2301      	movs	r3, #1
 8001586:	e000      	b.n	800158a <Board1_Decision_transmitted+0x14a>
 8001588:	2300      	movs	r3, #0
                      d_p = ((Board1_DW.decision.rif_FB ==
 800158a:	71bb      	strb	r3, [r7, #6]
 800158c:	e019      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
                    } else {
                      d_p = false;
 800158e:	2300      	movs	r3, #0
 8001590:	71bb      	strb	r3, [r7, #6]
 8001592:	e016      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
                    }
                  } else {
                    d_p = false;
 8001594:	2300      	movs	r3, #0
 8001596:	71bb      	strb	r3, [r7, #6]
 8001598:	e013      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
                  }
                } else {
                  d_p = false;
 800159a:	2300      	movs	r3, #0
 800159c:	71bb      	strb	r3, [r7, #6]
 800159e:	e010      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
                }
              } else {
                d_p = false;
 80015a0:	2300      	movs	r3, #0
 80015a2:	71bb      	strb	r3, [r7, #6]
 80015a4:	e00d      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
              }
            } else {
              d_p = false;
 80015a6:	2300      	movs	r3, #0
 80015a8:	71bb      	strb	r3, [r7, #6]
 80015aa:	e00a      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
            }
          } else {
            d_p = false;
 80015ac:	2300      	movs	r3, #0
 80015ae:	71bb      	strb	r3, [r7, #6]
 80015b0:	e007      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
          }
        } else {
          d_p = false;
 80015b2:	2300      	movs	r3, #0
 80015b4:	71bb      	strb	r3, [r7, #6]
 80015b6:	e004      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
        }
      } else {
        d_p = false;
 80015b8:	2300      	movs	r3, #0
 80015ba:	71bb      	strb	r3, [r7, #6]
 80015bc:	e001      	b.n	80015c2 <Board1_Decision_transmitted+0x182>
      }
    } else {
      d_p = false;
 80015be:	2300      	movs	r3, #0
 80015c0:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 80015c2:	79bb      	ldrb	r3, [r7, #6]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <Board1_Decision_transmitted+0x18c>
      b = true;
 80015c8:	2301      	movs	r3, #1
 80015ca:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d006      	beq.n	80015e0 <Board1_Decision_transmitted+0x1a0>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 80015d2:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80015d4:	220a      	movs	r2, #10
 80015d6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Write_Output();
 80015da:	f7ff ff19 	bl	8001410 <Board1_Write_Output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80015de:	e043      	b.n	8001668 <Board1_Decision_transmitted+0x228>
      Board1_exit_internal_Normal();
 80015e0:	f7ff fe8e 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80015e4:	f7ff fdc1 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Single_Board;
 80015e8:	4b21      	ldr	r3, [pc, #132]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80015ea:	2203      	movs	r2, #3
 80015ec:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_resetSTalk();
 80015f0:	f7ff fdf4 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_stop_motors();
 80015fc:	f7ff fe02 	bl	8001204 <Board1_stop_motors>
}
 8001600:	e032      	b.n	8001668 <Board1_Decision_transmitted+0x228>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001602:	4b1b      	ldr	r3, [pc, #108]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001604:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001608:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fd9e 	bl	800114e <Board1_Check_Timeout_Us>
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d025      	beq.n	8001668 <Board1_Decision_transmitted+0x228>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800161c:	4b14      	ldr	r3, [pc, #80]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 800161e:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8001622:	2b00      	cmp	r3, #0
 8001624:	d110      	bne.n	8001648 <Board1_Decision_transmitted+0x208>
        Board1_DW.retransmitted = 1U;
 8001626:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001628:	2201      	movs	r2, #1
 800162a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 800162e:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001630:	220b      	movs	r2, #11
 8001632:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Decision();
 8001636:	f7ff fe27 	bl	8001288 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800163a:	f7ff fda8 	bl	800118e <Board1_Get_Timestamp>
 800163e:	4603      	mov	r3, r0
 8001640:	4a0b      	ldr	r2, [pc, #44]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001642:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001646:	e00f      	b.n	8001668 <Board1_Decision_transmitted+0x228>
        Board1_stop_motors();
 8001648:	f7ff fddc 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800164c:	f7ff fe58 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001650:	f7ff fd8b 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001656:	2201      	movs	r2, #1
 8001658:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 800165c:	f7ff fd8b 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001660:	4b03      	ldr	r3, [pc, #12]	@ (8001670 <Board1_Decision_transmitted+0x230>)
 8001662:	2202      	movs	r2, #2
 8001664:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000248 	.word	0x20000248

08001674 <Board1_Send_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Global_State(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 8001678:	4802      	ldr	r0, [pc, #8]	@ (8001684 <Board1_Send_Global_State+0x10>)
 800167a:	f004 fbf5 	bl	8005e68 <UART_Send_GlobalState>
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000280 	.word	0x20000280

08001688 <Board1_isequal_h>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_h(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	460a      	mov	r2, r1
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	4613      	mov	r3, r2
 8001696:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 800169c:	79fa      	ldrb	r2, [r7, #7]
 800169e:	79bb      	ldrb	r3, [r7, #6]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d101      	bne.n	80016a8 <Board1_isequal_h+0x20>
    p = true;
 80016a4:	2301      	movs	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <Board1_isequal>:
  boolean_T varargin_1_spc_retro, boolean_T varargin_1_limit_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, boolean_T varargin_2_limit_vel, boolean_T
  varargin_2_obs_detection)
{
 80016b6:	b590      	push	{r4, r7, lr}
 80016b8:	b087      	sub	sp, #28
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	ed87 0a03 	vstr	s0, [r7, #12]
 80016c0:	edc7 0a02 	vstr	s1, [r7, #8]
 80016c4:	4604      	mov	r4, r0
 80016c6:	4608      	mov	r0, r1
 80016c8:	4611      	mov	r1, r2
 80016ca:	461a      	mov	r2, r3
 80016cc:	4623      	mov	r3, r4
 80016ce:	80fb      	strh	r3, [r7, #6]
 80016d0:	4603      	mov	r3, r0
 80016d2:	80bb      	strh	r3, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
 80016d8:	4613      	mov	r3, r2
 80016da:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80016dc:	2300      	movs	r3, #0
 80016de:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80016e0:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80016e4:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80016e8:	429a      	cmp	r2, r3
 80016ea:	f040 80ee 	bne.w	80018ca <Board1_isequal+0x214>
    if (varargin_1_limit_vel == varargin_2_limit_vel) {
 80016ee:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80016f2:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80016f6:	429a      	cmp	r2, r3
 80016f8:	f040 80e4 	bne.w	80018c4 <Board1_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 80016fc:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8001700:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8001704:	429a      	cmp	r2, r3
 8001706:	f040 80da 	bne.w	80018be <Board1_isequal+0x208>
        if (Board1_isequal_h(varargin_1_mov_obs, varargin_2_mov_obs)) {
 800170a:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 800170e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ffb7 	bl	8001688 <Board1_isequal_h>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	f000 80cb 	beq.w	80018b8 <Board1_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 8001722:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 8001726:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 800172a:	429a      	cmp	r2, r3
 800172c:	f040 8081 	bne.w	8001832 <Board1_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 8001730:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 8001734:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 8001738:	429a      	cmp	r2, r3
 800173a:	d177      	bne.n	800182c <Board1_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 800173c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 8001740:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 8001744:	429a      	cmp	r2, r3
 8001746:	d16e      	bne.n	8001826 <Board1_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 8001748:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800174c:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8001750:	429a      	cmp	r2, r3
 8001752:	d165      	bne.n	8001820 <Board1_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 8001754:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001758:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800175c:	429a      	cmp	r2, r3
 800175e:	d15c      	bne.n	800181a <Board1_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 8001760:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001764:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001768:	429a      	cmp	r2, r3
 800176a:	d153      	bne.n	8001814 <Board1_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 800176c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 8001770:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 8001774:	429a      	cmp	r2, r3
 8001776:	d14a      	bne.n	800180e <Board1_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 8001778:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 800177a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 800177e:	429a      	cmp	r2, r3
 8001780:	d142      	bne.n	8001808 <Board1_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 8001782:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 8001784:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 8001788:	429a      	cmp	r2, r3
 800178a:	d13a      	bne.n	8001802 <Board1_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 800178c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 800178e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 8001792:	429a      	cmp	r2, r3
 8001794:	d132      	bne.n	80017fc <Board1_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 8001796:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 8001798:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 800179c:	429a      	cmp	r2, r3
 800179e:	d12a      	bne.n	80017f6 <Board1_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 80017a0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 80017a2:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d122      	bne.n	80017f0 <Board1_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 80017aa:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 80017ae:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 80017b2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	d116      	bne.n	80017ea <Board1_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80017bc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 80017c0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80017c4:	eeb4 7a67 	vcmp.f32	s14, s15
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	d10a      	bne.n	80017e4 <Board1_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 80017ce:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 80017d2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 80017d6:	eeb4 7a67 	vcmp.f32	s14, s15
 80017da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017de:	d101      	bne.n	80017e4 <Board1_isequal+0x12e>
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <Board1_isequal+0x130>
 80017e4:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80017e6:	75fb      	strb	r3, [r7, #23]
 80017e8:	e025      	b.n	8001836 <Board1_isequal+0x180>
                                  } else {
                                    e_p = false;
 80017ea:	2300      	movs	r3, #0
 80017ec:	75fb      	strb	r3, [r7, #23]
 80017ee:	e022      	b.n	8001836 <Board1_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 80017f0:	2300      	movs	r3, #0
 80017f2:	75fb      	strb	r3, [r7, #23]
 80017f4:	e01f      	b.n	8001836 <Board1_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 80017f6:	2300      	movs	r3, #0
 80017f8:	75fb      	strb	r3, [r7, #23]
 80017fa:	e01c      	b.n	8001836 <Board1_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 80017fc:	2300      	movs	r3, #0
 80017fe:	75fb      	strb	r3, [r7, #23]
 8001800:	e019      	b.n	8001836 <Board1_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 8001802:	2300      	movs	r3, #0
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	e016      	b.n	8001836 <Board1_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 8001808:	2300      	movs	r3, #0
 800180a:	75fb      	strb	r3, [r7, #23]
 800180c:	e013      	b.n	8001836 <Board1_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 800180e:	2300      	movs	r3, #0
 8001810:	75fb      	strb	r3, [r7, #23]
 8001812:	e010      	b.n	8001836 <Board1_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 8001814:	2300      	movs	r3, #0
 8001816:	75fb      	strb	r3, [r7, #23]
 8001818:	e00d      	b.n	8001836 <Board1_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 800181a:	2300      	movs	r3, #0
 800181c:	75fb      	strb	r3, [r7, #23]
 800181e:	e00a      	b.n	8001836 <Board1_isequal+0x180>
                  }
                } else {
                  e_p = false;
 8001820:	2300      	movs	r3, #0
 8001822:	75fb      	strb	r3, [r7, #23]
 8001824:	e007      	b.n	8001836 <Board1_isequal+0x180>
                }
              } else {
                e_p = false;
 8001826:	2300      	movs	r3, #0
 8001828:	75fb      	strb	r3, [r7, #23]
 800182a:	e004      	b.n	8001836 <Board1_isequal+0x180>
              }
            } else {
              e_p = false;
 800182c:	2300      	movs	r3, #0
 800182e:	75fb      	strb	r3, [r7, #23]
 8001830:	e001      	b.n	8001836 <Board1_isequal+0x180>
            }
          } else {
            e_p = false;
 8001832:	2300      	movs	r3, #0
 8001834:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 8001836:	7dfb      	ldrb	r3, [r7, #23]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d03a      	beq.n	80018b2 <Board1_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 800183c:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001840:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001844:	429a      	cmp	r2, r3
 8001846:	d131      	bne.n	80018ac <Board1_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 8001848:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 800184c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001850:	429a      	cmp	r2, r3
 8001852:	d128      	bne.n	80018a6 <Board1_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 8001854:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 8001858:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	d11f      	bne.n	80018a0 <Board1_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 8001860:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 8001864:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001868:	429a      	cmp	r2, r3
 800186a:	d116      	bne.n	800189a <Board1_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 800186c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001870:	ed97 7a02 	vldr	s14, [r7, #8]
 8001874:	eeb4 7a67 	vcmp.f32	s14, s15
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	d10a      	bne.n	8001894 <Board1_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 800187e:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 8001882:	ed97 7a03 	vldr	s14, [r7, #12]
 8001886:	eeb4 7a67 	vcmp.f32	s14, s15
 800188a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188e:	d101      	bne.n	8001894 <Board1_isequal+0x1de>
 8001890:	2301      	movs	r3, #1
 8001892:	e000      	b.n	8001896 <Board1_isequal+0x1e0>
 8001894:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 8001896:	75fb      	strb	r3, [r7, #23]
 8001898:	e019      	b.n	80018ce <Board1_isequal+0x218>
                  } else {
                    e_p = false;
 800189a:	2300      	movs	r3, #0
 800189c:	75fb      	strb	r3, [r7, #23]
 800189e:	e016      	b.n	80018ce <Board1_isequal+0x218>
                  }
                } else {
                  e_p = false;
 80018a0:	2300      	movs	r3, #0
 80018a2:	75fb      	strb	r3, [r7, #23]
 80018a4:	e013      	b.n	80018ce <Board1_isequal+0x218>
                }
              } else {
                e_p = false;
 80018a6:	2300      	movs	r3, #0
 80018a8:	75fb      	strb	r3, [r7, #23]
 80018aa:	e010      	b.n	80018ce <Board1_isequal+0x218>
              }
            } else {
              e_p = false;
 80018ac:	2300      	movs	r3, #0
 80018ae:	75fb      	strb	r3, [r7, #23]
 80018b0:	e00d      	b.n	80018ce <Board1_isequal+0x218>
            }
          } else {
            e_p = false;
 80018b2:	2300      	movs	r3, #0
 80018b4:	75fb      	strb	r3, [r7, #23]
 80018b6:	e00a      	b.n	80018ce <Board1_isequal+0x218>
          }
        } else {
          e_p = false;
 80018b8:	2300      	movs	r3, #0
 80018ba:	75fb      	strb	r3, [r7, #23]
 80018bc:	e007      	b.n	80018ce <Board1_isequal+0x218>
        }
      } else {
        e_p = false;
 80018be:	2300      	movs	r3, #0
 80018c0:	75fb      	strb	r3, [r7, #23]
 80018c2:	e004      	b.n	80018ce <Board1_isequal+0x218>
      }
    } else {
      e_p = false;
 80018c4:	2300      	movs	r3, #0
 80018c6:	75fb      	strb	r3, [r7, #23]
 80018c8:	e001      	b.n	80018ce <Board1_isequal+0x218>
    }
  } else {
    e_p = false;
 80018ca:	2300      	movs	r3, #0
 80018cc:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 80018ce:	7dfb      	ldrb	r3, [r7, #23]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <Board1_isequal+0x222>
    p = true;
 80018d4:	2301      	movs	r3, #1
 80018d6:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 80018d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	371c      	adds	r7, #28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd90      	pop	{r4, r7, pc}
	...

080018e4 <Board1_Wait_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Decision(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 80018e8:	4802      	ldr	r0, [pc, #8]	@ (80018f4 <Board1_Wait_Decision+0x10>)
 80018ea:	f004 fb51 	bl	8005f90 <UART_Wait_Decision>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200002b4 	.word	0x200002b4

080018f8 <Global_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Global_Local_state_transmitted(void)
{
 80018f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018fc:	b0a3      	sub	sp, #140	@ 0x8c
 80018fe:	af1c      	add	r7, sp, #112	@ 0x70
  boolean_T b;
  b = Board1_isMTalkhigh();
 8001900:	f7ff fc72 	bl	80011e8 <Board1_isMTalkhigh>
 8001904:	4603      	mov	r3, r0
 8001906:	75fb      	strb	r3, [r7, #23]
  if (b) {
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d07d      	beq.n	8001a0a <Global_Local_state_transmitted+0x112>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 800190e:	4b5b      	ldr	r3, [pc, #364]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001910:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001914:	4b59      	ldr	r3, [pc, #356]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001916:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800191a:	4b58      	ldr	r3, [pc, #352]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 800191c:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 8001920:	4b56      	ldr	r3, [pc, #344]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001922:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 8001926:	4b55      	ldr	r3, [pc, #340]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001928:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 800192c:	4b53      	ldr	r3, [pc, #332]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 800192e:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 8001932:	4b52      	ldr	r3, [pc, #328]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001934:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 8001938:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 800193a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	4b4e      	ldr	r3, [pc, #312]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001942:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 8001946:	60ba      	str	r2, [r7, #8]
 8001948:	4b4c      	ldr	r3, [pc, #304]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 800194a:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 800194e:	6079      	str	r1, [r7, #4]
 8001950:	4b4a      	ldr	r3, [pc, #296]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001952:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001956:	4a49      	ldr	r2, [pc, #292]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001958:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 800195c:	4947      	ldr	r1, [pc, #284]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 800195e:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 8001962:	4846      	ldr	r0, [pc, #280]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001964:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 8001968:	901b      	str	r0, [sp, #108]	@ 0x6c
 800196a:	911a      	str	r1, [sp, #104]	@ 0x68
 800196c:	9219      	str	r2, [sp, #100]	@ 0x64
 800196e:	9318      	str	r3, [sp, #96]	@ 0x60
 8001970:	4b42      	ldr	r3, [pc, #264]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001972:	ad10      	add	r5, sp, #64	@ 0x40
 8001974:	f103 0410 	add.w	r4, r3, #16
 8001978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800197c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001980:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001984:	4b3d      	ldr	r3, [pc, #244]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001986:	ac0c      	add	r4, sp, #48	@ 0x30
 8001988:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800198a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	910b      	str	r1, [sp, #44]	@ 0x2c
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	920a      	str	r2, [sp, #40]	@ 0x28
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	9309      	str	r3, [sp, #36]	@ 0x24
 800199a:	9608      	str	r6, [sp, #32]
 800199c:	4b37      	ldr	r3, [pc, #220]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 800199e:	466d      	mov	r5, sp
 80019a0:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 80019a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019b0:	464b      	mov	r3, r9
 80019b2:	4642      	mov	r2, r8
 80019b4:	4671      	mov	r1, lr
 80019b6:	4660      	mov	r0, ip
 80019b8:	eef0 0a47 	vmov.f32	s1, s14
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	f7ff fe79 	bl	80016b6 <Board1_isequal>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00e      	beq.n	80019e8 <Global_Local_state_transmitted+0xf0>
                       Board1_DW.receivedGlobalStatePacket.global_state.mov_obs,
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.limit_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80019ca:	4b2c      	ldr	r3, [pc, #176]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 80019cc:	2206      	movs	r2, #6
 80019ce:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Decision();
 80019d2:	f7ff ff87 	bl	80018e4 <Board1_Wait_Decision>
      Board1_resetSTalk();
 80019d6:	f7ff fc01 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80019da:	f7ff fbd8 	bl	800118e <Board1_Get_Timestamp>
 80019de:	4603      	mov	r3, r0
 80019e0:	4a26      	ldr	r2, [pc, #152]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 80019e2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80019e6:	e043      	b.n	8001a70 <Global_Local_state_transmitted+0x178>
      Board1_exit_internal_Normal();
 80019e8:	f7ff fc8a 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80019ec:	f7ff fbbd 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Single_Board;
 80019f0:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 80019f2:	2203      	movs	r2, #3
 80019f4:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_resetSTalk();
 80019f8:	f7ff fbf0 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
      Board1_stop_motors();
 8001a04:	f7ff fbfe 	bl	8001204 <Board1_stop_motors>
}
 8001a08:	e032      	b.n	8001a70 <Global_Local_state_transmitted+0x178>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8001a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a0c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a10:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fb9a 	bl	800114e <Board1_Check_Timeout_Us>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	75fb      	strb	r3, [r7, #23]
    if (b) {
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d025      	beq.n	8001a70 <Global_Local_state_transmitted+0x178>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8001a24:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a26:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d110      	bne.n	8001a50 <Global_Local_state_transmitted+0x158>
        Board1_DW.retransmitted = 1U;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 8001a36:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a38:	220c      	movs	r2, #12
 8001a3a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Global_State();
 8001a3e:	f7ff fe19 	bl	8001674 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001a42:	f7ff fba4 	bl	800118e <Board1_Get_Timestamp>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4a0c      	ldr	r2, [pc, #48]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a4a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001a4e:	e00f      	b.n	8001a70 <Global_Local_state_transmitted+0x178>
        Board1_stop_motors();
 8001a50:	f7ff fbd8 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8001a54:	f7ff fc54 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001a58:	f7ff fb87 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8001a5c:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8001a64:	f7ff fb87 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001a68:	4b04      	ldr	r3, [pc, #16]	@ (8001a7c <Global_Local_state_transmitted+0x184>)
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8001a70:	bf00      	nop
 8001a72:	371c      	adds	r7, #28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000248 	.word	0x20000248

08001a80 <Board1_Send_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Local_State(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board1_DW.state);
 8001a84:	4802      	ldr	r0, [pc, #8]	@ (8001a90 <Board1_Send_Local_State+0x10>)
 8001a86:	f004 f9bf 	bl	8005e08 <UART_Send_Local_State>
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000030c 	.word	0x2000030c

08001a94 <Board1_Wait_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Global_State(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <Board1_Wait_Global_State+0x10>)
 8001a9a:	f004 fa67 	bl	8005f6c <UART_Wait_GlobalState>
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000248 	.word	0x20000248

08001aa8 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board1_DW.receivedDecisionPacket);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <Board_Verify_Decision_Integrity+0x10>)
 8001aae:	f004 fb09 	bl	80060c4 <CRC_Check_Decision>
 8001ab2:	4603      	mov	r3, r0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200002b4 	.word	0x200002b4

08001abc <Board1_Critical_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 8001ac0:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <Board1_Critical_Voltage+0x28>)
 8001ac2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ac6:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001aca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad2:	bf94      	ite	ls
 8001ad4:	2301      	movls	r3, #1
 8001ad6:	2300      	movhi	r3, #0
 8001ad8:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	20000248 	.word	0x20000248

08001ae8 <Board1_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Stationary(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA == 0);
 8001aee:	4b23      	ldr	r3, [pc, #140]	@ (8001b7c <Board1_Is_Rover_Stationary+0x94>)
 8001af0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	bf0c      	ite	eq
 8001af8:	2301      	moveq	r3, #1
 8001afa:	2300      	movne	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB == 0);
 8001b00:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <Board1_Is_Rover_Stationary+0x94>)
 8001b02:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	bf0c      	ite	eq
 8001b0a:	2301      	moveq	r3, #1
 8001b0c:	2300      	movne	r3, #0
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA == 0);
 8001b12:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <Board1_Is_Rover_Stationary+0x94>)
 8001b14:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	bf0c      	ite	eq
 8001b1c:	2301      	moveq	r3, #1
 8001b1e:	2300      	movne	r3, #0
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB == 0);
 8001b24:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <Board1_Is_Rover_Stationary+0x94>)
 8001b26:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	bf0c      	ite	eq
 8001b2e:	2301      	moveq	r3, #1
 8001b30:	2300      	movne	r3, #0
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001b36:	2301      	movs	r3, #1
 8001b38:	72bb      	strb	r3, [r7, #10]
  k = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8001b42:	e00d      	b.n	8001b60 <Board1_Is_Rover_Stationary+0x78>
    if (!x[k]) {
 8001b44:	1d3a      	adds	r2, r7, #4
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4413      	add	r3, r2
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d104      	bne.n	8001b5a <Board1_Is_Rover_Stationary+0x72>
      y = false;
 8001b50:	2300      	movs	r3, #0
 8001b52:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8001b54:	2301      	movs	r3, #1
 8001b56:	72fb      	strb	r3, [r7, #11]
 8001b58:	e002      	b.n	8001b60 <Board1_Is_Rover_Stationary+0x78>
    } else {
      k++;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8001b60:	7afb      	ldrb	r3, [r7, #11]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d102      	bne.n	8001b6c <Board1_Is_Rover_Stationary+0x84>
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b03      	cmp	r3, #3
 8001b6a:	ddeb      	ble.n	8001b44 <Board1_Is_Rover_Stationary+0x5c>
    }
  }

  return y;
 8001b6c:	7abb      	ldrb	r3, [r7, #10]
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000248 	.word	0x20000248

08001b80 <Board1_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_B_Pressed(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <Board1_Emergency_B_Pressed+0x38>)
 8001b86:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button4 &&
 8001b8a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10b      	bne.n	8001baa <Board1_Emergency_B_Pressed+0x2a>
 8001b92:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <Board1_Emergency_B_Pressed+0x38>)
 8001b94:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d006      	beq.n	8001baa <Board1_Emergency_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <Board1_Emergency_B_Pressed+0x38>)
 8001b9e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button4 &&
 8001ba2:	2b05      	cmp	r3, #5
 8001ba4:	d901      	bls.n	8001baa <Board1_Emergency_B_Pressed+0x2a>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <Board1_Emergency_B_Pressed+0x2c>
 8001baa:	2300      	movs	r3, #0
 8001bac:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	20000248 	.word	0x20000248

08001bbc <Board1_Turn_Left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Left(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bec <Board1_Turn_Left+0x30>)
 8001bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf0 <Board1_Turn_Left+0x34>)
 8001bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <Board1_Turn_Left+0x30>)
 8001bca:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf4 <Board1_Turn_Left+0x38>)
 8001bcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <Board1_Turn_Left+0x30>)
 8001bd2:	4a07      	ldr	r2, [pc, #28]	@ (8001bf0 <Board1_Turn_Left+0x34>)
 8001bd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001bd8:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <Board1_Turn_Left+0x30>)
 8001bda:	4a06      	ldr	r2, [pc, #24]	@ (8001bf4 <Board1_Turn_Left+0x38>)
 8001bdc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000248 	.word	0x20000248
 8001bf0:	c1a00000 	.word	0xc1a00000
 8001bf4:	41a00000 	.word	0x41a00000

08001bf8 <Board1_Turn_Right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Right(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <Board1_Turn_Right+0x30>)
 8001bfe:	4a0b      	ldr	r2, [pc, #44]	@ (8001c2c <Board1_Turn_Right+0x34>)
 8001c00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001c04:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <Board1_Turn_Right+0x30>)
 8001c06:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <Board1_Turn_Right+0x38>)
 8001c08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001c0c:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <Board1_Turn_Right+0x30>)
 8001c0e:	4a07      	ldr	r2, [pc, #28]	@ (8001c2c <Board1_Turn_Right+0x34>)
 8001c10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <Board1_Turn_Right+0x30>)
 8001c16:	4a06      	ldr	r2, [pc, #24]	@ (8001c30 <Board1_Turn_Right+0x38>)
 8001c18:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000248 	.word	0x20000248
 8001c2c:	41a00000 	.word	0x41a00000
 8001c30:	c1a00000 	.word	0xc1a00000

08001c34 <Board1_Update_Angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Angle(real32_T yaw)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001c3e:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <Board1_Update_Angle+0x4c>)
 8001c40:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001c44:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <Board1_Update_Angle+0x4c>)
 8001c46:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001c4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c52:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001c56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c5a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c84 <Board1_Update_Angle+0x50>
 8001c5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c66:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <Board1_Update_Angle+0x4c>)
 8001c68:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board1_DW.prevYaw = yaw;
 8001c6c:	4a04      	ldr	r2, [pc, #16]	@ (8001c80 <Board1_Update_Angle+0x4c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	20000248 	.word	0x20000248
 8001c84:	3d75c28f 	.word	0x3d75c28f

08001c88 <Board1_Stop_Motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_Motors(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <Board1_Stop_Motors+0x38>)
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001c96:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <Board1_Stop_Motors+0x38>)
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001ca0:	4b07      	ldr	r3, [pc, #28]	@ (8001cc0 <Board1_Stop_Motors+0x38>)
 8001ca2:	f04f 0200 	mov.w	r2, #0
 8001ca6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001caa:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <Board1_Stop_Motors+0x38>)
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	20000248 	.word	0x20000248

08001cc4 <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001cca:	f7ff ff59 	bl	8001b80 <Board1_Emergency_B_Pressed>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d012      	beq.n	8001cfe <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001cd8:	4b78      	ldr	r3, [pc, #480]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001ce0:	4b76      	ldr	r3, [pc, #472]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001ce8:	4b74      	ldr	r3, [pc, #464]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 8001cf0:	f7ff ffca 	bl	8001c88 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001cf4:	4b71      	ldr	r3, [pc, #452]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001cfc:	e0da      	b.n	8001eb4 <Board1_Emergency_sonar_routine+0x1f0>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001cfe:	4b6f      	ldr	r3, [pc, #444]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d00:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8001d04:	3b01      	subs	r3, #1
 8001d06:	2b04      	cmp	r3, #4
 8001d08:	f200 80d4 	bhi.w	8001eb4 <Board1_Emergency_sonar_routine+0x1f0>
 8001d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d14 <Board1_Emergency_sonar_routine+0x50>)
 8001d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d12:	bf00      	nop
 8001d14:	08001d29 	.word	0x08001d29
 8001d18:	08001d9f 	.word	0x08001d9f
 8001d1c:	08001db1 	.word	0x08001db1
 8001d20:	08001dc3 	.word	0x08001dc3
 8001d24:	08001e37 	.word	0x08001e37
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001d28:	4b64      	ldr	r3, [pc, #400]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d2a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d2e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d104      	bne.n	8001d40 <Board1_Emergency_sonar_routine+0x7c>
        b = Board1_Is_Rover_Stationary();
 8001d36:	f7ff fed7 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	71fb      	strb	r3, [r7, #7]
 8001d3e:	e001      	b.n	8001d44 <Board1_Emergency_sonar_routine+0x80>
        b = false;
 8001d40:	2300      	movs	r3, #0
 8001d42:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 80af 	beq.w	8001eaa <Board1_Emergency_sonar_routine+0x1e6>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_IMM_DISTANCE) {
 8001d4c:	4b5b      	ldr	r3, [pc, #364]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d4e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001d52:	2b46      	cmp	r3, #70	@ 0x46
 8001d54:	d90a      	bls.n	8001d6c <Board1_Emergency_sonar_routine+0xa8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001d56:	4b59      	ldr	r3, [pc, #356]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d58:	2205      	movs	r2, #5
 8001d5a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Right();
 8001d5e:	f7ff ff4b 	bl	8001bf8 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001d62:	4b56      	ldr	r3, [pc, #344]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d6a:	e09e      	b.n	8001eaa <Board1_Emergency_sonar_routine+0x1e6>
        } else if (Board1_DW.global_state.stateB2.sonar1 > Board1_IMM_DISTANCE)
 8001d6c:	4b53      	ldr	r3, [pc, #332]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d6e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001d72:	2b46      	cmp	r3, #70	@ 0x46
 8001d74:	d90a      	bls.n	8001d8c <Board1_Emergency_sonar_routine+0xc8>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001d76:	4b51      	ldr	r3, [pc, #324]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d78:	2204      	movs	r2, #4
 8001d7a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Left();
 8001d7e:	f7ff ff1d 	bl	8001bbc <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001d82:	4b4e      	ldr	r3, [pc, #312]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d8a:	e08e      	b.n	8001eaa <Board1_Emergency_sonar_routine+0x1e6>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001d94:	4b49      	ldr	r3, [pc, #292]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001d96:	2208      	movs	r2, #8
 8001d98:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001d9c:	e085      	b.n	8001eaa <Board1_Emergency_sonar_routine+0x1e6>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d9e:	4b47      	ldr	r3, [pc, #284]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001da6:	4b45      	ldr	r3, [pc, #276]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001da8:	2208      	movs	r2, #8
 8001daa:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001dae:	e081      	b.n	8001eb4 <Board1_Emergency_sonar_routine+0x1f0>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001db0:	4b42      	ldr	r3, [pc, #264]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001db8:	4b40      	ldr	r3, [pc, #256]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dba:	2208      	movs	r2, #8
 8001dbc:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      break;
 8001dc0:	e078      	b.n	8001eb4 <Board1_Emergency_sonar_routine+0x1f0>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dc4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001dc8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d16e      	bne.n	8001eae <Board1_Emergency_sonar_routine+0x1ea>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001dd0:	4b3a      	ldr	r3, [pc, #232]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001dd2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dda:	f7ff ff2b 	bl	8001c34 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001dde:	4b37      	ldr	r3, [pc, #220]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001de0:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001de4:	eef0 7ae7 	vabs.f32	s15, s15
 8001de8:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001ec0 <Board1_Emergency_sonar_routine+0x1fc>
 8001dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	db14      	blt.n	8001e20 <Board1_Emergency_sonar_routine+0x15c>
          Board1_DW.angle = 0.0F;
 8001df6:	4b31      	ldr	r3, [pc, #196]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001e00:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8001e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Stop_Motors();
 8001e12:	f7ff ff39 	bl	8001c88 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001e16:	4b29      	ldr	r3, [pc, #164]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e1e:	e046      	b.n	8001eae <Board1_Emergency_sonar_routine+0x1ea>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001e20:	4b26      	ldr	r3, [pc, #152]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e22:	2204      	movs	r2, #4
 8001e24:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Left();
 8001e28:	f7ff fec8 	bl	8001bbc <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001e2c:	4b23      	ldr	r3, [pc, #140]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e34:	e03b      	b.n	8001eae <Board1_Emergency_sonar_routine+0x1ea>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001e36:	4b21      	ldr	r3, [pc, #132]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e3c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d136      	bne.n	8001eb2 <Board1_Emergency_sonar_routine+0x1ee>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001e44:	4b1d      	ldr	r3, [pc, #116]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e46:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e4e:	f7ff fef1 	bl	8001c34 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001e52:	4b1a      	ldr	r3, [pc, #104]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e54:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001e58:	eef0 7ae7 	vabs.f32	s15, s15
 8001e5c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001ec0 <Board1_Emergency_sonar_routine+0x1fc>
 8001e60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e68:	db14      	blt.n	8001e94 <Board1_Emergency_sonar_routine+0x1d0>
          Board1_DW.angle = 0.0F;
 8001e6a:	4b14      	ldr	r3, [pc, #80]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001e74:	4b11      	ldr	r3, [pc, #68]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e80:	2203      	movs	r2, #3
 8001e82:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Stop_Motors();
 8001e86:	f7ff feff 	bl	8001c88 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e92:	e00e      	b.n	8001eb2 <Board1_Emergency_sonar_routine+0x1ee>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001e94:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001e96:	2205      	movs	r2, #5
 8001e98:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
          Board1_Turn_Right();
 8001e9c:	f7ff feac 	bl	8001bf8 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <Board1_Emergency_sonar_routine+0x1f8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001ea8:	e003      	b.n	8001eb2 <Board1_Emergency_sonar_routine+0x1ee>
      break;
 8001eaa:	bf00      	nop
 8001eac:	e002      	b.n	8001eb4 <Board1_Emergency_sonar_routine+0x1f0>
      break;
 8001eae:	bf00      	nop
 8001eb0:	e000      	b.n	8001eb4 <Board1_Emergency_sonar_routine+0x1f0>
      break;
 8001eb2:	bf00      	nop
}
 8001eb4:	bf00      	nop
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000248 	.word	0x20000248
 8001ec0:	42340000 	.word	0x42340000

08001ec4 <Board1_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_B_Pressed(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <Board1_Stop_B_Pressed+0x38>)
 8001eca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button3 &&
 8001ece:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d10b      	bne.n	8001eee <Board1_Stop_B_Pressed+0x2a>
 8001ed6:	4b09      	ldr	r3, [pc, #36]	@ (8001efc <Board1_Stop_B_Pressed+0x38>)
 8001ed8:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d006      	beq.n	8001eee <Board1_Stop_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001ee0:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <Board1_Stop_B_Pressed+0x38>)
 8001ee2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button3 &&
 8001ee6:	2b05      	cmp	r3, #5
 8001ee8:	d901      	bls.n	8001eee <Board1_Stop_B_Pressed+0x2a>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <Board1_Stop_B_Pressed+0x2c>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	20000248 	.word	0x20000248

08001f00 <Board1_Near_Obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Near_Obstacle(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <Board1_Near_Obstacle+0x4c>)
 8001f06:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f0a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d115      	bne.n	8001f3e <Board1_Near_Obstacle+0x3e>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8001f12:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <Board1_Near_Obstacle+0x4c>)
 8001f14:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001f18:	2b46      	cmp	r3, #70	@ 0x46
 8001f1a:	d909      	bls.n	8001f30 <Board1_Near_Obstacle+0x30>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <Board1_Near_Obstacle+0x4c>)
 8001f1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8001f22:	2b46      	cmp	r3, #70	@ 0x46
 8001f24:	d904      	bls.n	8001f30 <Board1_Near_Obstacle+0x30>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <Board1_Near_Obstacle+0x4c>)
 8001f28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 8001f2c:	2b46      	cmp	r3, #70	@ 0x46
 8001f2e:	d806      	bhi.n	8001f3e <Board1_Near_Obstacle+0x3e>
    Board1_DW.global_state.obs_detection;
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <Board1_Near_Obstacle+0x4c>)
 8001f32:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE)) &&
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <Board1_Near_Obstacle+0x3e>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <Board1_Near_Obstacle+0x40>
 8001f3e:	2300      	movs	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	20000248 	.word	0x20000248

08001f50 <Moving_obstacle_from_left_routi>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_left_routi(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001f56:	f7ff fe13 	bl	8001b80 <Board1_Emergency_B_Pressed>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d012      	beq.n	8001f8a <Moving_obstacle_from_left_routi+0x3a>
    Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001f64:	4b61      	ldr	r3, [pc, #388]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8001f6c:	4b5f      	ldr	r3, [pc, #380]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001f6e:	2202      	movs	r2, #2
 8001f70:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001f74:	4b5d      	ldr	r3, [pc, #372]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 8001f7c:	f7ff fe84 	bl	8001c88 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001f80:	4b5a      	ldr	r3, [pc, #360]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001f82:	2202      	movs	r2, #2
 8001f84:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8001f88:	e0ac      	b.n	80020e4 <Moving_obstacle_from_left_routi+0x194>
    b = Board1_Stop_B_Pressed();
 8001f8a:	f7ff ff9b 	bl	8001ec4 <Board1_Stop_B_Pressed>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d012      	beq.n	8001fbe <Moving_obstacle_from_left_routi+0x6e>
      Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001f98:	4b54      	ldr	r3, [pc, #336]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
      Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8001fa0:	4b52      	ldr	r3, [pc, #328]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001fa2:	220a      	movs	r2, #10
 8001fa4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8001fa8:	4b50      	ldr	r3, [pc, #320]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board1_Stop_Motors();
 8001fb0:	f7ff fe6a 	bl	8001c88 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8001fb4:	4b4d      	ldr	r3, [pc, #308]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8001fbc:	e092      	b.n	80020e4 <Moving_obstacle_from_left_routi+0x194>
      switch (Board1_DW.is_Moving_obstacle_from_left_ro) {
 8001fbe:	4b4b      	ldr	r3, [pc, #300]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001fc0:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d050      	beq.n	800206a <Moving_obstacle_from_left_routi+0x11a>
 8001fc8:	2b03      	cmp	r3, #3
 8001fca:	f300 808b 	bgt.w	80020e4 <Moving_obstacle_from_left_routi+0x194>
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d002      	beq.n	8001fd8 <Moving_obstacle_from_left_routi+0x88>
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d009      	beq.n	8001fea <Moving_obstacle_from_left_routi+0x9a>
}
 8001fd6:	e085      	b.n	80020e4 <Moving_obstacle_from_left_routi+0x194>
        Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8001fd8:	4b44      	ldr	r3, [pc, #272]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
        Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8001fe0:	4b42      	ldr	r3, [pc, #264]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001fe2:	2208      	movs	r2, #8
 8001fe4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8001fe8:	e07c      	b.n	80020e4 <Moving_obstacle_from_left_routi+0x194>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001fea:	4b40      	ldr	r3, [pc, #256]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8001fec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001ff0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d104      	bne.n	8002002 <Moving_obstacle_from_left_routi+0xb2>
          b = Board1_Is_Rover_Stationary();
 8001ff8:	f7ff fd76 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	71fb      	strb	r3, [r7, #7]
 8002000:	e001      	b.n	8002006 <Moving_obstacle_from_left_routi+0xb6>
          b = false;
 8002002:	2300      	movs	r3, #0
 8002004:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00a      	beq.n	8002022 <Moving_obstacle_from_left_routi+0xd2>
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_h;
 800200c:	4b37      	ldr	r3, [pc, #220]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 800200e:	2203      	movs	r2, #3
 8002010:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_Turn_Left();
 8002014:	f7ff fdd2 	bl	8001bbc <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8002018:	4b34      	ldr	r3, [pc, #208]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002020:	e05d      	b.n	80020de <Moving_obstacle_from_left_routi+0x18e>
          b = Board1_Near_Obstacle();
 8002022:	f7ff ff6d 	bl	8001f00 <Board1_Near_Obstacle>
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d056      	beq.n	80020de <Moving_obstacle_from_left_routi+0x18e>
            Board1_DW.is_Moving_obstacle_from_left_ro =
 8002030:	4b2e      	ldr	r3, [pc, #184]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002038:	4b2c      	ldr	r3, [pc, #176]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 800203a:	2203      	movs	r2, #3
 800203c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002040:	4b2a      	ldr	r3, [pc, #168]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 800204a:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 800204c:	f04f 0200 	mov.w	r2, #0
 8002050:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002054:	4b25      	ldr	r3, [pc, #148]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_Stop_Motors();
 800205c:	f7ff fe14 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002060:	4b22      	ldr	r3, [pc, #136]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8002062:	2202      	movs	r2, #2
 8002064:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002068:	e039      	b.n	80020de <Moving_obstacle_from_left_routi+0x18e>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800206a:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 800206c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002070:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002074:	4293      	cmp	r3, r2
 8002076:	d134      	bne.n	80020e2 <Moving_obstacle_from_left_routi+0x192>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002078:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 800207a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800207e:	eeb0 0a67 	vmov.f32	s0, s15
 8002082:	f7ff fdd7 	bl	8001c34 <Board1_Update_Angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8002086:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 8002088:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 800208c:	eef0 7ae7 	vabs.f32	s15, s15
 8002090:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80020f0 <Moving_obstacle_from_left_routi+0x1a0>
 8002094:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209c:	db14      	blt.n	80020c8 <Moving_obstacle_from_left_routi+0x178>
            Board1_DW.angle = 0.0F;
 800209e:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 80020a0:	f04f 0200 	mov.w	r2, #0
 80020a4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 80020a8:	4b10      	ldr	r3, [pc, #64]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 80020aa:	f04f 0200 	mov.w	r2, #0
 80020ae:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Moving_obstacle_from_left_ro =
 80020b2:	4b0e      	ldr	r3, [pc, #56]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_Stop_Motors();
 80020ba:	f7ff fde5 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 80020be:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020c6:	e00c      	b.n	80020e2 <Moving_obstacle_from_left_routi+0x192>
            Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_h;
 80020c8:	4b08      	ldr	r3, [pc, #32]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 80020ca:	2203      	movs	r2, #3
 80020cc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
            Board1_Turn_Left();
 80020d0:	f7ff fd74 	bl	8001bbc <Board1_Turn_Left>
            Board1_DW.decision.brk_mode = NONE;
 80020d4:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <Moving_obstacle_from_left_routi+0x19c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80020dc:	e001      	b.n	80020e2 <Moving_obstacle_from_left_routi+0x192>
        break;
 80020de:	bf00      	nop
 80020e0:	e000      	b.n	80020e4 <Moving_obstacle_from_left_routi+0x194>
        break;
 80020e2:	bf00      	nop
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000248 	.word	0x20000248
 80020f0:	42340000 	.word	0x42340000

080020f4 <Moving_obstacle_from_right_rout>:

/* Function for Chart: '<Root>/Board1' */
static void Moving_obstacle_from_right_rout(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 80020fa:	f7ff fd41 	bl	8001b80 <Board1_Emergency_B_Pressed>
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d012      	beq.n	800212e <Moving_obstacle_from_right_rout+0x3a>
    Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002108:	4b61      	ldr	r3, [pc, #388]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002110:	4b5f      	ldr	r3, [pc, #380]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002112:	2202      	movs	r2, #2
 8002114:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002118:	4b5d      	ldr	r3, [pc, #372]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 8002120:	f7ff fdb2 	bl	8001c88 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002124:	4b5a      	ldr	r3, [pc, #360]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002126:	2202      	movs	r2, #2
 8002128:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 800212c:	e0ac      	b.n	8002288 <Moving_obstacle_from_right_rout+0x194>
    b = Board1_Stop_B_Pressed();
 800212e:	f7ff fec9 	bl	8001ec4 <Board1_Stop_B_Pressed>
 8002132:	4603      	mov	r3, r0
 8002134:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d012      	beq.n	8002162 <Moving_obstacle_from_right_rout+0x6e>
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 800213c:	4b54      	ldr	r3, [pc, #336]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800213e:	2200      	movs	r2, #0
 8002140:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
      Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8002144:	4b52      	ldr	r3, [pc, #328]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002146:	220a      	movs	r2, #10
 8002148:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 800214c:	4b50      	ldr	r3, [pc, #320]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      Board1_Stop_Motors();
 8002154:	f7ff fd98 	bl	8001c88 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002158:	4b4d      	ldr	r3, [pc, #308]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002160:	e092      	b.n	8002288 <Moving_obstacle_from_right_rout+0x194>
      switch (Board1_DW.is_Moving_obstacle_from_right_r) {
 8002162:	4b4b      	ldr	r3, [pc, #300]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002164:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002168:	2b03      	cmp	r3, #3
 800216a:	d050      	beq.n	800220e <Moving_obstacle_from_right_rout+0x11a>
 800216c:	2b03      	cmp	r3, #3
 800216e:	f300 808b 	bgt.w	8002288 <Moving_obstacle_from_right_rout+0x194>
 8002172:	2b01      	cmp	r3, #1
 8002174:	d002      	beq.n	800217c <Moving_obstacle_from_right_rout+0x88>
 8002176:	2b02      	cmp	r3, #2
 8002178:	d009      	beq.n	800218e <Moving_obstacle_from_right_rout+0x9a>
}
 800217a:	e085      	b.n	8002288 <Moving_obstacle_from_right_rout+0x194>
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 800217c:	4b44      	ldr	r3, [pc, #272]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800217e:	2200      	movs	r2, #0
 8002180:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002184:	4b42      	ldr	r3, [pc, #264]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002186:	2208      	movs	r2, #8
 8002188:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 800218c:	e07c      	b.n	8002288 <Moving_obstacle_from_right_rout+0x194>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800218e:	4b40      	ldr	r3, [pc, #256]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002190:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002194:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002198:	4293      	cmp	r3, r2
 800219a:	d104      	bne.n	80021a6 <Moving_obstacle_from_right_rout+0xb2>
          b = Board1_Is_Rover_Stationary();
 800219c:	f7ff fca4 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 80021a0:	4603      	mov	r3, r0
 80021a2:	71fb      	strb	r3, [r7, #7]
 80021a4:	e001      	b.n	80021aa <Moving_obstacle_from_right_rout+0xb6>
          b = false;
 80021a6:	2300      	movs	r3, #0
 80021a8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <Moving_obstacle_from_right_rout+0xd2>
          Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 80021b0:	4b37      	ldr	r3, [pc, #220]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021b2:	2203      	movs	r2, #3
 80021b4:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
          Board1_Turn_Right();
 80021b8:	f7ff fd1e 	bl	8001bf8 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 80021bc:	4b34      	ldr	r3, [pc, #208]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 80021c4:	e05d      	b.n	8002282 <Moving_obstacle_from_right_rout+0x18e>
          b = Board1_Near_Obstacle();
 80021c6:	f7ff fe9b 	bl	8001f00 <Board1_Near_Obstacle>
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d056      	beq.n	8002282 <Moving_obstacle_from_right_rout+0x18e>
            Board1_DW.is_Moving_obstacle_from_right_r =
 80021d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80021dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021de:	2203      	movs	r2, #3
 80021e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 80021e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021e6:	f04f 0200 	mov.w	r2, #0
 80021ea:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 80021ee:	4b28      	ldr	r3, [pc, #160]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021f0:	f04f 0200 	mov.w	r2, #0
 80021f4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 80021f8:	4b25      	ldr	r3, [pc, #148]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_Stop_Motors();
 8002200:	f7ff fd42 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002204:	4b22      	ldr	r3, [pc, #136]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002206:	2202      	movs	r2, #2
 8002208:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800220c:	e039      	b.n	8002282 <Moving_obstacle_from_right_rout+0x18e>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 800220e:	4b20      	ldr	r3, [pc, #128]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002210:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002214:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002218:	4293      	cmp	r3, r2
 800221a:	d134      	bne.n	8002286 <Moving_obstacle_from_right_rout+0x192>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 800221c:	4b1c      	ldr	r3, [pc, #112]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800221e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002222:	eeb0 0a67 	vmov.f32	s0, s15
 8002226:	f7ff fd05 	bl	8001c34 <Board1_Update_Angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 800222a:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800222c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002230:	eef0 7ae7 	vabs.f32	s15, s15
 8002234:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002294 <Moving_obstacle_from_right_rout+0x1a0>
 8002238:	eef4 7ac7 	vcmpe.f32	s15, s14
 800223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002240:	db14      	blt.n	800226c <Moving_obstacle_from_right_rout+0x178>
            Board1_DW.angle = 0.0F;
 8002242:	4b13      	ldr	r3, [pc, #76]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 800224c:	4b10      	ldr	r3, [pc, #64]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Moving_obstacle_from_right_r =
 8002256:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002258:	2201      	movs	r2, #1
 800225a:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_Stop_Motors();
 800225e:	f7ff fd13 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 8002262:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800226a:	e00c      	b.n	8002286 <Moving_obstacle_from_right_rout+0x192>
            Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_m;
 800226c:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800226e:	2203      	movs	r2, #3
 8002270:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
            Board1_Turn_Right();
 8002274:	f7ff fcc0 	bl	8001bf8 <Board1_Turn_Right>
            Board1_DW.decision.brk_mode = NONE;
 8002278:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <Moving_obstacle_from_right_rout+0x19c>)
 800227a:	2200      	movs	r2, #0
 800227c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002280:	e001      	b.n	8002286 <Moving_obstacle_from_right_rout+0x192>
        break;
 8002282:	bf00      	nop
 8002284:	e000      	b.n	8002288 <Moving_obstacle_from_right_rout+0x194>
        break;
 8002286:	bf00      	nop
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000248 	.word	0x20000248
 8002294:	42340000 	.word	0x42340000

08002298 <Board1_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Moving_Forward(void)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > 0);
 800229e:	4b23      	ldr	r3, [pc, #140]	@ (800232c <Board1_Is_Rover_Moving_Forward+0x94>)
 80022a0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	bfcc      	ite	gt
 80022a8:	2301      	movgt	r3, #1
 80022aa:	2300      	movle	r3, #0
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > 0);
 80022b0:	4b1e      	ldr	r3, [pc, #120]	@ (800232c <Board1_Is_Rover_Moving_Forward+0x94>)
 80022b2:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	bfcc      	ite	gt
 80022ba:	2301      	movgt	r3, #1
 80022bc:	2300      	movle	r3, #0
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > 0);
 80022c2:	4b1a      	ldr	r3, [pc, #104]	@ (800232c <Board1_Is_Rover_Moving_Forward+0x94>)
 80022c4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	bfcc      	ite	gt
 80022cc:	2301      	movgt	r3, #1
 80022ce:	2300      	movle	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > 0);
 80022d4:	4b15      	ldr	r3, [pc, #84]	@ (800232c <Board1_Is_Rover_Moving_Forward+0x94>)
 80022d6:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 80022da:	2b00      	cmp	r3, #0
 80022dc:	bfcc      	ite	gt
 80022de:	2301      	movgt	r3, #1
 80022e0:	2300      	movle	r3, #0
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	71fb      	strb	r3, [r7, #7]
  y = true;
 80022e6:	2301      	movs	r3, #1
 80022e8:	72bb      	strb	r3, [r7, #10]
  k = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 80022ee:	2300      	movs	r3, #0
 80022f0:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 80022f2:	e00d      	b.n	8002310 <Board1_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 80022f4:	1d3a      	adds	r2, r7, #4
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4413      	add	r3, r2
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d104      	bne.n	800230a <Board1_Is_Rover_Moving_Forward+0x72>
      y = false;
 8002300:	2300      	movs	r3, #0
 8002302:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8002304:	2301      	movs	r3, #1
 8002306:	72fb      	strb	r3, [r7, #11]
 8002308:	e002      	b.n	8002310 <Board1_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	3301      	adds	r3, #1
 800230e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8002310:	7afb      	ldrb	r3, [r7, #11]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d102      	bne.n	800231c <Board1_Is_Rover_Moving_Forward+0x84>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2b03      	cmp	r3, #3
 800231a:	ddeb      	ble.n	80022f4 <Board1_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 800231c:	7abb      	ldrb	r3, [r7, #10]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	20000248 	.word	0x20000248

08002330 <Board1_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_S_Routine(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002336:	4b11      	ldr	r3, [pc, #68]	@ (800237c <Board1_Emergency_S_Routine+0x4c>)
 8002338:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800233c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002340:	4293      	cmp	r3, r2
 8002342:	d113      	bne.n	800236c <Board1_Emergency_S_Routine+0x3c>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8002344:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <Board1_Emergency_S_Routine+0x4c>)
 8002346:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800234a:	2b46      	cmp	r3, #70	@ 0x46
 800234c:	d909      	bls.n	8002362 <Board1_Emergency_S_Routine+0x32>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 800234e:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <Board1_Emergency_S_Routine+0x4c>)
 8002350:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_IMM_DISTANCE) ||
 8002354:	2b46      	cmp	r3, #70	@ 0x46
 8002356:	d904      	bls.n	8002362 <Board1_Emergency_S_Routine+0x32>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_IMM_DISTANCE))) {
 8002358:	4b08      	ldr	r3, [pc, #32]	@ (800237c <Board1_Emergency_S_Routine+0x4c>)
 800235a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_IMM_DISTANCE) ||
 800235e:	2b46      	cmp	r3, #70	@ 0x46
 8002360:	d804      	bhi.n	800236c <Board1_Emergency_S_Routine+0x3c>
    y = Board1_Is_Rover_Moving_Forward();
 8002362:	f7ff ff99 	bl	8002298 <Board1_Is_Rover_Moving_Forward>
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
 800236a:	e001      	b.n	8002370 <Board1_Emergency_S_Routine+0x40>
  } else {
    y = false;
 800236c:	2300      	movs	r3, #0
 800236e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002370:	79fb      	ldrb	r3, [r7, #7]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000248 	.word	0x20000248

08002380 <Board1_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_R_Routine(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002386:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <Board1_Mov_Obs_R_Routine+0x4c>)
 8002388:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800238c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002390:	4293      	cmp	r3, r2
 8002392:	d113      	bne.n	80023bc <Board1_Mov_Obs_R_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002394:	4b0d      	ldr	r3, [pc, #52]	@ (80023cc <Board1_Mov_Obs_R_Routine+0x4c>)
 8002396:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 800239a:	2b02      	cmp	r3, #2
 800239c:	d10e      	bne.n	80023bc <Board1_Mov_Obs_R_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800239e:	f7ff ff7b 	bl	8002298 <Board1_Is_Rover_Moving_Forward>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d006      	beq.n	80023b6 <Board1_Mov_Obs_R_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 80023a8:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <Board1_Mov_Obs_R_Routine+0x4c>)
 80023aa:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <Board1_Mov_Obs_R_Routine+0x36>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <Board1_Mov_Obs_R_Routine+0x38>
 80023b6:	2300      	movs	r3, #0
 80023b8:	71fb      	strb	r3, [r7, #7]
 80023ba:	e001      	b.n	80023c0 <Board1_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 80023bc:	2300      	movs	r3, #0
 80023be:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80023c0:	79fb      	ldrb	r3, [r7, #7]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000248 	.word	0x20000248

080023d0 <Board1_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_L_Routine(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80023d6:	4b11      	ldr	r3, [pc, #68]	@ (800241c <Board1_Mov_Obs_L_Routine+0x4c>)
 80023d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80023dc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d113      	bne.n	800240c <Board1_Mov_Obs_L_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 80023e4:	4b0d      	ldr	r3, [pc, #52]	@ (800241c <Board1_Mov_Obs_L_Routine+0x4c>)
 80023e6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d10e      	bne.n	800240c <Board1_Mov_Obs_L_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 80023ee:	f7ff ff53 	bl	8002298 <Board1_Is_Rover_Moving_Forward>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d006      	beq.n	8002406 <Board1_Mov_Obs_L_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 80023f8:	4b08      	ldr	r3, [pc, #32]	@ (800241c <Board1_Mov_Obs_L_Routine+0x4c>)
 80023fa:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <Board1_Mov_Obs_L_Routine+0x36>
 8002402:	2301      	movs	r3, #1
 8002404:	e000      	b.n	8002408 <Board1_Mov_Obs_L_Routine+0x38>
 8002406:	2300      	movs	r3, #0
 8002408:	71fb      	strb	r3, [r7, #7]
 800240a:	e001      	b.n	8002410 <Board1_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 800240c:	2300      	movs	r3, #0
 800240e:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002410:	79fb      	ldrb	r3, [r7, #7]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000248 	.word	0x20000248

08002420 <Board1_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_Slow_Routine(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002426:	4b18      	ldr	r3, [pc, #96]	@ (8002488 <Board1_Stop_Slow_Routine+0x68>)
 8002428:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800242c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002430:	4293      	cmp	r3, r2
 8002432:	d121      	bne.n	8002478 <Board1_Stop_Slow_Routine+0x58>
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 8002434:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <Board1_Stop_Slow_Routine+0x68>)
 8002436:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800243a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800243e:	d80c      	bhi.n	800245a <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 8002440:	f7ff ff2a 	bl	8002298 <Board1_Is_Rover_Moving_Forward>
 8002444:	4603      	mov	r3, r0
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 800244a:	4b0f      	ldr	r3, [pc, #60]	@ (8002488 <Board1_Stop_Slow_Routine+0x68>)
 800244c:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <Board1_Stop_Slow_Routine+0x3a>
    {
      y = true;
 8002454:	2301      	movs	r3, #1
 8002456:	71fb      	strb	r3, [r7, #7]
 8002458:	e010      	b.n	800247c <Board1_Stop_Slow_Routine+0x5c>
    } else {
      y = (Board1_DW.global_state.stateB2.button3 &&
 800245a:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <Board1_Stop_Slow_Routine+0x68>)
 800245c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002460:	2b00      	cmp	r3, #0
 8002462:	d006      	beq.n	8002472 <Board1_Stop_Slow_Routine+0x52>
           (Board1_DW.global_state.stateB2.controller_battery >
 8002464:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <Board1_Stop_Slow_Routine+0x68>)
 8002466:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board1_DW.global_state.stateB2.button3 &&
 800246a:	2b05      	cmp	r3, #5
 800246c:	d901      	bls.n	8002472 <Board1_Stop_Slow_Routine+0x52>
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <Board1_Stop_Slow_Routine+0x54>
 8002472:	2300      	movs	r3, #0
 8002474:	71fb      	strb	r3, [r7, #7]
 8002476:	e001      	b.n	800247c <Board1_Stop_Slow_Routine+0x5c>
            Board1_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 8002478:	2300      	movs	r3, #0
 800247a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800247c:	79fb      	ldrb	r3, [r7, #7]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000248 	.word	0x20000248

0800248c <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <Low_Controller_Battery_Routine+0x30>)
 8002492:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002496:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800249a:	4293      	cmp	r3, r2
 800249c:	d106      	bne.n	80024ac <Low_Controller_Battery_Routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 800249e:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <Low_Controller_Battery_Routine+0x30>)
 80024a0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80024a4:	2b05      	cmp	r3, #5
 80024a6:	d801      	bhi.n	80024ac <Low_Controller_Battery_Routine+0x20>
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <Low_Controller_Battery_Routine+0x22>
 80024ac:	2300      	movs	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	20000248 	.word	0x20000248

080024c0 <Board1_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Spec_Retro_Routine(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80024c6:	4b13      	ldr	r3, [pc, #76]	@ (8002514 <Board1_Spec_Retro_Routine+0x54>)
 80024c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80024cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d118      	bne.n	8002506 <Board1_Spec_Retro_Routine+0x46>
    y = (Board1_Is_Rover_Stationary() &&
 80024d4:	f7ff fb08 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d010      	beq.n	8002500 <Board1_Spec_Retro_Routine+0x40>
         ((Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO)
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <Board1_Spec_Retro_Routine+0x54>)
 80024e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
    y = (Board1_Is_Rover_Stationary() &&
 80024e4:	2bfe      	cmp	r3, #254	@ 0xfe
 80024e6:	d80b      	bhi.n	8002500 <Board1_Spec_Retro_Routine+0x40>
          && (Board1_DW.global_state.stateB2.controller_x ==
 80024e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002514 <Board1_Spec_Retro_Routine+0x54>)
 80024ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80024ee:	2bff      	cmp	r3, #255	@ 0xff
 80024f0:	d106      	bne.n	8002500 <Board1_Spec_Retro_Routine+0x40>
              Board1_CONTROLLER_ZERO) && Board1_DW.global_state.spc_retro));
 80024f2:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <Board1_Spec_Retro_Routine+0x54>)
 80024f4:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <Board1_Spec_Retro_Routine+0x40>
    y = (Board1_Is_Rover_Stationary() &&
 80024fc:	2301      	movs	r3, #1
 80024fe:	e000      	b.n	8002502 <Board1_Spec_Retro_Routine+0x42>
 8002500:	2300      	movs	r3, #0
 8002502:	71fb      	strb	r3, [r7, #7]
 8002504:	e001      	b.n	800250a <Board1_Spec_Retro_Routine+0x4a>
  } else {
    y = false;
 8002506:	2300      	movs	r3, #0
 8002508:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800250a:	79fb      	ldrb	r3, [r7, #7]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000248 	.word	0x20000248

08002518 <Board1_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stationary_Obs_Routine(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 800251e:	4b14      	ldr	r3, [pc, #80]	@ (8002570 <Board1_Stationary_Obs_Routine+0x58>)
 8002520:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002524:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002528:	4293      	cmp	r3, r2
 800252a:	d119      	bne.n	8002560 <Board1_Stationary_Obs_Routine+0x48>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 800252c:	f7ff fadc 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d011      	beq.n	800255a <Board1_Stationary_Obs_Routine+0x42>
 8002536:	4b0e      	ldr	r3, [pc, #56]	@ (8002570 <Board1_Stationary_Obs_Routine+0x58>)
 8002538:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800253c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002540:	d80b      	bhi.n	800255a <Board1_Stationary_Obs_Routine+0x42>
           <= Board1_MAX_DISTANCE) &&
          (Board1_DW.global_state.stateB2.controller_y > Board1_CONTROLLER_ZERO)
 8002542:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <Board1_Stationary_Obs_Routine+0x58>)
 8002544:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
           <= Board1_MAX_DISTANCE) &&
 8002548:	2bff      	cmp	r3, #255	@ 0xff
 800254a:	d906      	bls.n	800255a <Board1_Stationary_Obs_Routine+0x42>
          && Board1_DW.global_state.obs_detection));
 800254c:	4b08      	ldr	r3, [pc, #32]	@ (8002570 <Board1_Stationary_Obs_Routine+0x58>)
 800254e:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <Board1_Stationary_Obs_Routine+0x42>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 8002556:	2301      	movs	r3, #1
 8002558:	e000      	b.n	800255c <Board1_Stationary_Obs_Routine+0x44>
 800255a:	2300      	movs	r3, #0
 800255c:	71fb      	strb	r3, [r7, #7]
 800255e:	e001      	b.n	8002564 <Board1_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 8002560:	2300      	movs	r3, #0
 8002562:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002564:	79fb      	ldrb	r3, [r7, #7]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000248 	.word	0x20000248

08002574 <Board1_Process_User_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_User_Commands(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
  int32_T MAX_SPEED;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  if (Board1_DW.global_state.limit_vel) {
 800257a:	4b6f      	ldr	r3, [pc, #444]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 800257c:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <Board1_Process_User_Commands+0x16>
    MAX_SPEED = (int32_T)Board1_LIMITED_RPM;
 8002584:	2350      	movs	r3, #80	@ 0x50
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	e001      	b.n	800258e <Board1_Process_User_Commands+0x1a>
  } else {
    MAX_SPEED = (int32_T)Board1_MAX_RPM;
 800258a:	2396      	movs	r3, #150	@ 0x96
 800258c:	617b      	str	r3, [r7, #20]
  }

  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 800258e:	4b6a      	ldr	r3, [pc, #424]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 8002590:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002594:	ee07 3a90 	vmov	s15, r3
 8002598:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800259c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800273c <Board1_Process_User_Commands+0x1c8>
 80025a0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80025a4:	eddf 6a65 	vldr	s13, [pc, #404]	@ 800273c <Board1_Process_User_Commands+0x1c8>
 80025a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025ac:	edc7 7a03 	vstr	s15, [r7, #12]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)MAX_SPEED;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	ee07 3a90 	vmov	s15, r3
 80025b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80025be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c2:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 80025c6:	4b5c      	ldr	r3, [pc, #368]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 80025c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80025cc:	ee07 3a90 	vmov	s15, r3
 80025d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800273c <Board1_Process_User_Commands+0x1c8>
 80025d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)MAX_SPEED;
 80025dc:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800273c <Board1_Process_User_Commands+0x1c8>
 80025e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	ee07 3a90 	vmov	s15, r3
 80025ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 80025ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f2:	edc7 7a02 	vstr	s15, [r7, #8]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 80025f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80025fa:	eef0 7ae7 	vabs.f32	s15, s15
 80025fe:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002740 <Board1_Process_User_Commands+0x1cc>
 8002602:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260a:	d503      	bpl.n	8002614 <Board1_Process_User_Commands+0xa0>
    forward = 0.0F;
 800260c:	f04f 0300 	mov.w	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	e035      	b.n	8002680 <Board1_Process_User_Commands+0x10c>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8002614:	edd7 7a04 	vldr	s15, [r7, #16]
 8002618:	eef0 7ae7 	vabs.f32	s15, s15
 800261c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002744 <Board1_Process_User_Commands+0x1d0>
 8002620:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002624:	edc7 7a03 	vstr	s15, [r7, #12]
    if (fabsf(turn) > throttle) {
 8002628:	edd7 7a02 	vldr	s15, [r7, #8]
 800262c:	eef0 7ae7 	vabs.f32	s15, s15
 8002630:	ed97 7a03 	vldr	s14, [r7, #12]
 8002634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263c:	d520      	bpl.n	8002680 <Board1_Process_User_Commands+0x10c>
      int32_T tmp;
      if (turn < 0.0F) {
 800263e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002642:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264a:	d503      	bpl.n	8002654 <Board1_Process_User_Commands+0xe0>
        tmp = -1;
 800264c:	f04f 33ff 	mov.w	r3, #4294967295
 8002650:	607b      	str	r3, [r7, #4]
 8002652:	e00a      	b.n	800266a <Board1_Process_User_Commands+0xf6>
      } else {
        tmp = (turn > 0.0F);
 8002654:	edd7 7a02 	vldr	s15, [r7, #8]
 8002658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800265c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002660:	bfcc      	ite	gt
 8002662:	2301      	movgt	r3, #1
 8002664:	2300      	movle	r3, #0
 8002666:	b2db      	uxtb	r3, r3
 8002668:	607b      	str	r3, [r7, #4]
      }

      turn = (real32_T)tmp * throttle;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	ee07 3a90 	vmov	s15, r3
 8002670:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002674:	ed97 7a03 	vldr	s14, [r7, #12]
 8002678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267c:	edc7 7a02 	vstr	s15, [r7, #8]
    }
  }

  throttle = forward + turn;
 8002680:	ed97 7a04 	vldr	s14, [r7, #16]
 8002684:	edd7 7a02 	vldr	s15, [r7, #8]
 8002688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268c:	edc7 7a03 	vstr	s15, [r7, #12]
  forward -= turn;
 8002690:	ed97 7a04 	vldr	s14, [r7, #16]
 8002694:	edd7 7a02 	vldr	s15, [r7, #8]
 8002698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800269c:	edc7 7a04 	vstr	s15, [r7, #16]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 80026a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80026a4:	eeb0 7ae7 	vabs.f32	s14, s15
 80026a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80026ac:	eef0 7ae7 	vabs.f32	s15, s15
 80026b0:	eef0 0a67 	vmov.f32	s1, s15
 80026b4:	eeb0 0a47 	vmov.f32	s0, s14
 80026b8:	f014 faec 	bl	8016c94 <fmaxf>
 80026bc:	ed87 0a02 	vstr	s0, [r7, #8]
  if (turn > MAX_SPEED) {
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	ee07 3a90 	vmov	s15, r3
 80026c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80026ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d6:	dd1a      	ble.n	800270e <Board1_Process_User_Commands+0x19a>
    turn = (real32_T)MAX_SPEED / turn;
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	ee07 3a90 	vmov	s15, r3
 80026de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026e2:	ed97 7a02 	vldr	s14, [r7, #8]
 80026e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ea:	edc7 7a02 	vstr	s15, [r7, #8]
    throttle *= turn;
 80026ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80026f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80026f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fa:	edc7 7a03 	vstr	s15, [r7, #12]
    forward *= turn;
 80026fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8002702:	edd7 7a02 	vldr	s15, [r7, #8]
 8002706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270a:	edc7 7a04 	vstr	s15, [r7, #16]
  }

  Board1_DW.decision.rif_FA = throttle;
 800270e:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 8002716:	4a08      	ldr	r2, [pc, #32]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 800271e:	4a06      	ldr	r2, [pc, #24]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 8002726:	4a04      	ldr	r2, [pc, #16]	@ (8002738 <Board1_Process_User_Commands+0x1c4>)
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800272e:	bf00      	nop
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000248 	.word	0x20000248
 800273c:	437f0000 	.word	0x437f0000
 8002740:	3c23d70a 	.word	0x3c23d70a
 8002744:	3eb33333 	.word	0x3eb33333

08002748 <Board1_Turn_Back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Back(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 800274c:	4b0a      	ldr	r3, [pc, #40]	@ (8002778 <Board1_Turn_Back+0x30>)
 800274e:	4a0b      	ldr	r2, [pc, #44]	@ (800277c <Board1_Turn_Back+0x34>)
 8002750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <Board1_Turn_Back+0x30>)
 8002756:	4a0a      	ldr	r2, [pc, #40]	@ (8002780 <Board1_Turn_Back+0x38>)
 8002758:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 800275c:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <Board1_Turn_Back+0x30>)
 800275e:	4a07      	ldr	r2, [pc, #28]	@ (800277c <Board1_Turn_Back+0x34>)
 8002760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 8002764:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <Board1_Turn_Back+0x30>)
 8002766:	4a06      	ldr	r2, [pc, #24]	@ (8002780 <Board1_Turn_Back+0x38>)
 8002768:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 800276c:	bf00      	nop
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20000248 	.word	0x20000248
 800277c:	42200000 	.word	0x42200000
 8002780:	c2200000 	.word	0xc2200000

08002784 <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 800278a:	f7ff f9f9 	bl	8001b80 <Board1_Emergency_B_Pressed>
 800278e:	4603      	mov	r3, r0
 8002790:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00e      	beq.n	80027b6 <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002798:	4b74      	ldr	r3, [pc, #464]	@ (800296c <Board1_Select_routine+0x1e8>)
 800279a:	2202      	movs	r2, #2
 800279c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 80027a0:	4b72      	ldr	r3, [pc, #456]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    Board1_Stop_Motors();
 80027a8:	f7ff fa6e 	bl	8001c88 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 80027ac:	4b6f      	ldr	r3, [pc, #444]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027ae:	2202      	movs	r2, #2
 80027b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 80027b4:	e0d6      	b.n	8002964 <Board1_Select_routine+0x1e0>
    b = Board1_Emergency_S_Routine();
 80027b6:	f7ff fdbb 	bl	8002330 <Board1_Emergency_S_Routine>
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d018      	beq.n	80027f6 <Board1_Select_routine+0x72>
      Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 80027c4:	4b69      	ldr	r3, [pc, #420]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027c6:	2203      	movs	r2, #3
 80027c8:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
      Board1_DW.angle = 0.0F;
 80027cc:	4b67      	ldr	r3, [pc, #412]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 80027d6:	4b65      	ldr	r3, [pc, #404]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027d8:	f04f 0200 	mov.w	r2, #0
 80027dc:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 80027e0:	4b62      	ldr	r3, [pc, #392]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
      Board1_Stop_Motors();
 80027e8:	f7ff fa4e 	bl	8001c88 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 80027ec:	4b5f      	ldr	r3, [pc, #380]	@ (800296c <Board1_Select_routine+0x1e8>)
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027f4:	e0b6      	b.n	8002964 <Board1_Select_routine+0x1e0>
      b = Board1_Mov_Obs_R_Routine();
 80027f6:	f7ff fdc3 	bl	8002380 <Board1_Mov_Obs_R_Routine>
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d018      	beq.n	8002836 <Board1_Select_routine+0xb2>
        Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002804:	4b59      	ldr	r3, [pc, #356]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002806:	2206      	movs	r2, #6
 8002808:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        Board1_DW.angle = 0.0F;
 800280c:	4b57      	ldr	r3, [pc, #348]	@ (800296c <Board1_Select_routine+0x1e8>)
 800280e:	f04f 0200 	mov.w	r2, #0
 8002812:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 8002816:	4b55      	ldr	r3, [pc, #340]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002818:	f04f 0200 	mov.w	r2, #0
 800281c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Stop_to_Turn_Right;
 8002820:	4b52      	ldr	r3, [pc, #328]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002822:	2202      	movs	r2, #2
 8002824:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
        Board1_Stop_Motors();
 8002828:	f7ff fa2e 	bl	8001c88 <Board1_Stop_Motors>
        Board1_DW.decision.brk_mode = NORMAL;
 800282c:	4b4f      	ldr	r3, [pc, #316]	@ (800296c <Board1_Select_routine+0x1e8>)
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002834:	e096      	b.n	8002964 <Board1_Select_routine+0x1e0>
        b = Board1_Mov_Obs_L_Routine();
 8002836:	f7ff fdcb 	bl	80023d0 <Board1_Mov_Obs_L_Routine>
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
        if (b) {
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d018      	beq.n	8002876 <Board1_Select_routine+0xf2>
          Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002844:	4b49      	ldr	r3, [pc, #292]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002846:	2205      	movs	r2, #5
 8002848:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.angle = 0.0F;
 800284c:	4b47      	ldr	r3, [pc, #284]	@ (800296c <Board1_Select_routine+0x1e8>)
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8002856:	4b45      	ldr	r3, [pc, #276]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro =
 8002860:	4b42      	ldr	r3, [pc, #264]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002862:	2202      	movs	r2, #2
 8002864:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
          Board1_Stop_Motors();
 8002868:	f7ff fa0e 	bl	8001c88 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NORMAL;
 800286c:	4b3f      	ldr	r3, [pc, #252]	@ (800296c <Board1_Select_routine+0x1e8>)
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002874:	e076      	b.n	8002964 <Board1_Select_routine+0x1e0>
          b = Board1_Stop_Slow_Routine();
 8002876:	f7ff fdd3 	bl	8002420 <Board1_Stop_Slow_Routine>
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00e      	beq.n	80028a2 <Board1_Select_routine+0x11e>
            Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8002884:	4b39      	ldr	r3, [pc, #228]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002886:	220a      	movs	r2, #10
 8002888:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 800288c:	4b37      	ldr	r3, [pc, #220]	@ (800296c <Board1_Select_routine+0x1e8>)
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_Stop_Motors();
 8002894:	f7ff f9f8 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002898:	4b34      	ldr	r3, [pc, #208]	@ (800296c <Board1_Select_routine+0x1e8>)
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028a0:	e060      	b.n	8002964 <Board1_Select_routine+0x1e0>
            b = Low_Controller_Battery_Routine();
 80028a2:	f7ff fdf3 	bl	800248c <Low_Controller_Battery_Routine>
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00e      	beq.n	80028ce <Board1_Select_routine+0x14a>
              Board1_DW.is_Normal_voltage = IN_Low_controller_battery_routi;
 80028b0:	4b2e      	ldr	r3, [pc, #184]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028b2:	2204      	movs	r2, #4
 80028b4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              Board1_DW.is_Low_controller_battery_routi =
 80028b8:	4b2c      	ldr	r3, [pc, #176]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
              Board1_Stop_Motors();
 80028c0:	f7ff f9e2 	bl	8001c88 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 80028c4:	4b29      	ldr	r3, [pc, #164]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80028cc:	e04a      	b.n	8002964 <Board1_Select_routine+0x1e0>
              b = Board1_Spec_Retro_Routine();
 80028ce:	f7ff fdf7 	bl	80024c0 <Board1_Spec_Retro_Routine>
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
              if (b) {
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d018      	beq.n	800290e <Board1_Select_routine+0x18a>
                Board1_DW.is_Normal_voltage = Board1_IN_Special_retro_routine;
 80028dc:	4b23      	ldr	r3, [pc, #140]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028de:	2209      	movs	r2, #9
 80028e0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                Board1_DW.angle = 0.0F;
 80028e4:	4b21      	ldr	r3, [pc, #132]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 80028ee:	4b1f      	ldr	r3, [pc, #124]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 80028f8:	4b1c      	ldr	r3, [pc, #112]	@ (800296c <Board1_Select_routine+0x1e8>)
 80028fa:	2202      	movs	r2, #2
 80028fc:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                Board1_Turn_Back();
 8002900:	f7ff ff22 	bl	8002748 <Board1_Turn_Back>
                Board1_DW.decision.brk_mode = NONE;
 8002904:	4b19      	ldr	r3, [pc, #100]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800290c:	e02a      	b.n	8002964 <Board1_Select_routine+0x1e0>
                b = Board1_Stationary_Obs_Routine();
 800290e:	f7ff fe03 	bl	8002518 <Board1_Stationary_Obs_Routine>
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00e      	beq.n	800293a <Board1_Select_routine+0x1b6>
                  Board1_DW.is_Normal_voltage = Board1_IN_Not_moving_routine;
 800291c:	4b13      	ldr	r3, [pc, #76]	@ (800296c <Board1_Select_routine+0x1e8>)
 800291e:	2207      	movs	r2, #7
 8002920:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 8002924:	4b11      	ldr	r3, [pc, #68]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
                  Board1_Stop_Motors();
 800292c:	f7ff f9ac 	bl	8001c88 <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NORMAL;
 8002930:	4b0e      	ldr	r3, [pc, #56]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002938:	e014      	b.n	8002964 <Board1_Select_routine+0x1e0>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 800293a:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <Board1_Select_routine+0x1e8>)
 800293c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002940:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002944:	4293      	cmp	r3, r2
 8002946:	d10d      	bne.n	8002964 <Board1_Select_routine+0x1e0>
                  Board1_DW.is_Normal_voltage = B_IN_Control_controller_routine;
 8002948:	4b08      	ldr	r3, [pc, #32]	@ (800296c <Board1_Select_routine+0x1e8>)
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                  Board1_DW.is_Control_controller_routine =
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <Board1_Select_routine+0x1e8>)
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
                  Board1_Process_User_Commands();
 8002958:	f7ff fe0c 	bl	8002574 <Board1_Process_User_Commands>
                  Board1_DW.decision.brk_mode = NONE;
 800295c:	4b03      	ldr	r3, [pc, #12]	@ (800296c <Board1_Select_routine+0x1e8>)
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002964:	bf00      	nop
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000248 	.word	0x20000248

08002970 <Board1_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Right(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002974:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <Board1_Mov_Obs_Right+0x30>)
 8002976:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800297a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800297e:	4293      	cmp	r3, r2
 8002980:	d106      	bne.n	8002990 <Board1_Mov_Obs_Right+0x20>
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT);
 8002982:	4b07      	ldr	r3, [pc, #28]	@ (80029a0 <Board1_Mov_Obs_Right+0x30>)
 8002984:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002988:	2b02      	cmp	r3, #2
 800298a:	d101      	bne.n	8002990 <Board1_Mov_Obs_Right+0x20>
 800298c:	2301      	movs	r3, #1
 800298e:	e000      	b.n	8002992 <Board1_Mov_Obs_Right+0x22>
 8002990:	2300      	movs	r3, #0
 8002992:	b2db      	uxtb	r3, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000248 	.word	0x20000248

080029a4 <Board1_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Left(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029a8:	4b0a      	ldr	r3, [pc, #40]	@ (80029d4 <Board1_Mov_Obs_Left+0x30>)
 80029aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80029ae:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d106      	bne.n	80029c4 <Board1_Mov_Obs_Left+0x20>
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT);
 80029b6:	4b07      	ldr	r3, [pc, #28]	@ (80029d4 <Board1_Mov_Obs_Left+0x30>)
 80029b8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <Board1_Mov_Obs_Left+0x20>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <Board1_Mov_Obs_Left+0x22>
 80029c4:	2300      	movs	r3, #0
 80029c6:	b2db      	uxtb	r3, r3
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	20000248 	.word	0x20000248

080029d8 <Board1_Routine_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Routine_manager(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Routine_manager) {
 80029de:	4bc0      	ldr	r3, [pc, #768]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 80029e0:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d002      	beq.n	80029ee <Board1_Routine_manager+0x16>
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d020      	beq.n	8002a2e <Board1_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 80029ec:	e1e6      	b.n	8002dbc <Board1_Routine_manager+0x3e4>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 80029ee:	4bbc      	ldr	r3, [pc, #752]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 80029f0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80029f4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d109      	bne.n	8002a10 <Board1_Routine_manager+0x38>
      b = !Board1_Critical_Voltage();
 80029fc:	f7ff f85e 	bl	8001abc <Board1_Critical_Voltage>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	bf0c      	ite	eq
 8002a06:	2301      	moveq	r3, #1
 8002a08:	2300      	movne	r3, #0
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	71fb      	strb	r3, [r7, #7]
 8002a0e:	e001      	b.n	8002a14 <Board1_Routine_manager+0x3c>
      b = false;
 8002a10:	2300      	movs	r3, #0
 8002a12:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a14:	79fb      	ldrb	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 81cd 	beq.w	8002db6 <Board1_Routine_manager+0x3de>
      Board1_DW.is_Routine_manager = Board1_IN_Normal_voltage;
 8002a1c:	4bb0      	ldr	r3, [pc, #704]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002a24:	4bae      	ldr	r3, [pc, #696]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002a26:	2208      	movs	r2, #8
 8002a28:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    break;
 8002a2c:	e1c3      	b.n	8002db6 <Board1_Routine_manager+0x3de>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002a2e:	4bac      	ldr	r3, [pc, #688]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002a30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002a34:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d104      	bne.n	8002a46 <Board1_Routine_manager+0x6e>
      b = Board1_Critical_Voltage();
 8002a3c:	f7ff f83e 	bl	8001abc <Board1_Critical_Voltage>
 8002a40:	4603      	mov	r3, r0
 8002a42:	71fb      	strb	r3, [r7, #7]
 8002a44:	e001      	b.n	8002a4a <Board1_Routine_manager+0x72>
      b = false;
 8002a46:	2300      	movs	r3, #0
 8002a48:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00c      	beq.n	8002a6a <Board1_Routine_manager+0x92>
      Bo_exit_internal_Normal_voltage();
 8002a50:	f7fe fc24 	bl	800129c <Bo_exit_internal_Normal_voltage>
      Board1_DW.is_Routine_manager = Board1_IN_Critical_voltage;
 8002a54:	4ba2      	ldr	r3, [pc, #648]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
      Board1_Stop_Motors();
 8002a5c:	f7ff f914 	bl	8001c88 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002a60:	4b9f      	ldr	r3, [pc, #636]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002a62:	2202      	movs	r2, #2
 8002a64:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002a68:	e1a7      	b.n	8002dba <Board1_Routine_manager+0x3e2>
      switch (Board1_DW.is_Normal_voltage) {
 8002a6a:	4b9d      	ldr	r3, [pc, #628]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002a6c:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8002a70:	3b01      	subs	r3, #1
 8002a72:	2b09      	cmp	r3, #9
 8002a74:	f200 81a1 	bhi.w	8002dba <Board1_Routine_manager+0x3e2>
 8002a78:	a201      	add	r2, pc, #4	@ (adr r2, 8002a80 <Board1_Routine_manager+0xa8>)
 8002a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7e:	bf00      	nop
 8002a80:	08002aa9 	.word	0x08002aa9
 8002a84:	08002ac7 	.word	0x08002ac7
 8002a88:	08002af5 	.word	0x08002af5
 8002a8c:	08002afb 	.word	0x08002afb
 8002a90:	08002b19 	.word	0x08002b19
 8002a94:	08002b1f 	.word	0x08002b1f
 8002a98:	08002b25 	.word	0x08002b25
 8002a9c:	08002b43 	.word	0x08002b43
 8002aa0:	08002b49 	.word	0x08002b49
 8002aa4:	08002c63 	.word	0x08002c63
        if (Board1_DW.is_Control_controller_routine ==
 8002aa8:	4b8d      	ldr	r3, [pc, #564]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002aaa:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	f040 8177 	bne.w	8002da2 <Board1_Routine_manager+0x3ca>
          Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ab4:	4b8a      	ldr	r3, [pc, #552]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002abc:	4b88      	ldr	r3, [pc, #544]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002abe:	2208      	movs	r2, #8
 8002ac0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002ac4:	e16d      	b.n	8002da2 <Board1_Routine_manager+0x3ca>
        if (Board1_DW.is_Emergency_button_routine == Board1_IN_Emergency_button)
 8002ac6:	4b86      	ldr	r3, [pc, #536]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002ac8:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	f040 816a 	bne.w	8002da6 <Board1_Routine_manager+0x3ce>
          b = Board1_Is_Rover_Stationary();
 8002ad2:	f7ff f809 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f000 8162 	beq.w	8002da6 <Board1_Routine_manager+0x3ce>
            Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ae2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
            Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002aea:	4b7d      	ldr	r3, [pc, #500]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002aec:	2208      	movs	r2, #8
 8002aee:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002af2:	e158      	b.n	8002da6 <Board1_Routine_manager+0x3ce>
        Board1_Emergency_sonar_routine();
 8002af4:	f7ff f8e6 	bl	8001cc4 <Board1_Emergency_sonar_routine>
        break;
 8002af8:	e15c      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
        if (Board1_DW.is_Low_controller_battery_routi ==
 8002afa:	4b79      	ldr	r3, [pc, #484]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002afc:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	f040 8152 	bne.w	8002daa <Board1_Routine_manager+0x3d2>
          Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002b06:	4b76      	ldr	r3, [pc, #472]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002b0e:	4b74      	ldr	r3, [pc, #464]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b10:	2208      	movs	r2, #8
 8002b12:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b16:	e148      	b.n	8002daa <Board1_Routine_manager+0x3d2>
        Moving_obstacle_from_left_routi();
 8002b18:	f7ff fa1a 	bl	8001f50 <Moving_obstacle_from_left_routi>
        break;
 8002b1c:	e14a      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
        Moving_obstacle_from_right_rout();
 8002b1e:	f7ff fae9 	bl	80020f4 <Moving_obstacle_from_right_rout>
        break;
 8002b22:	e147      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
        if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 8002b24:	4b6e      	ldr	r3, [pc, #440]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b26:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	f040 813f 	bne.w	8002dae <Board1_Routine_manager+0x3d6>
          Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b30:	4b6b      	ldr	r3, [pc, #428]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
          Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002b38:	4b69      	ldr	r3, [pc, #420]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b3a:	2208      	movs	r2, #8
 8002b3c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002b40:	e135      	b.n	8002dae <Board1_Routine_manager+0x3d6>
        Board1_Select_routine();
 8002b42:	f7ff fe1f 	bl	8002784 <Board1_Select_routine>
        break;
 8002b46:	e135      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
        b = Board1_Emergency_B_Pressed();
 8002b48:	f7ff f81a 	bl	8001b80 <Board1_Emergency_B_Pressed>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d012      	beq.n	8002b7c <Board1_Routine_manager+0x1a4>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b56:	4b62      	ldr	r3, [pc, #392]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
          Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002b5e:	4b60      	ldr	r3, [pc, #384]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b60:	2202      	movs	r2, #2
 8002b62:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002b66:	4b5e      	ldr	r3, [pc, #376]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
          Board1_Stop_Motors();
 8002b6e:	f7ff f88b 	bl	8001c88 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002b72:	4b5b      	ldr	r3, [pc, #364]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b74:	2202      	movs	r2, #2
 8002b76:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002b7a:	e11b      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
          b = Board1_Stop_B_Pressed();
 8002b7c:	f7ff f9a2 	bl	8001ec4 <Board1_Stop_B_Pressed>
 8002b80:	4603      	mov	r3, r0
 8002b82:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d012      	beq.n	8002bb0 <Board1_Routine_manager+0x1d8>
            Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b8a:	4b55      	ldr	r3, [pc, #340]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
            Board1_DW.is_Normal_voltage = Board1_IN_Stop_slow_routine;
 8002b92:	4b53      	ldr	r3, [pc, #332]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b94:	220a      	movs	r2, #10
 8002b96:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002b9a:	4b51      	ldr	r3, [pc, #324]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_Stop_Motors();
 8002ba2:	f7ff f871 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002ba6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002bae:	e101      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
            switch (Board1_DW.is_Special_retro_routine) {
 8002bb0:	4b4b      	ldr	r3, [pc, #300]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002bb2:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d002      	beq.n	8002bc0 <Board1_Routine_manager+0x1e8>
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d013      	beq.n	8002be6 <Board1_Routine_manager+0x20e>
        break;
 8002bbe:	e0f9      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
              if ((Board1_DW.global_state.stateB2.controller_y >=
 8002bc0:	4b47      	ldr	r3, [pc, #284]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002bc2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002bc6:	2bfe      	cmp	r3, #254	@ 0xfe
 8002bc8:	d804      	bhi.n	8002bd4 <Board1_Routine_manager+0x1fc>
                  (Board1_DW.global_state.stateB2.controller_x !=
 8002bca:	4b45      	ldr	r3, [pc, #276]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002bcc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
                   Board1_CONTROLLER_ZERO) ||
 8002bd0:	2bff      	cmp	r3, #255	@ 0xff
 8002bd2:	d042      	beq.n	8002c5a <Board1_Routine_manager+0x282>
                Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bd4:	4b42      	ldr	r3, [pc, #264]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002bdc:	4b40      	ldr	r3, [pc, #256]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002bde:	2208      	movs	r2, #8
 8002be0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              break;
 8002be4:	e039      	b.n	8002c5a <Board1_Routine_manager+0x282>
              if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002be6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002be8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002bec:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d134      	bne.n	8002c5e <Board1_Routine_manager+0x286>
                Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002bf4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002bf6:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8002bfe:	f7ff f819 	bl	8001c34 <Board1_Update_Angle>
                if (fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) {
 8002c02:	4b37      	ldr	r3, [pc, #220]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c04:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002c08:	eef0 7ae7 	vabs.f32	s15, s15
 8002c0c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002ce4 <Board1_Routine_manager+0x30c>
 8002c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	db14      	blt.n	8002c44 <Board1_Routine_manager+0x26c>
                  Board1_DW.angle = 0.0F;
 8002c1a:	4b31      	ldr	r3, [pc, #196]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                  Board1_DW.prevYaw = 0.0F;
 8002c24:	4b2e      	ldr	r3, [pc, #184]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c26:	f04f 0200 	mov.w	r2, #0
 8002c2a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                  Board1_DW.is_Special_retro_routine =
 8002c2e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                  Board1_Stop_Motors();
 8002c36:	f7ff f827 	bl	8001c88 <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NONE;
 8002c3a:	4b29      	ldr	r3, [pc, #164]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c42:	e00c      	b.n	8002c5e <Board1_Routine_manager+0x286>
                  Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 8002c44:	4b26      	ldr	r3, [pc, #152]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
                  Board1_Turn_Back();
 8002c4c:	f7ff fd7c 	bl	8002748 <Board1_Turn_Back>
                  Board1_DW.decision.brk_mode = NONE;
 8002c50:	4b23      	ldr	r3, [pc, #140]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              break;
 8002c58:	e001      	b.n	8002c5e <Board1_Routine_manager+0x286>
              break;
 8002c5a:	bf00      	nop
 8002c5c:	e0aa      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
              break;
 8002c5e:	bf00      	nop
        break;
 8002c60:	e0a8      	b.n	8002db4 <Board1_Routine_manager+0x3dc>
        b = Board1_Emergency_B_Pressed();
 8002c62:	f7fe ff8d 	bl	8001b80 <Board1_Emergency_B_Pressed>
 8002c66:	4603      	mov	r3, r0
 8002c68:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d012      	beq.n	8002c96 <Board1_Routine_manager+0x2be>
          Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
          Board1_DW.is_Normal_voltage = Boa_IN_Emergency_button_routine;
 8002c78:	4b19      	ldr	r3, [pc, #100]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002c80:	4b17      	ldr	r3, [pc, #92]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
          Board1_Stop_Motors();
 8002c88:	f7fe fffe 	bl	8001c88 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002c8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002c8e:	2202      	movs	r2, #2
 8002c90:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002c94:	e08d      	b.n	8002db2 <Board1_Routine_manager+0x3da>
          b = Board1_Near_Obstacle();
 8002c96:	f7ff f933 	bl	8001f00 <Board1_Near_Obstacle>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d021      	beq.n	8002ce8 <Board1_Routine_manager+0x310>
            Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Board1_DW.is_Normal_voltage = Boar_IN_Emergency_sonar_routine;
 8002cac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002cae:	2203      	movs	r2, #3
 8002cb0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
            Board1_DW.angle = 0.0F;
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002cb6:	f04f 0200 	mov.w	r2, #0
 8002cba:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002cbe:	4b08      	ldr	r3, [pc, #32]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002cc0:	f04f 0200 	mov.w	r2, #0
 8002cc4:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002cc8:	4b05      	ldr	r3, [pc, #20]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
            Board1_Stop_Motors();
 8002cd0:	f7fe ffda 	bl	8001c88 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002cd4:	4b02      	ldr	r3, [pc, #8]	@ (8002ce0 <Board1_Routine_manager+0x308>)
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002cdc:	e069      	b.n	8002db2 <Board1_Routine_manager+0x3da>
 8002cde:	bf00      	nop
 8002ce0:	20000248 	.word	0x20000248
 8002ce4:	43340000 	.word	0x43340000
            b = Board1_Mov_Obs_Right();
 8002ce8:	f7ff fe42 	bl	8002970 <Board1_Mov_Obs_Right>
 8002cec:	4603      	mov	r3, r0
 8002cee:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d01c      	beq.n	8002d30 <Board1_Routine_manager+0x358>
              Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002cf6:	4b33      	ldr	r3, [pc, #204]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
              Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_right_r;
 8002cfe:	4b31      	ldr	r3, [pc, #196]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d00:	2206      	movs	r2, #6
 8002d02:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
              Board1_DW.angle = 0.0F;
 8002d06:	4b2f      	ldr	r3, [pc, #188]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d08:	f04f 0200 	mov.w	r2, #0
 8002d0c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
              Board1_DW.prevYaw = 0.0F;
 8002d10:	4b2c      	ldr	r3, [pc, #176]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d12:	f04f 0200 	mov.w	r2, #0
 8002d16:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
              Board1_Stop_Motors();
 8002d22:	f7fe ffb1 	bl	8001c88 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002d26:	4b27      	ldr	r3, [pc, #156]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d2e:	e040      	b.n	8002db2 <Board1_Routine_manager+0x3da>
              b = Board1_Mov_Obs_Left();
 8002d30:	f7ff fe38 	bl	80029a4 <Board1_Mov_Obs_Left>
 8002d34:	4603      	mov	r3, r0
 8002d36:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d01c      	beq.n	8002d78 <Board1_Routine_manager+0x3a0>
                Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002d3e:	4b21      	ldr	r3, [pc, #132]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                Board1_DW.is_Normal_voltage = IN_Moving_obstacle_from_left_ro;
 8002d46:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d48:	2205      	movs	r2, #5
 8002d4a:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
                Board1_DW.angle = 0.0F;
 8002d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d50:	f04f 0200 	mov.w	r2, #0
 8002d54:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002d58:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d5a:	f04f 0200 	mov.w	r2, #0
 8002d5e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_left_ro =
 8002d62:	4b18      	ldr	r3, [pc, #96]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d64:	2202      	movs	r2, #2
 8002d66:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
                Board1_Stop_Motors();
 8002d6a:	f7fe ff8d 	bl	8001c88 <Board1_Stop_Motors>
                Board1_DW.decision.brk_mode = NORMAL;
 8002d6e:	4b15      	ldr	r3, [pc, #84]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d76:	e01c      	b.n	8002db2 <Board1_Routine_manager+0x3da>
              } else if (Board1_DW.is_Stop_slow_routine == Board1_IN_Stop_slow)
 8002d78:	4b12      	ldr	r3, [pc, #72]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d7a:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d117      	bne.n	8002db2 <Board1_Routine_manager+0x3da>
                b = Board1_Is_Rover_Stationary();
 8002d82:	f7fe feb1 	bl	8001ae8 <Board1_Is_Rover_Stationary>
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
                if (b) {
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d010      	beq.n	8002db2 <Board1_Routine_manager+0x3da>
                  Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002d90:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
                  Board1_DW.is_Normal_voltage = Board1_IN_Select_routine;
 8002d98:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc4 <Board1_Routine_manager+0x3ec>)
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
        break;
 8002da0:	e007      	b.n	8002db2 <Board1_Routine_manager+0x3da>
        break;
 8002da2:	bf00      	nop
 8002da4:	e009      	b.n	8002dba <Board1_Routine_manager+0x3e2>
        break;
 8002da6:	bf00      	nop
 8002da8:	e007      	b.n	8002dba <Board1_Routine_manager+0x3e2>
        break;
 8002daa:	bf00      	nop
 8002dac:	e005      	b.n	8002dba <Board1_Routine_manager+0x3e2>
        break;
 8002dae:	bf00      	nop
 8002db0:	e003      	b.n	8002dba <Board1_Routine_manager+0x3e2>
        break;
 8002db2:	bf00      	nop
    break;
 8002db4:	e001      	b.n	8002dba <Board1_Routine_manager+0x3e2>
    break;
 8002db6:	bf00      	nop
 8002db8:	e000      	b.n	8002dbc <Board1_Routine_manager+0x3e4>
    break;
 8002dba:	bf00      	nop
}
 8002dbc:	bf00      	nop
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20000248 	.word	0x20000248

08002dc8 <Board1_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Lights_B_Pressed(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002dce:	4b12      	ldr	r3, [pc, #72]	@ (8002e18 <Board1_Lights_B_Pressed+0x50>)
 8002dd0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002dd4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d002      	beq.n	8002de2 <Board1_Lights_B_Pressed+0x1a>
    y = false;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	71fb      	strb	r3, [r7, #7]
 8002de0:	e013      	b.n	8002e0a <Board1_Lights_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002de2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e18 <Board1_Lights_B_Pressed+0x50>)
 8002de4:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d006      	beq.n	8002dfa <Board1_Lights_B_Pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8002dec:	4b0a      	ldr	r3, [pc, #40]	@ (8002e18 <Board1_Lights_B_Pressed+0x50>)
 8002dee:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <Board1_Lights_B_Pressed+0x32>
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <Board1_Lights_B_Pressed+0x34>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 8002dfe:	4b06      	ldr	r3, [pc, #24]	@ (8002e18 <Board1_Lights_B_Pressed+0x50>)
 8002e00:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board1_DW.prev_r_stick_button =
 8002e04:	4b04      	ldr	r3, [pc, #16]	@ (8002e18 <Board1_Lights_B_Pressed+0x50>)
 8002e06:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
  }

  return y;
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	20000248 	.word	0x20000248

08002e1c <Board1_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b089      	sub	sp, #36	@ 0x24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.decision.brk_mode != NONE) {
 8002e26:	4bb0      	ldr	r3, [pc, #704]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e28:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d010      	beq.n	8002e52 <Board1_Update_Rover_Lights+0x36>
    Board1_DW.decision.led_A = WHITE;
 8002e30:	4bad      	ldr	r3, [pc, #692]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8002e38:	4bab      	ldr	r3, [pc, #684]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHT;
 8002e40:	4ba9      	ldr	r3, [pc, #676]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002e48:	4ba7      	ldr	r3, [pc, #668]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
          Board1_DW.decision.rear_sign = WHITE;
        }
      }
    }
  }
}
 8002e50:	e1ea      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 8002e52:	4ba5      	ldr	r3, [pc, #660]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e54:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002e58:	4ba3      	ldr	r3, [pc, #652]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e5a:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002e5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e62:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e72:	d521      	bpl.n	8002eb8 <Board1_Update_Rover_Lights+0x9c>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8002e74:	4b9c      	ldr	r3, [pc, #624]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e76:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002e7a:	4b9b      	ldr	r3, [pc, #620]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e7c:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002e80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e84:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002e88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e94:	dd10      	ble.n	8002eb8 <Board1_Update_Rover_Lights+0x9c>
    Board1_DW.decision.led_A = BLINKING_RED;
 8002e96:	4b94      	ldr	r3, [pc, #592]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002e98:	2203      	movs	r2, #3
 8002e9a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8002e9e:	4b92      	ldr	r3, [pc, #584]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 8002ea6:	4b90      	ldr	r3, [pc, #576]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002eae:	4b8e      	ldr	r3, [pc, #568]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002eb6:	e1b7      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 8002eb8:	4b8b      	ldr	r3, [pc, #556]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002eba:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002ebe:	4b8a      	ldr	r3, [pc, #552]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002ec0:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002ec4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ec8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002ecc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ed0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed8:	dd21      	ble.n	8002f1e <Board1_Update_Rover_Lights+0x102>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8002eda:	4b83      	ldr	r3, [pc, #524]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002edc:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002ee0:	4b81      	ldr	r3, [pc, #516]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002ee2:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002ee6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eea:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002eee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ef2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	d510      	bpl.n	8002f1e <Board1_Update_Rover_Lights+0x102>
    Board1_DW.decision.led_A = WHITE;
 8002efc:	4b7a      	ldr	r3, [pc, #488]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 8002f04:	4b78      	ldr	r3, [pc, #480]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f06:	2203      	movs	r2, #3
 8002f08:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8002f0c:	4b76      	ldr	r3, [pc, #472]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f0e:	2205      	movs	r2, #5
 8002f10:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    Board1_DW.decision.rear_sign = WHITE;
 8002f14:	4b74      	ldr	r3, [pc, #464]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002f1c:	e184      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 8002f1e:	4b72      	ldr	r3, [pc, #456]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f20:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002f24:	4b70      	ldr	r3, [pc, #448]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f26:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002f2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f2e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f36:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 8002f3a:	4b6b      	ldr	r3, [pc, #428]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f3c:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 8002f40:	4b69      	ldr	r3, [pc, #420]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f42:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002f46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f4a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002f4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f52:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 0.0F) && (right_ref > 0.0F));
 8002f56:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f5a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f62:	dd08      	ble.n	8002f76 <Board1_Update_Rover_Lights+0x15a>
 8002f64:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f70:	dd01      	ble.n	8002f76 <Board1_Update_Rover_Lights+0x15a>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <Board1_Update_Rover_Lights+0x15c>
 8002f76:	2300      	movs	r3, #0
 8002f78:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 8002f7a:	7ffb      	ldrb	r3, [r7, #31]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d01d      	beq.n	8002fbc <Board1_Update_Rover_Lights+0x1a0>
 8002f80:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f84:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f8c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002f90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f98:	dd10      	ble.n	8002fbc <Board1_Update_Rover_Lights+0x1a0>
      Board1_DW.decision.led_A = BLINKING_RED;
 8002f9a:	4b53      	ldr	r3, [pc, #332]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002f9c:	2203      	movs	r2, #3
 8002f9e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 8002fa2:	4b51      	ldr	r3, [pc, #324]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 8002faa:	4b4f      	ldr	r3, [pc, #316]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fac:	2204      	movs	r2, #4
 8002fae:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board1_DW.decision.rear_sign = WHITE;
 8002fb2:	4b4d      	ldr	r3, [pc, #308]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8002fba:	e135      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8002fbc:	7ffb      	ldrb	r3, [r7, #31]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d031      	beq.n	8003026 <Board1_Update_Rover_Lights+0x20a>
 8002fc2:	4b49      	ldr	r3, [pc, #292]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fc4:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8002fc8:	4b47      	ldr	r3, [pc, #284]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fca:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002fce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002fd6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 8002fda:	4b43      	ldr	r3, [pc, #268]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fdc:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8002fe0:	4b41      	ldr	r3, [pc, #260]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8002fe2:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 8002fe6:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 8002fea:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8002fee:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 8002ff2:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8002ff6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003002:	dd10      	ble.n	8003026 <Board1_Update_Rover_Lights+0x20a>
      Board1_DW.decision.led_A = WHITE;
 8003004:	4b38      	ldr	r3, [pc, #224]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 800300c:	4b36      	ldr	r3, [pc, #216]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 800300e:	2203      	movs	r2, #3
 8003010:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003014:	4b34      	ldr	r3, [pc, #208]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8003016:	2205      	movs	r2, #5
 8003018:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
      Board1_DW.decision.rear_sign = WHITE;
 800301c:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 800301e:	2201      	movs	r2, #1
 8003020:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8003024:	e100      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 8003026:	4b30      	ldr	r3, [pc, #192]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8003028:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 800302c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003034:	bf4c      	ite	mi
 8003036:	2301      	movmi	r3, #1
 8003038:	2300      	movpl	r3, #0
 800303a:	b2db      	uxtb	r3, r3
 800303c:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 800303e:	4b2a      	ldr	r3, [pc, #168]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8003040:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003044:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800304c:	bf4c      	ite	mi
 800304e:	2301      	movmi	r3, #1
 8003050:	2300      	movpl	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 8003056:	4b24      	ldr	r3, [pc, #144]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8003058:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800305c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003064:	bf4c      	ite	mi
 8003066:	2301      	movmi	r3, #1
 8003068:	2300      	movpl	r3, #0
 800306a:	b2db      	uxtb	r3, r3
 800306c:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 800306e:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 8003070:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003074:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307c:	bf4c      	ite	mi
 800307e:	2301      	movmi	r3, #1
 8003080:	2300      	movpl	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 8003086:	2301      	movs	r3, #1
 8003088:	77fb      	strb	r3, [r7, #31]
      k = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 800308e:	2300      	movs	r3, #0
 8003090:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 8003092:	e00e      	b.n	80030b2 <Board1_Update_Rover_Lights+0x296>
        if (!x[k]) {
 8003094:	f107 0208 	add.w	r2, r7, #8
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	4413      	add	r3, r2
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d104      	bne.n	80030ac <Board1_Update_Rover_Lights+0x290>
          e_y = false;
 80030a2:	2300      	movs	r3, #0
 80030a4:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 80030a6:	2301      	movs	r3, #1
 80030a8:	75fb      	strb	r3, [r7, #23]
 80030aa:	e002      	b.n	80030b2 <Board1_Update_Rover_Lights+0x296>
          k++;
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	3301      	adds	r3, #1
 80030b0:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 80030b2:	7dfb      	ldrb	r3, [r7, #23]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d102      	bne.n	80030be <Board1_Update_Rover_Lights+0x2a2>
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	ddea      	ble.n	8003094 <Board1_Update_Rover_Lights+0x278>
      if (e_y) {
 80030be:	7ffb      	ldrb	r3, [r7, #31]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d013      	beq.n	80030ec <Board1_Update_Rover_Lights+0x2d0>
        Board1_DW.decision.led_A = WHITE;
 80030c4:	4b08      	ldr	r3, [pc, #32]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 80030cc:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 80030d4:	4b04      	ldr	r3, [pc, #16]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 80030d6:	2203      	movs	r2, #3
 80030d8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        Board1_DW.decision.rear_sign = WHITE;
 80030dc:	4b02      	ldr	r3, [pc, #8]	@ (80030e8 <Board1_Update_Rover_Lights+0x2cc>)
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 80030e4:	e0a0      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
 80030e6:	bf00      	nop
 80030e8:	20000248 	.word	0x20000248
        x[0] = (Board1_DW.decision.rif_FA > 0.0F);
 80030ec:	4b51      	ldr	r3, [pc, #324]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80030ee:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80030f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fa:	bfcc      	ite	gt
 80030fc:	2301      	movgt	r3, #1
 80030fe:	2300      	movle	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 0.0F);
 8003104:	4b4b      	ldr	r3, [pc, #300]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003106:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800310a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800310e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003112:	bfcc      	ite	gt
 8003114:	2301      	movgt	r3, #1
 8003116:	2300      	movle	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 0.0F);
 800311c:	4b45      	ldr	r3, [pc, #276]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 800311e:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312a:	bfcc      	ite	gt
 800312c:	2301      	movgt	r3, #1
 800312e:	2300      	movle	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 0.0F);
 8003134:	4b3f      	ldr	r3, [pc, #252]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003136:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800313a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800313e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003142:	bfcc      	ite	gt
 8003144:	2301      	movgt	r3, #1
 8003146:	2300      	movle	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 800314c:	2301      	movs	r3, #1
 800314e:	77fb      	strb	r3, [r7, #31]
        k = 0;
 8003150:	2300      	movs	r3, #0
 8003152:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003154:	2300      	movs	r3, #0
 8003156:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003158:	e00e      	b.n	8003178 <Board1_Update_Rover_Lights+0x35c>
          if (!x[k]) {
 800315a:	f107 0208 	add.w	r2, r7, #8
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	4413      	add	r3, r2
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d104      	bne.n	8003172 <Board1_Update_Rover_Lights+0x356>
            e_y = false;
 8003168:	2300      	movs	r3, #0
 800316a:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 800316c:	2301      	movs	r3, #1
 800316e:	75fb      	strb	r3, [r7, #23]
 8003170:	e002      	b.n	8003178 <Board1_Update_Rover_Lights+0x35c>
            k++;
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	3301      	adds	r3, #1
 8003176:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003178:	7dfb      	ldrb	r3, [r7, #23]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d102      	bne.n	8003184 <Board1_Update_Rover_Lights+0x368>
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	2b03      	cmp	r3, #3
 8003182:	ddea      	ble.n	800315a <Board1_Update_Rover_Lights+0x33e>
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003184:	7ffb      	ldrb	r3, [r7, #31]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d031      	beq.n	80031ee <Board1_Update_Rover_Lights+0x3d2>
 800318a:	4b2a      	ldr	r3, [pc, #168]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 800318c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003190:	4b28      	ldr	r3, [pc, #160]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003192:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003196:	eeb4 7a67 	vcmp.f32	s14, s15
 800319a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319e:	d126      	bne.n	80031ee <Board1_Update_Rover_Lights+0x3d2>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80031a0:	4b24      	ldr	r3, [pc, #144]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031a2:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031a6:	4b23      	ldr	r3, [pc, #140]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031a8:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 80031ac:	eeb4 7a67 	vcmp.f32	s14, s15
 80031b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b4:	d11b      	bne.n	80031ee <Board1_Update_Rover_Lights+0x3d2>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 80031b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031b8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031be:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80031c2:	eeb4 7a67 	vcmp.f32	s14, s15
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	d110      	bne.n	80031ee <Board1_Update_Rover_Lights+0x3d2>
          Board1_DW.decision.led_A = WHITE;
 80031cc:	4b19      	ldr	r3, [pc, #100]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 80031d4:	4b17      	ldr	r3, [pc, #92]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 80031dc:	4b15      	ldr	r3, [pc, #84]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board1_DW.decision.rear_sign = WHITE;
 80031e4:	4b13      	ldr	r3, [pc, #76]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80031ec:	e01c      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
          if (white_led_when_stopped) {
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d008      	beq.n	8003206 <Board1_Update_Rover_Lights+0x3ea>
            Board1_DW.decision.led_A = WHITE;
 80031f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 80031fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003204:	e007      	b.n	8003216 <Board1_Update_Rover_Lights+0x3fa>
            Board1_DW.decision.led_A = OFF;
 8003206:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 800320e:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003210:	2200      	movs	r2, #0
 8003212:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 8003216:	4b07      	ldr	r3, [pc, #28]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003218:	2201      	movs	r2, #1
 800321a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
          Board1_DW.decision.rear_sign = WHITE;
 800321e:	4b05      	ldr	r3, [pc, #20]	@ (8003234 <Board1_Update_Rover_Lights+0x418>)
 8003220:	2201      	movs	r2, #1
 8003222:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8003226:	e7ff      	b.n	8003228 <Board1_Update_Rover_Lights+0x40c>
 8003228:	bf00      	nop
 800322a:	3724      	adds	r7, #36	@ 0x24
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr
 8003234:	20000248 	.word	0x20000248

08003238 <Board1_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mode_B_Pressed(void)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 800323e:	4b12      	ldr	r3, [pc, #72]	@ (8003288 <Board1_Mode_B_Pressed+0x50>)
 8003240:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003244:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003248:	4293      	cmp	r3, r2
 800324a:	d002      	beq.n	8003252 <Board1_Mode_B_Pressed+0x1a>
    y = false;
 800324c:	2300      	movs	r3, #0
 800324e:	71fb      	strb	r3, [r7, #7]
 8003250:	e013      	b.n	800327a <Board1_Mode_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8003252:	4b0d      	ldr	r3, [pc, #52]	@ (8003288 <Board1_Mode_B_Pressed+0x50>)
 8003254:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8003258:	2b00      	cmp	r3, #0
 800325a:	d006      	beq.n	800326a <Board1_Mode_B_Pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 800325c:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <Board1_Mode_B_Pressed+0x50>)
 800325e:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <Board1_Mode_B_Pressed+0x32>
 8003266:	2301      	movs	r3, #1
 8003268:	e000      	b.n	800326c <Board1_Mode_B_Pressed+0x34>
 800326a:	2300      	movs	r3, #0
 800326c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 800326e:	4b06      	ldr	r3, [pc, #24]	@ (8003288 <Board1_Mode_B_Pressed+0x50>)
 8003270:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board1_DW.prev_l_stick_button =
 8003274:	4b04      	ldr	r3, [pc, #16]	@ (8003288 <Board1_Mode_B_Pressed+0x50>)
 8003276:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
  }

  return y;
 800327a:	79fb      	ldrb	r3, [r7, #7]
}
 800327c:	4618      	mov	r0, r3
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	20000248 	.word	0x20000248

0800328c <Board1_Actions>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Actions(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Routine_manager != 0) {
 8003292:	4ba9      	ldr	r3, [pc, #676]	@ (8003538 <Board1_Actions+0x2ac>)
 8003294:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <Board1_Actions+0x14>
    Board1_Routine_manager();
 800329c:	f7ff fb9c 	bl	80029d8 <Board1_Routine_manager>
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 80032a0:	4ba5      	ldr	r3, [pc, #660]	@ (8003538 <Board1_Actions+0x2ac>)
 80032a2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 80a5 	beq.w	80033f6 <Board1_Actions+0x16a>
    switch (Board1_DW.is_Lights_manager) {
 80032ac:	4ba2      	ldr	r3, [pc, #648]	@ (8003538 <Board1_Actions+0x2ac>)
 80032ae:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d002      	beq.n	80032bc <Board1_Actions+0x30>
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d022      	beq.n	8003300 <Board1_Actions+0x74>
 80032ba:	e09c      	b.n	80033f6 <Board1_Actions+0x16a>
     case Board1_IN_Critical_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80032bc:	4b9e      	ldr	r3, [pc, #632]	@ (8003538 <Board1_Actions+0x2ac>)
 80032be:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80032c2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d109      	bne.n	80032de <Board1_Actions+0x52>
        b = !Board1_Critical_Voltage();
 80032ca:	f7fe fbf7 	bl	8001abc <Board1_Critical_Voltage>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	bf0c      	ite	eq
 80032d4:	2301      	moveq	r3, #1
 80032d6:	2300      	movne	r3, #0
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	71fb      	strb	r3, [r7, #7]
 80032dc:	e001      	b.n	80032e2 <Board1_Actions+0x56>
      } else {
        b = false;
 80032de:	2300      	movs	r3, #0
 80032e0:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80032e2:	79fb      	ldrb	r3, [r7, #7]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 8083 	beq.w	80033f0 <Board1_Actions+0x164>
        Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage;
 80032ea:	4b93      	ldr	r3, [pc, #588]	@ (8003538 <Board1_Actions+0x2ac>)
 80032ec:	2202      	movs	r2, #2
 80032ee:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 80032f2:	4b91      	ldr	r3, [pc, #580]	@ (8003538 <Board1_Actions+0x2ac>)
 80032f4:	2202      	movs	r2, #2
 80032f6:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board1_Rover_Lights_OFF();
 80032fa:	f7fd fe63 	bl	8000fc4 <Board1_Rover_Lights_OFF>
      }
      break;
 80032fe:	e077      	b.n	80033f0 <Board1_Actions+0x164>

     case Board1_IN_Normal_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003300:	4b8d      	ldr	r3, [pc, #564]	@ (8003538 <Board1_Actions+0x2ac>)
 8003302:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003306:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800330a:	4293      	cmp	r3, r2
 800330c:	d104      	bne.n	8003318 <Board1_Actions+0x8c>
        b = Board1_Critical_Voltage();
 800330e:	f7fe fbd5 	bl	8001abc <Board1_Critical_Voltage>
 8003312:	4603      	mov	r3, r0
 8003314:	71fb      	strb	r3, [r7, #7]
 8003316:	e001      	b.n	800331c <Board1_Actions+0x90>
      } else {
        b = false;
 8003318:	2300      	movs	r3, #0
 800331a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <Board1_Actions+0xac>
        Board1_DW.is_Normal_voltage_g = Board1_IN_NO_ACTIVE_CHILD;
 8003322:	4b85      	ldr	r3, [pc, #532]	@ (8003538 <Board1_Actions+0x2ac>)
 8003324:	2200      	movs	r2, #0
 8003326:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
        Board1_DW.is_Lights_manager = Board1_IN_Critical_voltage;
 800332a:	4b83      	ldr	r3, [pc, #524]	@ (8003538 <Board1_Actions+0x2ac>)
 800332c:	2201      	movs	r2, #1
 800332e:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_Rover_Lights_OFF();
 8003332:	f7fd fe47 	bl	8000fc4 <Board1_Rover_Lights_OFF>
            Board1_Update_Rover_Lights(true);
          }
          break;
        }
      }
      break;
 8003336:	e05d      	b.n	80033f4 <Board1_Actions+0x168>
        switch (Board1_DW.is_Normal_voltage_g) {
 8003338:	4b7f      	ldr	r3, [pc, #508]	@ (8003538 <Board1_Actions+0x2ac>)
 800333a:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800333e:	2b03      	cmp	r3, #3
 8003340:	d032      	beq.n	80033a8 <Board1_Actions+0x11c>
 8003342:	2b03      	cmp	r3, #3
 8003344:	dc56      	bgt.n	80033f4 <Board1_Actions+0x168>
 8003346:	2b01      	cmp	r3, #1
 8003348:	d002      	beq.n	8003350 <Board1_Actions+0xc4>
 800334a:	2b02      	cmp	r3, #2
 800334c:	d01d      	beq.n	800338a <Board1_Actions+0xfe>
      break;
 800334e:	e051      	b.n	80033f4 <Board1_Actions+0x168>
          b = Board1_Lights_B_Pressed();
 8003350:	f7ff fd3a 	bl	8002dc8 <Board1_Lights_B_Pressed>
 8003354:	4603      	mov	r3, r0
 8003356:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003358:	79fb      	ldrb	r3, [r7, #7]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d006      	beq.n	800336c <Board1_Actions+0xe0>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_OFF;
 800335e:	4b76      	ldr	r3, [pc, #472]	@ (8003538 <Board1_Actions+0x2ac>)
 8003360:	2202      	movs	r2, #2
 8003362:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Rover_Lights_OFF();
 8003366:	f7fd fe2d 	bl	8000fc4 <Board1_Rover_Lights_OFF>
          break;
 800336a:	e03b      	b.n	80033e4 <Board1_Actions+0x158>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 800336c:	4b72      	ldr	r3, [pc, #456]	@ (8003538 <Board1_Actions+0x2ac>)
 800336e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003372:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003376:	4293      	cmp	r3, r2
 8003378:	d134      	bne.n	80033e4 <Board1_Actions+0x158>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_AUTO;
 800337a:	4b6f      	ldr	r3, [pc, #444]	@ (8003538 <Board1_Actions+0x2ac>)
 800337c:	2201      	movs	r2, #1
 800337e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(false);
 8003382:	2000      	movs	r0, #0
 8003384:	f7ff fd4a 	bl	8002e1c <Board1_Update_Rover_Lights>
          break;
 8003388:	e02c      	b.n	80033e4 <Board1_Actions+0x158>
          b = Board1_Lights_B_Pressed();
 800338a:	f7ff fd1d 	bl	8002dc8 <Board1_Lights_B_Pressed>
 800338e:	4603      	mov	r3, r0
 8003390:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d027      	beq.n	80033e8 <Board1_Actions+0x15c>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_ON;
 8003398:	4b67      	ldr	r3, [pc, #412]	@ (8003538 <Board1_Actions+0x2ac>)
 800339a:	2203      	movs	r2, #3
 800339c:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(true);
 80033a0:	2001      	movs	r0, #1
 80033a2:	f7ff fd3b 	bl	8002e1c <Board1_Update_Rover_Lights>
          break;
 80033a6:	e01f      	b.n	80033e8 <Board1_Actions+0x15c>
          b = Board1_Lights_B_Pressed();
 80033a8:	f7ff fd0e 	bl	8002dc8 <Board1_Lights_B_Pressed>
 80033ac:	4603      	mov	r3, r0
 80033ae:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d007      	beq.n	80033c6 <Board1_Actions+0x13a>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_AUTO;
 80033b6:	4b60      	ldr	r3, [pc, #384]	@ (8003538 <Board1_Actions+0x2ac>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(false);
 80033be:	2000      	movs	r0, #0
 80033c0:	f7ff fd2c 	bl	8002e1c <Board1_Update_Rover_Lights>
          break;
 80033c4:	e012      	b.n	80033ec <Board1_Actions+0x160>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80033c6:	4b5c      	ldr	r3, [pc, #368]	@ (8003538 <Board1_Actions+0x2ac>)
 80033c8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80033cc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d10b      	bne.n	80033ec <Board1_Actions+0x160>
            Board1_DW.is_Normal_voltage_g = Board1_IN_Lights_ON;
 80033d4:	4b58      	ldr	r3, [pc, #352]	@ (8003538 <Board1_Actions+0x2ac>)
 80033d6:	2203      	movs	r2, #3
 80033d8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            Board1_Update_Rover_Lights(true);
 80033dc:	2001      	movs	r0, #1
 80033de:	f7ff fd1d 	bl	8002e1c <Board1_Update_Rover_Lights>
          break;
 80033e2:	e003      	b.n	80033ec <Board1_Actions+0x160>
          break;
 80033e4:	bf00      	nop
 80033e6:	e005      	b.n	80033f4 <Board1_Actions+0x168>
          break;
 80033e8:	bf00      	nop
 80033ea:	e003      	b.n	80033f4 <Board1_Actions+0x168>
          break;
 80033ec:	bf00      	nop
      break;
 80033ee:	e001      	b.n	80033f4 <Board1_Actions+0x168>
      break;
 80033f0:	bf00      	nop
 80033f2:	e000      	b.n	80033f6 <Board1_Actions+0x16a>
      break;
 80033f4:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 80033f6:	4b50      	ldr	r3, [pc, #320]	@ (8003538 <Board1_Actions+0x2ac>)
 80033f8:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 808e 	beq.w	800351e <Board1_Actions+0x292>
    switch (Board1_DW.is_Mode_manager) {
 8003402:	4b4d      	ldr	r3, [pc, #308]	@ (8003538 <Board1_Actions+0x2ac>)
 8003404:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8003408:	2b01      	cmp	r3, #1
 800340a:	d002      	beq.n	8003412 <Board1_Actions+0x186>
 800340c:	2b02      	cmp	r3, #2
 800340e:	d023      	beq.n	8003458 <Board1_Actions+0x1cc>
 8003410:	e085      	b.n	800351e <Board1_Actions+0x292>
     case Board1_IN_Critical_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003412:	4b49      	ldr	r3, [pc, #292]	@ (8003538 <Board1_Actions+0x2ac>)
 8003414:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003418:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800341c:	4293      	cmp	r3, r2
 800341e:	d109      	bne.n	8003434 <Board1_Actions+0x1a8>
        b = !Board1_Critical_Voltage();
 8003420:	f7fe fb4c 	bl	8001abc <Board1_Critical_Voltage>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	bf0c      	ite	eq
 800342a:	2301      	moveq	r3, #1
 800342c:	2300      	movne	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	71fb      	strb	r3, [r7, #7]
 8003432:	e001      	b.n	8003438 <Board1_Actions+0x1ac>
      } else {
        b = false;
 8003434:	2300      	movs	r3, #0
 8003436:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003438:	79fb      	ldrb	r3, [r7, #7]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d06c      	beq.n	8003518 <Board1_Actions+0x28c>
        Board1_DW.is_Mode_manager = Board1_IN_Normal_voltage;
 800343e:	4b3e      	ldr	r3, [pc, #248]	@ (8003538 <Board1_Actions+0x2ac>)
 8003440:	2202      	movs	r2, #2
 8003442:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 8003446:	4b3c      	ldr	r3, [pc, #240]	@ (8003538 <Board1_Actions+0x2ac>)
 8003448:	2201      	movs	r2, #1
 800344a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.decision.mode = DEFAULT;
 800344e:	4b3a      	ldr	r3, [pc, #232]	@ (8003538 <Board1_Actions+0x2ac>)
 8003450:	2200      	movs	r2, #0
 8003452:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 8003456:	e05f      	b.n	8003518 <Board1_Actions+0x28c>

     case Board1_IN_Normal_voltage:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003458:	4b37      	ldr	r3, [pc, #220]	@ (8003538 <Board1_Actions+0x2ac>)
 800345a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800345e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003462:	4293      	cmp	r3, r2
 8003464:	d104      	bne.n	8003470 <Board1_Actions+0x1e4>
        b = Board1_Critical_Voltage();
 8003466:	f7fe fb29 	bl	8001abc <Board1_Critical_Voltage>
 800346a:	4603      	mov	r3, r0
 800346c:	71fb      	strb	r3, [r7, #7]
 800346e:	e001      	b.n	8003474 <Board1_Actions+0x1e8>
      } else {
        b = false;
 8003470:	2300      	movs	r3, #0
 8003472:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003474:	79fb      	ldrb	r3, [r7, #7]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00c      	beq.n	8003494 <Board1_Actions+0x208>
        Board1_DW.is_Normal_voltage_n = Board1_IN_NO_ACTIVE_CHILD;
 800347a:	4b2f      	ldr	r3, [pc, #188]	@ (8003538 <Board1_Actions+0x2ac>)
 800347c:	2200      	movs	r2, #0
 800347e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
        Board1_DW.is_Mode_manager = Board1_IN_Critical_voltage;
 8003482:	4b2d      	ldr	r3, [pc, #180]	@ (8003538 <Board1_Actions+0x2ac>)
 8003484:	2201      	movs	r2, #1
 8003486:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.decision.mode = ECO;
 800348a:	4b2b      	ldr	r3, [pc, #172]	@ (8003538 <Board1_Actions+0x2ac>)
 800348c:	2202      	movs	r2, #2
 800348e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 8003492:	e043      	b.n	800351c <Board1_Actions+0x290>
        switch (Board1_DW.is_Normal_voltage_n) {
 8003494:	4b28      	ldr	r3, [pc, #160]	@ (8003538 <Board1_Actions+0x2ac>)
 8003496:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800349a:	2b03      	cmp	r3, #3
 800349c:	d026      	beq.n	80034ec <Board1_Actions+0x260>
 800349e:	2b03      	cmp	r3, #3
 80034a0:	dc3c      	bgt.n	800351c <Board1_Actions+0x290>
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d002      	beq.n	80034ac <Board1_Actions+0x220>
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d010      	beq.n	80034cc <Board1_Actions+0x240>
      break;
 80034aa:	e037      	b.n	800351c <Board1_Actions+0x290>
          b = Board1_Mode_B_Pressed();
 80034ac:	f7ff fec4 	bl	8003238 <Board1_Mode_B_Pressed>
 80034b0:	4603      	mov	r3, r0
 80034b2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d028      	beq.n	800350c <Board1_Actions+0x280>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_SPORT;
 80034ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003538 <Board1_Actions+0x2ac>)
 80034bc:	2203      	movs	r2, #3
 80034be:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = SPORT;
 80034c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003538 <Board1_Actions+0x2ac>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034ca:	e01f      	b.n	800350c <Board1_Actions+0x280>
          b = Board1_Mode_B_Pressed();
 80034cc:	f7ff feb4 	bl	8003238 <Board1_Mode_B_Pressed>
 80034d0:	4603      	mov	r3, r0
 80034d2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034d4:	79fb      	ldrb	r3, [r7, #7]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d01a      	beq.n	8003510 <Board1_Actions+0x284>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_DEFAULT;
 80034da:	4b17      	ldr	r3, [pc, #92]	@ (8003538 <Board1_Actions+0x2ac>)
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = DEFAULT;
 80034e2:	4b15      	ldr	r3, [pc, #84]	@ (8003538 <Board1_Actions+0x2ac>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 80034ea:	e011      	b.n	8003510 <Board1_Actions+0x284>
          b = Board1_Mode_B_Pressed();
 80034ec:	f7ff fea4 	bl	8003238 <Board1_Mode_B_Pressed>
 80034f0:	4603      	mov	r3, r0
 80034f2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00c      	beq.n	8003514 <Board1_Actions+0x288>
            Board1_DW.is_Normal_voltage_n = Board1_IN_Mode_ECO;
 80034fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003538 <Board1_Actions+0x2ac>)
 80034fc:	2202      	movs	r2, #2
 80034fe:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            Board1_DW.decision.mode = ECO;
 8003502:	4b0d      	ldr	r3, [pc, #52]	@ (8003538 <Board1_Actions+0x2ac>)
 8003504:	2202      	movs	r2, #2
 8003506:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 800350a:	e003      	b.n	8003514 <Board1_Actions+0x288>
          break;
 800350c:	bf00      	nop
 800350e:	e005      	b.n	800351c <Board1_Actions+0x290>
          break;
 8003510:	bf00      	nop
 8003512:	e003      	b.n	800351c <Board1_Actions+0x290>
          break;
 8003514:	bf00      	nop
      break;
 8003516:	e001      	b.n	800351c <Board1_Actions+0x290>
      break;
 8003518:	bf00      	nop
 800351a:	e000      	b.n	800351e <Board1_Actions+0x292>
      break;
 800351c:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 800351e:	4b06      	ldr	r3, [pc, #24]	@ (8003538 <Board1_Actions+0x2ac>)
 8003520:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8003524:	2b00      	cmp	r3, #0
 8003526:	d045      	beq.n	80035b4 <Board1_Actions+0x328>
    switch (Board1_DW.is_Relay_manager) {
 8003528:	4b03      	ldr	r3, [pc, #12]	@ (8003538 <Board1_Actions+0x2ac>)
 800352a:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 800352e:	2b01      	cmp	r3, #1
 8003530:	d004      	beq.n	800353c <Board1_Actions+0x2b0>
 8003532:	2b02      	cmp	r3, #2
 8003534:	d021      	beq.n	800357a <Board1_Actions+0x2ee>
        Board1_DW.decision.relay = false;
      }
      break;
    }
  }
}
 8003536:	e03d      	b.n	80035b4 <Board1_Actions+0x328>
 8003538:	20000248 	.word	0x20000248
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800353c:	4b1f      	ldr	r3, [pc, #124]	@ (80035bc <Board1_Actions+0x330>)
 800353e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003542:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003546:	4293      	cmp	r3, r2
 8003548:	d109      	bne.n	800355e <Board1_Actions+0x2d2>
        b = !Board1_Critical_Voltage();
 800354a:	f7fe fab7 	bl	8001abc <Board1_Critical_Voltage>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	71fb      	strb	r3, [r7, #7]
 800355c:	e001      	b.n	8003562 <Board1_Actions+0x2d6>
        b = false;
 800355e:	2300      	movs	r3, #0
 8003560:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d022      	beq.n	80035ae <Board1_Actions+0x322>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage;
 8003568:	4b14      	ldr	r3, [pc, #80]	@ (80035bc <Board1_Actions+0x330>)
 800356a:	2202      	movs	r2, #2
 800356c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.decision.relay = true;
 8003570:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <Board1_Actions+0x330>)
 8003572:	2201      	movs	r2, #1
 8003574:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003578:	e019      	b.n	80035ae <Board1_Actions+0x322>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <Board1_Actions+0x330>)
 800357c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003580:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003584:	4293      	cmp	r3, r2
 8003586:	d104      	bne.n	8003592 <Board1_Actions+0x306>
        b = Board1_Critical_Voltage();
 8003588:	f7fe fa98 	bl	8001abc <Board1_Critical_Voltage>
 800358c:	4603      	mov	r3, r0
 800358e:	71fb      	strb	r3, [r7, #7]
 8003590:	e001      	b.n	8003596 <Board1_Actions+0x30a>
        b = false;
 8003592:	2300      	movs	r3, #0
 8003594:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <Board1_Actions+0x326>
        Board1_DW.is_Relay_manager = Board1_IN_Critical_voltage;
 800359c:	4b07      	ldr	r3, [pc, #28]	@ (80035bc <Board1_Actions+0x330>)
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        Board1_DW.decision.relay = false;
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <Board1_Actions+0x330>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 80035ac:	e001      	b.n	80035b2 <Board1_Actions+0x326>
      break;
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <Board1_Actions+0x328>
      break;
 80035b2:	bf00      	nop
}
 80035b4:	bf00      	nop
 80035b6:	3708      	adds	r7, #8
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000248 	.word	0x20000248

080035c0 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 80035c6:	f7fd fde9 	bl	800119c <Board1_Is_Rx_Finished>
 80035ca:	4603      	mov	r3, r0
 80035cc:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d036      	beq.n	8003642 <Board1_Receive_decision+0x82>
    b = Board_Verify_Decision_Integrity();
 80035d4:	f7fe fa68 	bl	8001aa8 <Board_Verify_Decision_Integrity>
 80035d8:	4603      	mov	r3, r0
 80035da:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d020      	beq.n	8003624 <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 80035e2:	4b28      	ldr	r3, [pc, #160]	@ (8003684 <Board1_Receive_decision+0xc4>)
 80035e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035e8:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 80035ea:	4b26      	ldr	r3, [pc, #152]	@ (8003684 <Board1_Receive_decision+0xc4>)
 80035ec:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80035f0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Actions != 0) {
 80035f4:	4b23      	ldr	r3, [pc, #140]	@ (8003684 <Board1_Receive_decision+0xc4>)
 80035f6:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <Board1_Receive_decision+0x42>
        Board1_Actions();
 80035fe:	f7ff fe45 	bl	800328c <Board1_Actions>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8003602:	4a20      	ldr	r2, [pc, #128]	@ (8003684 <Board1_Receive_decision+0xc4>)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 800360a:	4b1e      	ldr	r3, [pc, #120]	@ (8003684 <Board1_Receive_decision+0xc4>)
 800360c:	2201      	movs	r2, #1
 800360e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_setSTalk();
 8003612:	f7fd fdb0 	bl	8001176 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003616:	f7fd fdba 	bl	800118e <Board1_Get_Timestamp>
 800361a:	4603      	mov	r3, r0
 800361c:	4a19      	ldr	r2, [pc, #100]	@ (8003684 <Board1_Receive_decision+0xc4>)
 800361e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8003622:	e02b      	b.n	800367c <Board1_Receive_decision+0xbc>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8003624:	4b17      	ldr	r3, [pc, #92]	@ (8003684 <Board1_Receive_decision+0xc4>)
 8003626:	2206      	movs	r2, #6
 8003628:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Decision();
 800362c:	f7fe f95a 	bl	80018e4 <Board1_Wait_Decision>
      Board1_resetSTalk();
 8003630:	f7fd fdd4 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003634:	f7fd fdab 	bl	800118e <Board1_Get_Timestamp>
 8003638:	4603      	mov	r3, r0
 800363a:	4a12      	ldr	r2, [pc, #72]	@ (8003684 <Board1_Receive_decision+0xc4>)
 800363c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003640:	e01c      	b.n	800367c <Board1_Receive_decision+0xbc>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8003642:	4b10      	ldr	r3, [pc, #64]	@ (8003684 <Board1_Receive_decision+0xc4>)
 8003644:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003648:	f640 5148 	movw	r1, #3400	@ 0xd48
 800364c:	4618      	mov	r0, r3
 800364e:	f7fd fd7e 	bl	800114e <Board1_Check_Timeout_Us>
 8003652:	4603      	mov	r3, r0
 8003654:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00f      	beq.n	800367c <Board1_Receive_decision+0xbc>
      Board1_stop_motors();
 800365c:	f7fd fdd2 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8003660:	f7fd fe4e 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8003664:	f7fd fd81 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8003668:	4b06      	ldr	r3, [pc, #24]	@ (8003684 <Board1_Receive_decision+0xc4>)
 800366a:	2201      	movs	r2, #1
 800366c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8003670:	f7fd fd81 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8003674:	4b03      	ldr	r3, [pc, #12]	@ (8003684 <Board1_Receive_decision+0xc4>)
 8003676:	2202      	movs	r2, #2
 8003678:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 800367c:	bf00      	nop
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	20000248 	.word	0x20000248

08003688 <Board1_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Global_Integrity(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 800368c:	4802      	ldr	r0, [pc, #8]	@ (8003698 <Board1_Verify_Global_Integrity+0x10>)
 800368e:	f002 fce7 	bl	8006060 <CRC_Check_GlobalState>
 8003692:	4603      	mov	r3, r0
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd80      	pop	{r7, pc}
 8003698:	20000248 	.word	0x20000248

0800369c <Board1_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar2(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80036a0:	4b09      	ldr	r3, [pc, #36]	@ (80036c8 <Board1_Obs_Sonar2+0x2c>)
 80036a2:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 80036a6:	2b95      	cmp	r3, #149	@ 0x95
 80036a8:	d907      	bls.n	80036ba <Board1_Obs_Sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 80036aa:	4b07      	ldr	r3, [pc, #28]	@ (80036c8 <Board1_Obs_Sonar2+0x2c>)
 80036ac:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 80036b0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80036b4:	d801      	bhi.n	80036ba <Board1_Obs_Sonar2+0x1e>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <Board1_Obs_Sonar2+0x20>
 80036ba:	2300      	movs	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
}
 80036be:	4618      	mov	r0, r3
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	20000248 	.word	0x20000248

080036cc <Board1_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 80036d6:	6839      	ldr	r1, [r7, #0]
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f002 fd87 	bl	80061ec <Time_Check_Elapsed_ms>
 80036de:	4603      	mov	r3, r0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <Board1_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar1(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80036ec:	4b09      	ldr	r3, [pc, #36]	@ (8003714 <Board1_Obs_Sonar1+0x2c>)
 80036ee:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80036f2:	2b95      	cmp	r3, #149	@ 0x95
 80036f4:	d907      	bls.n	8003706 <Board1_Obs_Sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 80036f6:	4b07      	ldr	r3, [pc, #28]	@ (8003714 <Board1_Obs_Sonar1+0x2c>)
 80036f8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80036fc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003700:	d801      	bhi.n	8003706 <Board1_Obs_Sonar1+0x1e>
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <Board1_Obs_Sonar1+0x20>
 8003706:	2300      	movs	r3, #0
 8003708:	b2db      	uxtb	r3, r3
}
 800370a:	4618      	mov	r0, r3
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	20000248 	.word	0x20000248

08003718 <Board1_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar3(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 800371c:	4b09      	ldr	r3, [pc, #36]	@ (8003744 <Board1_Obs_Sonar3+0x2c>)
 800371e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 8003722:	2b95      	cmp	r3, #149	@ 0x95
 8003724:	d907      	bls.n	8003736 <Board1_Obs_Sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 8003726:	4b07      	ldr	r3, [pc, #28]	@ (8003744 <Board1_Obs_Sonar3+0x2c>)
 8003728:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 800372c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003730:	d801      	bhi.n	8003736 <Board1_Obs_Sonar3+0x1e>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <Board1_Obs_Sonar3+0x20>
 8003736:	2300      	movs	r3, #0
 8003738:	b2db      	uxtb	r3, r3
}
 800373a:	4618      	mov	r0, r3
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr
 8003744:	20000248 	.word	0x20000248

08003748 <Board1_Moving_obstacle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Moving_obstacle(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 800374e:	4b7f      	ldr	r3, [pc, #508]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003750:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00f      	beq.n	8003778 <Board1_Moving_obstacle+0x30>
 8003758:	4b7c      	ldr	r3, [pc, #496]	@ (800394c <Board1_Moving_obstacle+0x204>)
 800375a:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 800375e:	2b01      	cmp	r3, #1
 8003760:	d10a      	bne.n	8003778 <Board1_Moving_obstacle+0x30>
       Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003762:	4b7a      	ldr	r3, [pc, #488]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003764:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003768:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800376c:	4293      	cmp	r3, r2
 800376e:	d103      	bne.n	8003778 <Board1_Moving_obstacle+0x30>
    Board1_DW.moving_obstacle = NO_OBSTACLE;
 8003770:	4b76      	ldr	r3, [pc, #472]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003772:	2200      	movs	r2, #0
 8003774:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  if (Board1_DW.is_active_Obstacle_from_left != 0) {
 8003778:	4b74      	ldr	r3, [pc, #464]	@ (800394c <Board1_Moving_obstacle+0x204>)
 800377a:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 800377e:	2b00      	cmp	r3, #0
 8003780:	d06d      	beq.n	800385e <Board1_Moving_obstacle+0x116>
    switch (Board1_DW.is_Obstacle_from_left) {
 8003782:	4b72      	ldr	r3, [pc, #456]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003784:	f893 30fe 	ldrb.w	r3, [r3, #254]	@ 0xfe
 8003788:	2b03      	cmp	r3, #3
 800378a:	d03c      	beq.n	8003806 <Board1_Moving_obstacle+0xbe>
 800378c:	2b03      	cmp	r3, #3
 800378e:	dc66      	bgt.n	800385e <Board1_Moving_obstacle+0x116>
 8003790:	2b01      	cmp	r3, #1
 8003792:	d002      	beq.n	800379a <Board1_Moving_obstacle+0x52>
 8003794:	2b02      	cmp	r3, #2
 8003796:	d005      	beq.n	80037a4 <Board1_Moving_obstacle+0x5c>
 8003798:	e061      	b.n	800385e <Board1_Moving_obstacle+0x116>
     case Bo_IN_Moving_obstacle_from_left:
      Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 800379a:	4b6c      	ldr	r3, [pc, #432]	@ (800394c <Board1_Moving_obstacle+0x204>)
 800379c:	2203      	movs	r2, #3
 800379e:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      break;
 80037a2:	e05c      	b.n	800385e <Board1_Moving_obstacle+0x116>

     case Board1_IN_Obstacle_left:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80037a4:	4b69      	ldr	r3, [pc, #420]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80037a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037aa:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d104      	bne.n	80037bc <Board1_Moving_obstacle+0x74>
        b = Board1_Obs_Sonar2();
 80037b2:	f7ff ff73 	bl	800369c <Board1_Obs_Sonar2>
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
 80037ba:	e001      	b.n	80037c0 <Board1_Moving_obstacle+0x78>
      } else {
        b = false;
 80037bc:	2300      	movs	r3, #0
 80037be:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d008      	beq.n	80037d8 <Board1_Moving_obstacle+0x90>
        Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 80037c6:	4b61      	ldr	r3, [pc, #388]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_DW.moving_obstacle = MOVING_FROM_LEFT;
 80037ce:	4b5f      	ldr	r3, [pc, #380]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs, Board1_OBS_TIMEOUT))
      {
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
      }
      break;
 80037d6:	e03f      	b.n	8003858 <Board1_Moving_obstacle+0x110>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80037d8:	4b5c      	ldr	r3, [pc, #368]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80037da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037de:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d138      	bne.n	8003858 <Board1_Moving_obstacle+0x110>
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs, Board1_OBS_TIMEOUT))
 80037e6:	4b59      	ldr	r3, [pc, #356]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80037e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80037ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff6b 	bl	80036cc <Board1_Check_Timeout_Ms>
 80037f6:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d02d      	beq.n	8003858 <Board1_Moving_obstacle+0x110>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 80037fc:	4b53      	ldr	r3, [pc, #332]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80037fe:	2203      	movs	r2, #3
 8003800:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
      break;
 8003804:	e028      	b.n	8003858 <Board1_Moving_obstacle+0x110>

     case Board1_IN_Waiting:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003806:	4b51      	ldr	r3, [pc, #324]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003808:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800380c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003810:	4293      	cmp	r3, r2
 8003812:	d111      	bne.n	8003838 <Board1_Moving_obstacle+0xf0>
        if (Board1_Obs_Sonar1()) {
 8003814:	f7ff ff68 	bl	80036e8 <Board1_Obs_Sonar1>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d009      	beq.n	8003832 <Board1_Moving_obstacle+0xea>
          b = !Board1_Obs_Sonar2();
 800381e:	f7ff ff3d 	bl	800369c <Board1_Obs_Sonar2>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	bf0c      	ite	eq
 8003828:	2301      	moveq	r3, #1
 800382a:	2300      	movne	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	71fb      	strb	r3, [r7, #7]
 8003830:	e004      	b.n	800383c <Board1_Moving_obstacle+0xf4>
        } else {
          b = false;
 8003832:	2300      	movs	r3, #0
 8003834:	71fb      	strb	r3, [r7, #7]
 8003836:	e001      	b.n	800383c <Board1_Moving_obstacle+0xf4>
        }
      } else {
        b = false;
 8003838:	2300      	movs	r3, #0
 800383a:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00c      	beq.n	800385c <Board1_Moving_obstacle+0x114>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 8003842:	4b42      	ldr	r3, [pc, #264]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003844:	2202      	movs	r2, #2
 8003846:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
        Board1_DW.time_obs = Board1_Get_Timestamp();
 800384a:	f7fd fca0 	bl	800118e <Board1_Get_Timestamp>
 800384e:	4603      	mov	r3, r0
 8003850:	4a3e      	ldr	r2, [pc, #248]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003852:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      }
      break;
 8003856:	e001      	b.n	800385c <Board1_Moving_obstacle+0x114>
      break;
 8003858:	bf00      	nop
 800385a:	e000      	b.n	800385e <Board1_Moving_obstacle+0x116>
      break;
 800385c:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_from_right != 0) {
 800385e:	4b3b      	ldr	r3, [pc, #236]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003860:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8003864:	2b00      	cmp	r3, #0
 8003866:	d06d      	beq.n	8003944 <Board1_Moving_obstacle+0x1fc>
    switch (Board1_DW.is_Obstacle_from_right) {
 8003868:	4b38      	ldr	r3, [pc, #224]	@ (800394c <Board1_Moving_obstacle+0x204>)
 800386a:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800386e:	2b03      	cmp	r3, #3
 8003870:	d03c      	beq.n	80038ec <Board1_Moving_obstacle+0x1a4>
 8003872:	2b03      	cmp	r3, #3
 8003874:	dc66      	bgt.n	8003944 <Board1_Moving_obstacle+0x1fc>
 8003876:	2b01      	cmp	r3, #1
 8003878:	d002      	beq.n	8003880 <Board1_Moving_obstacle+0x138>
 800387a:	2b02      	cmp	r3, #2
 800387c:	d005      	beq.n	800388a <Board1_Moving_obstacle+0x142>
        Board1_DW.time_obs = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 800387e:	e061      	b.n	8003944 <Board1_Moving_obstacle+0x1fc>
      Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8003880:	4b32      	ldr	r3, [pc, #200]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003882:	2203      	movs	r2, #3
 8003884:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      break;
 8003888:	e05c      	b.n	8003944 <Board1_Moving_obstacle+0x1fc>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800388a:	4b30      	ldr	r3, [pc, #192]	@ (800394c <Board1_Moving_obstacle+0x204>)
 800388c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003890:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003894:	4293      	cmp	r3, r2
 8003896:	d104      	bne.n	80038a2 <Board1_Moving_obstacle+0x15a>
        b = Board1_Obs_Sonar2();
 8003898:	f7ff ff00 	bl	800369c <Board1_Obs_Sonar2>
 800389c:	4603      	mov	r3, r0
 800389e:	71fb      	strb	r3, [r7, #7]
 80038a0:	e001      	b.n	80038a6 <Board1_Moving_obstacle+0x15e>
        b = false;
 80038a2:	2300      	movs	r3, #0
 80038a4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d008      	beq.n	80038be <Board1_Moving_obstacle+0x176>
        Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 80038ac:	4b27      	ldr	r3, [pc, #156]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        Board1_DW.moving_obstacle = MOVING_FROM_RIGHT;
 80038b4:	4b25      	ldr	r3, [pc, #148]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
      break;
 80038bc:	e03f      	b.n	800393e <Board1_Moving_obstacle+0x1f6>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80038be:	4b23      	ldr	r3, [pc, #140]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80038c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038c4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d138      	bne.n	800393e <Board1_Moving_obstacle+0x1f6>
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs, Board1_OBS_TIMEOUT))
 80038cc:	4b1f      	ldr	r3, [pc, #124]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80038ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038d2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fef8 	bl	80036cc <Board1_Check_Timeout_Ms>
 80038dc:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d02d      	beq.n	800393e <Board1_Moving_obstacle+0x1f6>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 80038e2:	4b1a      	ldr	r3, [pc, #104]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80038e4:	2203      	movs	r2, #3
 80038e6:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
      break;
 80038ea:	e028      	b.n	800393e <Board1_Moving_obstacle+0x1f6>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80038ec:	4b17      	ldr	r3, [pc, #92]	@ (800394c <Board1_Moving_obstacle+0x204>)
 80038ee:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038f2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d111      	bne.n	800391e <Board1_Moving_obstacle+0x1d6>
        if (Board1_Obs_Sonar3()) {
 80038fa:	f7ff ff0d 	bl	8003718 <Board1_Obs_Sonar3>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d009      	beq.n	8003918 <Board1_Moving_obstacle+0x1d0>
          b = !Board1_Obs_Sonar2();
 8003904:	f7ff feca 	bl	800369c <Board1_Obs_Sonar2>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	bf0c      	ite	eq
 800390e:	2301      	moveq	r3, #1
 8003910:	2300      	movne	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	71fb      	strb	r3, [r7, #7]
 8003916:	e004      	b.n	8003922 <Board1_Moving_obstacle+0x1da>
          b = false;
 8003918:	2300      	movs	r3, #0
 800391a:	71fb      	strb	r3, [r7, #7]
 800391c:	e001      	b.n	8003922 <Board1_Moving_obstacle+0x1da>
        b = false;
 800391e:	2300      	movs	r3, #0
 8003920:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00c      	beq.n	8003942 <Board1_Moving_obstacle+0x1fa>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 8003928:	4b08      	ldr	r3, [pc, #32]	@ (800394c <Board1_Moving_obstacle+0x204>)
 800392a:	2202      	movs	r2, #2
 800392c:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        Board1_DW.time_obs = Board1_Get_Timestamp();
 8003930:	f7fd fc2d 	bl	800118e <Board1_Get_Timestamp>
 8003934:	4603      	mov	r3, r0
 8003936:	4a05      	ldr	r2, [pc, #20]	@ (800394c <Board1_Moving_obstacle+0x204>)
 8003938:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800393c:	e001      	b.n	8003942 <Board1_Moving_obstacle+0x1fa>
      break;
 800393e:	bf00      	nop
 8003940:	e000      	b.n	8003944 <Board1_Moving_obstacle+0x1fc>
      break;
 8003942:	bf00      	nop
}
 8003944:	bf00      	nop
 8003946:	3708      	adds	r7, #8
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20000248 	.word	0x20000248

08003950 <Board1_Button2_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Retro(void)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003956:	4b12      	ldr	r3, [pc, #72]	@ (80039a0 <Board1_Button2_Pressed_Retro+0x50>)
 8003958:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800395c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003960:	4293      	cmp	r3, r2
 8003962:	d002      	beq.n	800396a <Board1_Button2_Pressed_Retro+0x1a>
    y = false;
 8003964:	2300      	movs	r3, #0
 8003966:	71fb      	strb	r3, [r7, #7]
 8003968:	e013      	b.n	8003992 <Board1_Button2_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 800396a:	4b0d      	ldr	r3, [pc, #52]	@ (80039a0 <Board1_Button2_Pressed_Retro+0x50>)
 800396c:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003970:	2b00      	cmp	r3, #0
 8003972:	d006      	beq.n	8003982 <Board1_Button2_Pressed_Retro+0x32>
         (!Board1_DW.prev_button2_retro));
 8003974:	4b0a      	ldr	r3, [pc, #40]	@ (80039a0 <Board1_Button2_Pressed_Retro+0x50>)
 8003976:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <Board1_Button2_Pressed_Retro+0x32>
 800397e:	2301      	movs	r3, #1
 8003980:	e000      	b.n	8003984 <Board1_Button2_Pressed_Retro+0x34>
 8003982:	2300      	movs	r3, #0
 8003984:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_retro = Board1_DW.receivedStatePacket.state.button2;
 8003986:	4b06      	ldr	r3, [pc, #24]	@ (80039a0 <Board1_Button2_Pressed_Retro+0x50>)
 8003988:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 800398c:	4b04      	ldr	r3, [pc, #16]	@ (80039a0 <Board1_Button2_Pressed_Retro+0x50>)
 800398e:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
  }

  return y;
 8003992:	79fb      	ldrb	r3, [r7, #7]
}
 8003994:	4618      	mov	r0, r3
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	20000248 	.word	0x20000248

080039a4 <Board1_Button1_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Retro(void)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 80039aa:	4b12      	ldr	r3, [pc, #72]	@ (80039f4 <Board1_Button1_Pressed_Retro+0x50>)
 80039ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039b0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d002      	beq.n	80039be <Board1_Button1_Pressed_Retro+0x1a>
    y = false;
 80039b8:	2300      	movs	r3, #0
 80039ba:	71fb      	strb	r3, [r7, #7]
 80039bc:	e013      	b.n	80039e6 <Board1_Button1_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 80039be:	4b0d      	ldr	r3, [pc, #52]	@ (80039f4 <Board1_Button1_Pressed_Retro+0x50>)
 80039c0:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d006      	beq.n	80039d6 <Board1_Button1_Pressed_Retro+0x32>
         (!Board1_DW.prev_button1_retro));
 80039c8:	4b0a      	ldr	r3, [pc, #40]	@ (80039f4 <Board1_Button1_Pressed_Retro+0x50>)
 80039ca:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <Board1_Button1_Pressed_Retro+0x32>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <Board1_Button1_Pressed_Retro+0x34>
 80039d6:	2300      	movs	r3, #0
 80039d8:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_retro = Board1_DW.receivedStatePacket.state.button1;
 80039da:	4b06      	ldr	r3, [pc, #24]	@ (80039f4 <Board1_Button1_Pressed_Retro+0x50>)
 80039dc:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 80039e0:	4b04      	ldr	r3, [pc, #16]	@ (80039f4 <Board1_Button1_Pressed_Retro+0x50>)
 80039e2:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
  }

  return y;
 80039e6:	79fb      	ldrb	r3, [r7, #7]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr
 80039f4:	20000248 	.word	0x20000248

080039f8 <Board1_Button2_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Obs(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 80039fe:	4b12      	ldr	r3, [pc, #72]	@ (8003a48 <Board1_Button2_Pressed_Obs+0x50>)
 8003a00:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a04:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d002      	beq.n	8003a12 <Board1_Button2_Pressed_Obs+0x1a>
    y = false;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	71fb      	strb	r3, [r7, #7]
 8003a10:	e013      	b.n	8003a3a <Board1_Button2_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a12:	4b0d      	ldr	r3, [pc, #52]	@ (8003a48 <Board1_Button2_Pressed_Obs+0x50>)
 8003a14:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d006      	beq.n	8003a2a <Board1_Button2_Pressed_Obs+0x32>
         (!Board1_DW.prev_button2_obs));
 8003a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a48 <Board1_Button2_Pressed_Obs+0x50>)
 8003a1e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <Board1_Button2_Pressed_Obs+0x32>
 8003a26:	2301      	movs	r3, #1
 8003a28:	e000      	b.n	8003a2c <Board1_Button2_Pressed_Obs+0x34>
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_obs = Board1_DW.receivedStatePacket.state.button1;
 8003a2e:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <Board1_Button2_Pressed_Obs+0x50>)
 8003a30:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003a34:	4b04      	ldr	r3, [pc, #16]	@ (8003a48 <Board1_Button2_Pressed_Obs+0x50>)
 8003a36:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
  }

  return y;
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	20000248 	.word	0x20000248

08003a4c <Board1_Button1_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Obs(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003a52:	4b12      	ldr	r3, [pc, #72]	@ (8003a9c <Board1_Button1_Pressed_Obs+0x50>)
 8003a54:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a58:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d002      	beq.n	8003a66 <Board1_Button1_Pressed_Obs+0x1a>
    y = false;
 8003a60:	2300      	movs	r3, #0
 8003a62:	71fb      	strb	r3, [r7, #7]
 8003a64:	e013      	b.n	8003a8e <Board1_Button1_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003a66:	4b0d      	ldr	r3, [pc, #52]	@ (8003a9c <Board1_Button1_Pressed_Obs+0x50>)
 8003a68:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d006      	beq.n	8003a7e <Board1_Button1_Pressed_Obs+0x32>
         (!Board1_DW.prev_button1_obs));
 8003a70:	4b0a      	ldr	r3, [pc, #40]	@ (8003a9c <Board1_Button1_Pressed_Obs+0x50>)
 8003a72:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <Board1_Button1_Pressed_Obs+0x32>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <Board1_Button1_Pressed_Obs+0x34>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_obs = Board1_DW.receivedStatePacket.state.button2;
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <Board1_Button1_Pressed_Obs+0x50>)
 8003a84:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003a88:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <Board1_Button1_Pressed_Obs+0x50>)
 8003a8a:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
  }

  return y;
 8003a8e:	79fb      	ldrb	r3, [r7, #7]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	20000248 	.word	0x20000248

08003aa0 <Board1_Combo>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Combo(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Special_retro != 0) {
 8003aa6:	4b5c      	ldr	r3, [pc, #368]	@ (8003c18 <Board1_Combo+0x178>)
 8003aa8:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d054      	beq.n	8003b5a <Board1_Combo+0xba>
    switch (Board1_DW.is_Special_retro) {
 8003ab0:	4b59      	ldr	r3, [pc, #356]	@ (8003c18 <Board1_Combo+0x178>)
 8003ab2:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d03a      	beq.n	8003b30 <Board1_Combo+0x90>
 8003aba:	2b03      	cmp	r3, #3
 8003abc:	dc4d      	bgt.n	8003b5a <Board1_Combo+0xba>
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d002      	beq.n	8003ac8 <Board1_Combo+0x28>
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d02f      	beq.n	8003b26 <Board1_Combo+0x86>
 8003ac6:	e048      	b.n	8003b5a <Board1_Combo+0xba>
     case Board1_IN_First_button:
      b = Board1_Button2_Pressed_Retro();
 8003ac8:	f7ff ff42 	bl	8003950 <Board1_Button2_Pressed_Retro>
 8003acc:	4603      	mov	r3, r0
 8003ace:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d010      	beq.n	8003af8 <Board1_Combo+0x58>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_change;
 8003ad6:	4b50      	ldr	r3, [pc, #320]	@ (8003c18 <Board1_Combo+0x178>)
 8003ad8:	2202      	movs	r2, #2
 8003ada:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        Board1_DW.special_retro = !Board1_DW.special_retro;
 8003ade:	4b4e      	ldr	r3, [pc, #312]	@ (8003c18 <Board1_Combo+0x178>)
 8003ae0:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bf0c      	ite	eq
 8003ae8:	2301      	moveq	r3, #1
 8003aea:	2300      	movne	r3, #0
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	4b49      	ldr	r3, [pc, #292]	@ (8003c18 <Board1_Combo+0x178>)
 8003af2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_button,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
      }
      break;
 8003af6:	e02d      	b.n	8003b54 <Board1_Combo+0xb4>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003af8:	4b47      	ldr	r3, [pc, #284]	@ (8003c18 <Board1_Combo+0x178>)
 8003afa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003afe:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d126      	bne.n	8003b54 <Board1_Combo+0xb4>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button,
 8003b06:	4b44      	ldr	r3, [pc, #272]	@ (8003c18 <Board1_Combo+0x178>)
 8003b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b0c:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7ff fddb 	bl	80036cc <Board1_Check_Timeout_Ms>
 8003b16:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d01b      	beq.n	8003b54 <Board1_Combo+0xb4>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003b1c:	4b3e      	ldr	r3, [pc, #248]	@ (8003c18 <Board1_Combo+0x178>)
 8003b1e:	2203      	movs	r2, #3
 8003b20:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      break;
 8003b24:	e016      	b.n	8003b54 <Board1_Combo+0xb4>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8003b26:	4b3c      	ldr	r3, [pc, #240]	@ (8003c18 <Board1_Combo+0x178>)
 8003b28:	2203      	movs	r2, #3
 8003b2a:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
      break;
 8003b2e:	e014      	b.n	8003b5a <Board1_Combo+0xba>

     case Board1_IN_Special_retro_start:
      b = Board1_Button1_Pressed_Retro();
 8003b30:	f7ff ff38 	bl	80039a4 <Board1_Button1_Pressed_Retro>
 8003b34:	4603      	mov	r3, r0
 8003b36:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b38:	79fb      	ldrb	r3, [r7, #7]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00c      	beq.n	8003b58 <Board1_Combo+0xb8>
        Board1_DW.is_Special_retro = Board1_IN_First_button;
 8003b3e:	4b36      	ldr	r3, [pc, #216]	@ (8003c18 <Board1_Combo+0x178>)
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
        Board1_DW.time_button = Board1_Get_Timestamp();
 8003b46:	f7fd fb22 	bl	800118e <Board1_Get_Timestamp>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	4a32      	ldr	r2, [pc, #200]	@ (8003c18 <Board1_Combo+0x178>)
 8003b4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      }
      break;
 8003b52:	e001      	b.n	8003b58 <Board1_Combo+0xb8>
      break;
 8003b54:	bf00      	nop
 8003b56:	e000      	b.n	8003b5a <Board1_Combo+0xba>
      break;
 8003b58:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_detection != 0) {
 8003b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8003c18 <Board1_Combo+0x178>)
 8003b5c:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d054      	beq.n	8003c0e <Board1_Combo+0x16e>
    switch (Board1_DW.is_Obstacle_detection) {
 8003b64:	4b2c      	ldr	r3, [pc, #176]	@ (8003c18 <Board1_Combo+0x178>)
 8003b66:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d03a      	beq.n	8003be4 <Board1_Combo+0x144>
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	dc4d      	bgt.n	8003c0e <Board1_Combo+0x16e>
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d002      	beq.n	8003b7c <Board1_Combo+0xdc>
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d02f      	beq.n	8003bda <Board1_Combo+0x13a>
        Board1_DW.time_button = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 8003b7a:	e048      	b.n	8003c0e <Board1_Combo+0x16e>
      b = Board1_Button2_Pressed_Obs();
 8003b7c:	f7ff ff3c 	bl	80039f8 <Board1_Button2_Pressed_Obs>
 8003b80:	4603      	mov	r3, r0
 8003b82:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d010      	beq.n	8003bac <Board1_Combo+0x10c>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_change;
 8003b8a:	4b23      	ldr	r3, [pc, #140]	@ (8003c18 <Board1_Combo+0x178>)
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 8003b92:	4b21      	ldr	r3, [pc, #132]	@ (8003c18 <Board1_Combo+0x178>)
 8003b94:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	bf0c      	ite	eq
 8003b9c:	2301      	moveq	r3, #1
 8003b9e:	2300      	movne	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8003c18 <Board1_Combo+0x178>)
 8003ba6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
      break;
 8003baa:	e02d      	b.n	8003c08 <Board1_Combo+0x168>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bac:	4b1a      	ldr	r3, [pc, #104]	@ (8003c18 <Board1_Combo+0x178>)
 8003bae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bb2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d126      	bne.n	8003c08 <Board1_Combo+0x168>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button,
 8003bba:	4b17      	ldr	r3, [pc, #92]	@ (8003c18 <Board1_Combo+0x178>)
 8003bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bc0:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7ff fd81 	bl	80036cc <Board1_Check_Timeout_Ms>
 8003bca:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d01b      	beq.n	8003c08 <Board1_Combo+0x168>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003bd0:	4b11      	ldr	r3, [pc, #68]	@ (8003c18 <Board1_Combo+0x178>)
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      break;
 8003bd8:	e016      	b.n	8003c08 <Board1_Combo+0x168>
      Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8003bda:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <Board1_Combo+0x178>)
 8003bdc:	2203      	movs	r2, #3
 8003bde:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
      break;
 8003be2:	e014      	b.n	8003c0e <Board1_Combo+0x16e>
      b = Board1_Button1_Pressed_Obs();
 8003be4:	f7ff ff32 	bl	8003a4c <Board1_Button1_Pressed_Obs>
 8003be8:	4603      	mov	r3, r0
 8003bea:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003bec:	79fb      	ldrb	r3, [r7, #7]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00c      	beq.n	8003c0c <Board1_Combo+0x16c>
        Board1_DW.is_Obstacle_detection = Board1_IN_First_button;
 8003bf2:	4b09      	ldr	r3, [pc, #36]	@ (8003c18 <Board1_Combo+0x178>)
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
        Board1_DW.time_button = Board1_Get_Timestamp();
 8003bfa:	f7fd fac8 	bl	800118e <Board1_Get_Timestamp>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	4a05      	ldr	r2, [pc, #20]	@ (8003c18 <Board1_Combo+0x178>)
 8003c02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003c06:	e001      	b.n	8003c0c <Board1_Combo+0x16c>
      break;
 8003c08:	bf00      	nop
 8003c0a:	e000      	b.n	8003c0e <Board1_Combo+0x16e>
      break;
 8003c0c:	bf00      	nop
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000248 	.word	0x20000248

08003c1c <Board1_Low_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Low_Voltage(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 8003c20:	4b08      	ldr	r3, [pc, #32]	@ (8003c44 <Board1_Low_Voltage+0x28>)
 8003c22:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003c26:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003c48 <Board1_Low_Voltage+0x2c>
 8003c2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c32:	bf94      	ite	ls
 8003c34:	2301      	movls	r3, #1
 8003c36:	2300      	movhi	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	20000248 	.word	0x20000248
 8003c48:	411d47ae 	.word	0x411d47ae

08003c4c <Board1_High_Temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_High_Temp(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_High_TempERATURE;
 8003c50:	4b08      	ldr	r3, [pc, #32]	@ (8003c74 <Board1_High_Temp+0x28>)
 8003c52:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8003c56:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003c78 <Board1_High_Temp+0x2c>
 8003c5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c62:	bfac      	ite	ge
 8003c64:	2301      	movge	r3, #1
 8003c66:	2300      	movlt	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	20000248 	.word	0x20000248
 8003c78:	42700000 	.word	0x42700000

08003c7c <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Boa_Battery_temperature_manager(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003c82:	4b81      	ldr	r3, [pc, #516]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003c84:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00f      	beq.n	8003cac <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003c8c:	4b7e      	ldr	r3, [pc, #504]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003c8e:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d10a      	bne.n	8003cac <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003c96:	4b7c      	ldr	r3, [pc, #496]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003c98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003c9c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d103      	bne.n	8003cac <Boa_Battery_temperature_manager+0x30>
    Board1_DW.limit_velocity = false;
 8003ca4:	4b78      	ldr	r3, [pc, #480]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  }

  if (Board1_DW.is_active_Battery_manager != 0) {
 8003cac:	4b76      	ldr	r3, [pc, #472]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003cae:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d04f      	beq.n	8003d56 <Boa_Battery_temperature_manager+0xda>
    switch (Board1_DW.is_Battery_manager) {
 8003cb6:	4b74      	ldr	r3, [pc, #464]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003cb8:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d002      	beq.n	8003cc6 <Boa_Battery_temperature_manager+0x4a>
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d02b      	beq.n	8003d1c <Boa_Battery_temperature_manager+0xa0>
 8003cc4:	e047      	b.n	8003d56 <Boa_Battery_temperature_manager+0xda>
     case Board1_IN_Limited:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cc6:	4b70      	ldr	r3, [pc, #448]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003cc8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ccc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d109      	bne.n	8003ce8 <Boa_Battery_temperature_manager+0x6c>
        b = !Board1_Low_Voltage();
 8003cd4:	f7ff ffa2 	bl	8003c1c <Board1_Low_Voltage>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	bf0c      	ite	eq
 8003cde:	2301      	moveq	r3, #1
 8003ce0:	2300      	movne	r3, #0
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	71fb      	strb	r3, [r7, #7]
 8003ce6:	e001      	b.n	8003cec <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003cec:	79fb      	ldrb	r3, [r7, #7]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d004      	beq.n	8003cfc <Boa_Battery_temperature_manager+0x80>
        Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8003cf2:	4b65      	ldr	r3, [pc, #404]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
        Board1_DW.limit_velocity = true;
      }
      break;
 8003cfa:	e029      	b.n	8003d50 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cfc:	4b62      	ldr	r3, [pc, #392]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003cfe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d02:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d122      	bne.n	8003d50 <Boa_Battery_temperature_manager+0xd4>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003d0a:	4b5f      	ldr	r3, [pc, #380]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.limit_velocity = true;
 8003d12:	4b5d      	ldr	r3, [pc, #372]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003d1a:	e019      	b.n	8003d50 <Boa_Battery_temperature_manager+0xd4>

     case Board1_IN_Normal:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d1c:	4b5a      	ldr	r3, [pc, #360]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d1e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d22:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d104      	bne.n	8003d34 <Boa_Battery_temperature_manager+0xb8>
        b = Board1_Low_Voltage();
 8003d2a:	f7ff ff77 	bl	8003c1c <Board1_Low_Voltage>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	71fb      	strb	r3, [r7, #7]
 8003d32:	e001      	b.n	8003d38 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 8003d34:	2300      	movs	r3, #0
 8003d36:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <Boa_Battery_temperature_manager+0xd8>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003d3e:	4b52      	ldr	r3, [pc, #328]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.limit_velocity = true;
 8003d46:	4b50      	ldr	r3, [pc, #320]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      }
      break;
 8003d4e:	e001      	b.n	8003d54 <Boa_Battery_temperature_manager+0xd8>
      break;
 8003d50:	bf00      	nop
 8003d52:	e000      	b.n	8003d56 <Boa_Battery_temperature_manager+0xda>
      break;
 8003d54:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Temperature_manager != 0) {
 8003d56:	4b4c      	ldr	r3, [pc, #304]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d58:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f000 808f 	beq.w	8003e80 <Boa_Battery_temperature_manager+0x204>
    switch (Board1_DW.is_Temperature_manager) {
 8003d62:	4b49      	ldr	r3, [pc, #292]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d64:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8003d68:	2b03      	cmp	r3, #3
 8003d6a:	d068      	beq.n	8003e3e <Boa_Battery_temperature_manager+0x1c2>
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	f300 8087 	bgt.w	8003e80 <Boa_Battery_temperature_manager+0x204>
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d002      	beq.n	8003d7c <Boa_Battery_temperature_manager+0x100>
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d036      	beq.n	8003de8 <Boa_Battery_temperature_manager+0x16c>
        Board1_DW.time_temp = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 8003d7a:	e081      	b.n	8003e80 <Boa_Battery_temperature_manager+0x204>
      if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_Check_Timeout_Ms
 8003d7c:	4b42      	ldr	r3, [pc, #264]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d7e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d82:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d113      	bne.n	8003db2 <Boa_Battery_temperature_manager+0x136>
 8003d8a:	4b3f      	ldr	r3, [pc, #252]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003d8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003d90:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff fc99 	bl	80036cc <Board1_Check_Timeout_Ms>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <Boa_Battery_temperature_manager+0x136>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_o;
 8003da0:	4b39      	ldr	r3, [pc, #228]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003da2:	2202      	movs	r2, #2
 8003da4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.limit_velocity = true;
 8003da8:	4b37      	ldr	r3, [pc, #220]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003db0:	e061      	b.n	8003e76 <Boa_Battery_temperature_manager+0x1fa>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003db2:	4b35      	ldr	r3, [pc, #212]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003db4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003db8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d109      	bne.n	8003dd4 <Boa_Battery_temperature_manager+0x158>
          b = !Board1_High_Temp();
 8003dc0:	f7ff ff44 	bl	8003c4c <Board1_High_Temp>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	bf0c      	ite	eq
 8003dca:	2301      	moveq	r3, #1
 8003dcc:	2300      	movne	r3, #0
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	71fb      	strb	r3, [r7, #7]
 8003dd2:	e001      	b.n	8003dd8 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d04b      	beq.n	8003e76 <Boa_Battery_temperature_manager+0x1fa>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003dde:	4b2a      	ldr	r3, [pc, #168]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003de0:	2203      	movs	r2, #3
 8003de2:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      break;
 8003de6:	e046      	b.n	8003e76 <Boa_Battery_temperature_manager+0x1fa>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003de8:	4b27      	ldr	r3, [pc, #156]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003dea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003dee:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d109      	bne.n	8003e0a <Boa_Battery_temperature_manager+0x18e>
        b = !Board1_High_Temp();
 8003df6:	f7ff ff29 	bl	8003c4c <Board1_High_Temp>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	bf0c      	ite	eq
 8003e00:	2301      	moveq	r3, #1
 8003e02:	2300      	movne	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	71fb      	strb	r3, [r7, #7]
 8003e08:	e001      	b.n	8003e0e <Boa_Battery_temperature_manager+0x192>
        b = false;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d004      	beq.n	8003e1e <Boa_Battery_temperature_manager+0x1a2>
        Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003e14:	4b1c      	ldr	r3, [pc, #112]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e16:	2203      	movs	r2, #3
 8003e18:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
      break;
 8003e1c:	e02d      	b.n	8003e7a <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e24:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d126      	bne.n	8003e7a <Boa_Battery_temperature_manager+0x1fe>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_o;
 8003e2c:	4b16      	ldr	r3, [pc, #88]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e2e:	2202      	movs	r2, #2
 8003e30:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.limit_velocity = true;
 8003e34:	4b14      	ldr	r3, [pc, #80]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      break;
 8003e3c:	e01d      	b.n	8003e7a <Boa_Battery_temperature_manager+0x1fe>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003e3e:	4b12      	ldr	r3, [pc, #72]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e44:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d104      	bne.n	8003e56 <Boa_Battery_temperature_manager+0x1da>
        b = Board1_High_Temp();
 8003e4c:	f7ff fefe 	bl	8003c4c <Board1_High_Temp>
 8003e50:	4603      	mov	r3, r0
 8003e52:	71fb      	strb	r3, [r7, #7]
 8003e54:	e001      	b.n	8003e5a <Boa_Battery_temperature_manager+0x1de>
        b = false;
 8003e56:	2300      	movs	r3, #0
 8003e58:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003e5a:	79fb      	ldrb	r3, [r7, #7]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00e      	beq.n	8003e7e <Boa_Battery_temperature_manager+0x202>
        Board1_DW.is_Temperature_manager = Board1_IN_High_Temperature;
 8003e60:	4b09      	ldr	r3, [pc, #36]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
        Board1_DW.time_temp = Board1_Get_Timestamp();
 8003e68:	f7fd f991 	bl	800118e <Board1_Get_Timestamp>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	4a06      	ldr	r2, [pc, #24]	@ (8003e88 <Boa_Battery_temperature_manager+0x20c>)
 8003e70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8003e74:	e003      	b.n	8003e7e <Boa_Battery_temperature_manager+0x202>
      break;
 8003e76:	bf00      	nop
 8003e78:	e002      	b.n	8003e80 <Boa_Battery_temperature_manager+0x204>
      break;
 8003e7a:	bf00      	nop
 8003e7c:	e000      	b.n	8003e80 <Boa_Battery_temperature_manager+0x204>
      break;
 8003e7e:	bf00      	nop
}
 8003e80:	bf00      	nop
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	20000248 	.word	0x20000248

08003e8c <Board1_Update_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Global_State(void)
{
 8003e8c:	b4b0      	push	{r4, r5, r7}
 8003e8e:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8003e90:	4a17      	ldr	r2, [pc, #92]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003e92:	4b17      	ldr	r3, [pc, #92]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003e94:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8003e98:	33c4      	adds	r3, #196	@ 0xc4
 8003e9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8003ea0:	4a13      	ldr	r2, [pc, #76]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ea2:	4b13      	ldr	r3, [pc, #76]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ea4:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 8003ea8:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 8003eac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003eae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003eb0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003eb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.mov_obs = Board1_DW.moving_obstacle;
 8003eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003eba:	f893 20f0 	ldrb.w	r2, [r3, #240]	@ 0xf0
 8003ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ec0:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 8003ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ec6:	f893 2123 	ldrb.w	r2, [r3, #291]	@ 0x123
 8003eca:	4b09      	ldr	r3, [pc, #36]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ecc:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board1_DW.global_state.limit_vel = Board1_DW.limit_velocity;
 8003ed0:	4b07      	ldr	r3, [pc, #28]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ed2:	f893 2124 	ldrb.w	r2, [r3, #292]	@ 0x124
 8003ed6:	4b06      	ldr	r3, [pc, #24]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ed8:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 8003edc:	4b04      	ldr	r3, [pc, #16]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ede:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8003ee2:	4b03      	ldr	r3, [pc, #12]	@ (8003ef0 <Board1_Update_Global_State+0x64>)
 8003ee4:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 8003ee8:	bf00      	nop
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bcb0      	pop	{r4, r5, r7}
 8003eee:	4770      	bx	lr
 8003ef0:	20000248 	.word	0x20000248

08003ef4 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 8003efa:	f7fd f94f 	bl	800119c <Board1_Is_Rx_Finished>
 8003efe:	4603      	mov	r3, r0
 8003f00:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d050      	beq.n	8003faa <Board1_Receive_global_state+0xb6>
    b = Board1_Verify_Global_Integrity();
 8003f08:	f7ff fbbe 	bl	8003688 <Board1_Verify_Global_Integrity>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d03a      	beq.n	8003f8c <Board1_Receive_global_state+0x98>
      b_previousEvent = Board1_DW.sfEvent;
 8003f16:	4b35      	ldr	r3, [pc, #212]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f18:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f1c:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 8003f1e:	4b33      	ldr	r3, [pc, #204]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f20:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f24:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Moving_obstacle != 0) {
 8003f28:	4b30      	ldr	r3, [pc, #192]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f2a:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <Board1_Receive_global_state+0x42>
        Board1_Moving_obstacle();
 8003f32:	f7ff fc09 	bl	8003748 <Board1_Moving_obstacle>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 8003f36:	4b2d      	ldr	r3, [pc, #180]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f38:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f3c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Combo != 0) {
 8003f40:	4b2a      	ldr	r3, [pc, #168]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f42:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <Board1_Receive_global_state+0x5a>
        Board1_Combo();
 8003f4a:	f7ff fda9 	bl	8003aa0 <Board1_Combo>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 8003f4e:	4b27      	ldr	r3, [pc, #156]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f50:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f54:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Battery_temperature_m != 0) {
 8003f58:	4b24      	ldr	r3, [pc, #144]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f5a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <Board1_Receive_global_state+0x72>
        Boa_Battery_temperature_manager();
 8003f62:	f7ff fe8b 	bl	8003c7c <Boa_Battery_temperature_manager>
      }

      Board1_DW.sfEvent = b_previousEvent;
 8003f66:	4a21      	ldr	r2, [pc, #132]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_Update_Global_State();
 8003f6e:	f7ff ff8d 	bl	8003e8c <Board1_Update_Global_State>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8003f72:	4b1e      	ldr	r3, [pc, #120]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f74:	2204      	movs	r2, #4
 8003f76:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_setSTalk();
 8003f7a:	f7fd f8fc 	bl	8001176 <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003f7e:	f7fd f906 	bl	800118e <Board1_Get_Timestamp>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4a19      	ldr	r2, [pc, #100]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f86:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 8003f8a:	e02b      	b.n	8003fe4 <Board1_Receive_global_state+0xf0>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8003f8c:	4b17      	ldr	r3, [pc, #92]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003f8e:	2207      	movs	r2, #7
 8003f90:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Global_State();
 8003f94:	f7fd fd7e 	bl	8001a94 <Board1_Wait_Global_State>
      Board1_resetSTalk();
 8003f98:	f7fd f920 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003f9c:	f7fd f8f7 	bl	800118e <Board1_Get_Timestamp>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	4a12      	ldr	r2, [pc, #72]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003fa4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003fa8:	e01c      	b.n	8003fe4 <Board1_Receive_global_state+0xf0>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8003faa:	4b10      	ldr	r3, [pc, #64]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003fac:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003fb0:	f241 517c 	movw	r1, #5500	@ 0x157c
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fd f8ca 	bl	800114e <Board1_Check_Timeout_Us>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d00f      	beq.n	8003fe4 <Board1_Receive_global_state+0xf0>
      Board1_stop_motors();
 8003fc4:	f7fd f91e 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8003fc8:	f7fd f99a 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8003fcc:	f7fd f8cd 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8003fd0:	4b06      	ldr	r3, [pc, #24]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8003fd8:	f7fd f8cd 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8003fdc:	4b03      	ldr	r3, [pc, #12]	@ (8003fec <Board1_Receive_global_state+0xf8>)
 8003fde:	2202      	movs	r2, #2
 8003fe0:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 8003fe4:	bf00      	nop
 8003fe6:	3708      	adds	r7, #8
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	20000248 	.word	0x20000248

08003ff0 <Board1_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_State_Integrity(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board1_DW.receivedStatePacket);
 8003ff4:	4802      	ldr	r0, [pc, #8]	@ (8004000 <Board1_Verify_State_Integrity+0x10>)
 8003ff6:	f002 f801 	bl	8005ffc <CRC_Check_State>
 8003ffa:	4603      	mov	r3, r0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	200002e8 	.word	0x200002e8

08004004 <Board1_Wait_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_State(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 8004008:	4802      	ldr	r0, [pc, #8]	@ (8004014 <Board1_Wait_State+0x10>)
 800400a:	f001 ff9d 	bl	8005f48 <UART_Wait_State>
}
 800400e:	bf00      	nop
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	200002e8 	.word	0x200002e8

08004018 <Board1_Update_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Local_State(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 800401c:	f002 f906 	bl	800622c <OS_Enter_Critical>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 8004020:	4b12      	ldr	r3, [pc, #72]	@ (800406c <Board1_Update_Local_State+0x54>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	4a12      	ldr	r2, [pc, #72]	@ (8004070 <Board1_Update_Local_State+0x58>)
 8004026:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 800402a:	4b10      	ldr	r3, [pc, #64]	@ (800406c <Board1_Update_Local_State+0x54>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a10      	ldr	r2, [pc, #64]	@ (8004070 <Board1_Update_Local_State+0x58>)
 8004030:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 8004034:	4b0d      	ldr	r3, [pc, #52]	@ (800406c <Board1_Update_Local_State+0x54>)
 8004036:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800403a:	4b0d      	ldr	r3, [pc, #52]	@ (8004070 <Board1_Update_Local_State+0x58>)
 800403c:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 8004040:	4b0a      	ldr	r3, [pc, #40]	@ (800406c <Board1_Update_Local_State+0x54>)
 8004042:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004046:	4b0a      	ldr	r3, [pc, #40]	@ (8004070 <Board1_Update_Local_State+0x58>)
 8004048:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 800404c:	4b07      	ldr	r3, [pc, #28]	@ (800406c <Board1_Update_Local_State+0x54>)
 800404e:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8004052:	4b07      	ldr	r3, [pc, #28]	@ (8004070 <Board1_Update_Local_State+0x58>)
 8004054:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 8004058:	4b04      	ldr	r3, [pc, #16]	@ (800406c <Board1_Update_Local_State+0x54>)
 800405a:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800405e:	4b04      	ldr	r3, [pc, #16]	@ (8004070 <Board1_Update_Local_State+0x58>)
 8004060:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
  OS_Exit_Critical();
 8004064:	f002 f8e8 	bl	8006238 <OS_Exit_Critical>
}
 8004068:	bf00      	nop
 800406a:	bd80      	pop	{r7, pc}
 800406c:	20000374 	.word	0x20000374
 8004070:	20000248 	.word	0x20000248

08004074 <Board1_Supervisor>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Supervisor(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Supervisor) {
 800407a:	4bc4      	ldr	r3, [pc, #784]	@ (800438c <Board1_Supervisor+0x318>)
 800407c:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8004080:	3b01      	subs	r3, #1
 8004082:	2b0d      	cmp	r3, #13
 8004084:	f200 8240 	bhi.w	8004508 <Board1_Supervisor+0x494>
 8004088:	a201      	add	r2, pc, #4	@ (adr r2, 8004090 <Board1_Supervisor+0x1c>)
 800408a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408e:	bf00      	nop
 8004090:	080040c9 	.word	0x080040c9
 8004094:	08004139 	.word	0x08004139
 8004098:	0800413f 	.word	0x0800413f
 800409c:	08004145 	.word	0x08004145
 80040a0:	080041b5 	.word	0x080041b5
 80040a4:	0800424b 	.word	0x0800424b
 80040a8:	08004251 	.word	0x08004251
 80040ac:	08004257 	.word	0x08004257
 80040b0:	080042ed 	.word	0x080042ed
 80040b4:	0800435d 	.word	0x0800435d
 80040b8:	08004367 	.word	0x08004367
 80040bc:	080043cf 	.word	0x080043cf
 80040c0:	0800442f 	.word	0x0800442f
 80040c4:	0800448f 	.word	0x0800448f
   case Board1_IN_Decision_received:
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80040c8:	4bb0      	ldr	r3, [pc, #704]	@ (800438c <Board1_Supervisor+0x318>)
 80040ca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80040ce:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fd f83b 	bl	800114e <Board1_Check_Timeout_Us>
 80040d8:	4603      	mov	r3, r0
 80040da:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80040dc:	79fb      	ldrb	r3, [r7, #7]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d010      	beq.n	8004104 <Board1_Supervisor+0x90>
      Board1_stop_motors();
 80040e2:	f7fd f88f 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80040e6:	f7fd f90b 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80040ea:	f7fd f83e 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80040ee:	4ba7      	ldr	r3, [pc, #668]	@ (800438c <Board1_Supervisor+0x318>)
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 80040f6:	f7fd f83e 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80040fa:	4ba4      	ldr	r3, [pc, #656]	@ (800438c <Board1_Supervisor+0x318>)
 80040fc:	2202      	movs	r2, #2
 80040fe:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
        Board1_Send_Decision();
        Board1_DW.time_comm = Board1_Get_Timestamp();
      }
    }
    break;
 8004102:	e1f2      	b.n	80044ea <Board1_Supervisor+0x476>
      b = !Board1_isMTalkhigh();
 8004104:	f7fd f870 	bl	80011e8 <Board1_isMTalkhigh>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	bf0c      	ite	eq
 800410e:	2301      	moveq	r3, #1
 8004110:	2300      	movne	r3, #0
 8004112:	b2db      	uxtb	r3, r3
 8004114:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004116:	79fb      	ldrb	r3, [r7, #7]
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 81e6 	beq.w	80044ea <Board1_Supervisor+0x476>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 800411e:	4b9b      	ldr	r3, [pc, #620]	@ (800438c <Board1_Supervisor+0x318>)
 8004120:	220b      	movs	r2, #11
 8004122:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Decision();
 8004126:	f7fd f8af 	bl	8001288 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800412a:	f7fd f830 	bl	800118e <Board1_Get_Timestamp>
 800412e:	4603      	mov	r3, r0
 8004130:	4a96      	ldr	r2, [pc, #600]	@ (800438c <Board1_Supervisor+0x318>)
 8004132:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004136:	e1d8      	b.n	80044ea <Board1_Supervisor+0x476>

   case Board1_IN_Decision_transmitted:
    Board1_Decision_transmitted();
 8004138:	f7fd f982 	bl	8001440 <Board1_Decision_transmitted>
    break;
 800413c:	e1e4      	b.n	8004508 <Board1_Supervisor+0x494>

   case IN_Global_Local_state_transmitt:
    Global_Local_state_transmitted();
 800413e:	f7fd fbdb 	bl	80018f8 <Global_Local_state_transmitted>
    break;
 8004142:	e1e1      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Global_state_received:
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004144:	4b91      	ldr	r3, [pc, #580]	@ (800438c <Board1_Supervisor+0x318>)
 8004146:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800414a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800414e:	4618      	mov	r0, r3
 8004150:	f7fc fffd 	bl	800114e <Board1_Check_Timeout_Us>
 8004154:	4603      	mov	r3, r0
 8004156:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d010      	beq.n	8004180 <Board1_Supervisor+0x10c>
      Board1_stop_motors();
 800415e:	f7fd f851 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004162:	f7fd f8cd 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8004166:	f7fd f800 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 800416a:	4b88      	ldr	r3, [pc, #544]	@ (800438c <Board1_Supervisor+0x318>)
 800416c:	2201      	movs	r2, #1
 800416e:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 8004172:	f7fd f800 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004176:	4b85      	ldr	r3, [pc, #532]	@ (800438c <Board1_Supervisor+0x318>)
 8004178:	2202      	movs	r2, #2
 800417a:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
        Board1_Send_Global_State();
        Board1_DW.time_comm = Board1_Get_Timestamp();
      }
    }
    break;
 800417e:	e1b6      	b.n	80044ee <Board1_Supervisor+0x47a>
      b = !Board1_isMTalkhigh();
 8004180:	f7fd f832 	bl	80011e8 <Board1_isMTalkhigh>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	bf0c      	ite	eq
 800418a:	2301      	moveq	r3, #1
 800418c:	2300      	movne	r3, #0
 800418e:	b2db      	uxtb	r3, r3
 8004190:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004192:	79fb      	ldrb	r3, [r7, #7]
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 81aa 	beq.w	80044ee <Board1_Supervisor+0x47a>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 800419a:	4b7c      	ldr	r3, [pc, #496]	@ (800438c <Board1_Supervisor+0x318>)
 800419c:	220c      	movs	r2, #12
 800419e:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Send_Global_State();
 80041a2:	f7fd fa67 	bl	8001674 <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80041a6:	f7fc fff2 	bl	800118e <Board1_Get_Timestamp>
 80041aa:	4603      	mov	r3, r0
 80041ac:	4a77      	ldr	r2, [pc, #476]	@ (800438c <Board1_Supervisor+0x318>)
 80041ae:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80041b2:	e19c      	b.n	80044ee <Board1_Supervisor+0x47a>

   case Boar_IN_Local_state_transmitted:
    b = Board1_isMTalkhigh();
 80041b4:	f7fd f818 	bl	80011e8 <Board1_isMTalkhigh>
 80041b8:	4603      	mov	r3, r0
 80041ba:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00e      	beq.n	80041e0 <Board1_Supervisor+0x16c>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 80041c2:	4b72      	ldr	r3, [pc, #456]	@ (800438c <Board1_Supervisor+0x318>)
 80041c4:	2207      	movs	r2, #7
 80041c6:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_Global_State();
 80041ca:	f7fd fc63 	bl	8001a94 <Board1_Wait_Global_State>
      Board1_resetSTalk();
 80041ce:	f7fd f805 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80041d2:	f7fc ffdc 	bl	800118e <Board1_Get_Timestamp>
 80041d6:	4603      	mov	r3, r0
 80041d8:	4a6c      	ldr	r2, [pc, #432]	@ (800438c <Board1_Supervisor+0x318>)
 80041da:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
    }
    break;
 80041de:	e188      	b.n	80044f2 <Board1_Supervisor+0x47e>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80041e0:	4b6a      	ldr	r3, [pc, #424]	@ (800438c <Board1_Supervisor+0x318>)
 80041e2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80041e6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fc ffaf 	bl	800114e <Board1_Check_Timeout_Us>
 80041f0:	4603      	mov	r3, r0
 80041f2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80041f4:	79fb      	ldrb	r3, [r7, #7]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 817b 	beq.w	80044f2 <Board1_Supervisor+0x47e>
        if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 80041fc:	4b63      	ldr	r3, [pc, #396]	@ (800438c <Board1_Supervisor+0x318>)
 80041fe:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d110      	bne.n	8004228 <Board1_Supervisor+0x1b4>
          Board1_DW.retransmitted = 1U;
 8004206:	4b61      	ldr	r3, [pc, #388]	@ (800438c <Board1_Supervisor+0x318>)
 8004208:	2201      	movs	r2, #1
 800420a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 800420e:	4b5f      	ldr	r3, [pc, #380]	@ (800438c <Board1_Supervisor+0x318>)
 8004210:	220d      	movs	r2, #13
 8004212:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
          Board1_Send_Local_State();
 8004216:	f7fd fc33 	bl	8001a80 <Board1_Send_Local_State>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 800421a:	f7fc ffb8 	bl	800118e <Board1_Get_Timestamp>
 800421e:	4603      	mov	r3, r0
 8004220:	4a5a      	ldr	r2, [pc, #360]	@ (800438c <Board1_Supervisor+0x318>)
 8004222:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004226:	e164      	b.n	80044f2 <Board1_Supervisor+0x47e>
          Board1_stop_motors();
 8004228:	f7fc ffec 	bl	8001204 <Board1_stop_motors>
          Board1_exit_internal_Normal();
 800422c:	f7fd f868 	bl	8001300 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 8004230:	f7fc ff9b 	bl	800116a <Board1_Abort_Communication>
          Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004234:	4b55      	ldr	r3, [pc, #340]	@ (800438c <Board1_Supervisor+0x318>)
 8004236:	2201      	movs	r2, #1
 8004238:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board1_setSTalk();
 800423c:	f7fc ff9b 	bl	8001176 <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004240:	4b52      	ldr	r3, [pc, #328]	@ (800438c <Board1_Supervisor+0x318>)
 8004242:	2202      	movs	r2, #2
 8004244:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 8004248:	e153      	b.n	80044f2 <Board1_Supervisor+0x47e>

   case Board1_IN_Receive_decision:
    Board1_Receive_decision();
 800424a:	f7ff f9b9 	bl	80035c0 <Board1_Receive_decision>
    break;
 800424e:	e15b      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_global_state:
    Board1_Receive_global_state();
 8004250:	f7ff fe50 	bl	8003ef4 <Board1_Receive_global_state>
    break;
 8004254:	e158      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_state:
    b = Board1_Is_Rx_Finished();
 8004256:	f7fc ffa1 	bl	800119c <Board1_Is_Rx_Finished>
 800425a:	4603      	mov	r3, r0
 800425c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d024      	beq.n	80042ae <Board1_Supervisor+0x23a>
      b = Board1_Verify_State_Integrity();
 8004264:	f7ff fec4 	bl	8003ff0 <Board1_Verify_State_Integrity>
 8004268:	4603      	mov	r3, r0
 800426a:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00e      	beq.n	8004290 <Board1_Supervisor+0x21c>
        Board1_Update_Local_State();
 8004272:	f7ff fed1 	bl	8004018 <Board1_Update_Local_State>
        Board1_DW.is_Supervisor = Board1_IN_Received_state;
 8004276:	4b45      	ldr	r3, [pc, #276]	@ (800438c <Board1_Supervisor+0x318>)
 8004278:	2209      	movs	r2, #9
 800427a:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_setSTalk();
 800427e:	f7fc ff7a 	bl	8001176 <Board1_setSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004282:	f7fc ff84 	bl	800118e <Board1_Get_Timestamp>
 8004286:	4603      	mov	r3, r0
 8004288:	4a40      	ldr	r2, [pc, #256]	@ (800438c <Board1_Supervisor+0x318>)
 800428a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 800428e:	e132      	b.n	80044f6 <Board1_Supervisor+0x482>
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8004290:	4b3e      	ldr	r3, [pc, #248]	@ (800438c <Board1_Supervisor+0x318>)
 8004292:	2208      	movs	r2, #8
 8004294:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
        Board1_Wait_State();
 8004298:	f7ff feb4 	bl	8004004 <Board1_Wait_State>
        Board1_resetSTalk();
 800429c:	f7fc ff9e 	bl	80011dc <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80042a0:	f7fc ff75 	bl	800118e <Board1_Get_Timestamp>
 80042a4:	4603      	mov	r3, r0
 80042a6:	4a39      	ldr	r2, [pc, #228]	@ (800438c <Board1_Supervisor+0x318>)
 80042a8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80042ac:	e123      	b.n	80044f6 <Board1_Supervisor+0x482>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80042ae:	4b37      	ldr	r3, [pc, #220]	@ (800438c <Board1_Supervisor+0x318>)
 80042b0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80042b4:	f640 61d8 	movw	r1, #3800	@ 0xed8
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7fc ff48 	bl	800114e <Board1_Check_Timeout_Us>
 80042be:	4603      	mov	r3, r0
 80042c0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80042c2:	79fb      	ldrb	r3, [r7, #7]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 8116 	beq.w	80044f6 <Board1_Supervisor+0x482>
        Board1_stop_motors();
 80042ca:	f7fc ff9b 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80042ce:	f7fd f817 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80042d2:	f7fc ff4a 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80042d6:	4b2d      	ldr	r3, [pc, #180]	@ (800438c <Board1_Supervisor+0x318>)
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 80042de:	f7fc ff4a 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80042e2:	4b2a      	ldr	r3, [pc, #168]	@ (800438c <Board1_Supervisor+0x318>)
 80042e4:	2202      	movs	r2, #2
 80042e6:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80042ea:	e104      	b.n	80044f6 <Board1_Supervisor+0x482>

   case Board1_IN_Received_state:
    b = !Board1_isMTalkhigh();
 80042ec:	f7fc ff7c 	bl	80011e8 <Board1_isMTalkhigh>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	bf0c      	ite	eq
 80042f6:	2301      	moveq	r3, #1
 80042f8:	2300      	movne	r3, #0
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00c      	beq.n	800431e <Board1_Supervisor+0x2aa>
      Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004304:	4b21      	ldr	r3, [pc, #132]	@ (800438c <Board1_Supervisor+0x318>)
 8004306:	220d      	movs	r2, #13
 8004308:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Send_Local_State();
 800430c:	f7fd fbb8 	bl	8001a80 <Board1_Send_Local_State>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004310:	f7fc ff3d 	bl	800118e <Board1_Get_Timestamp>
 8004314:	4603      	mov	r3, r0
 8004316:	4a1d      	ldr	r2, [pc, #116]	@ (800438c <Board1_Supervisor+0x318>)
 8004318:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 800431c:	e0ed      	b.n	80044fa <Board1_Supervisor+0x486>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 800431e:	4b1b      	ldr	r3, [pc, #108]	@ (800438c <Board1_Supervisor+0x318>)
 8004320:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004324:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004328:	4618      	mov	r0, r3
 800432a:	f7fc ff10 	bl	800114e <Board1_Check_Timeout_Us>
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 80e0 	beq.w	80044fa <Board1_Supervisor+0x486>
        Board1_stop_motors();
 800433a:	f7fc ff63 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800433e:	f7fc ffdf 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004342:	f7fc ff12 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004346:	4b11      	ldr	r3, [pc, #68]	@ (800438c <Board1_Supervisor+0x318>)
 8004348:	2201      	movs	r2, #1
 800434a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 800434e:	f7fc ff12 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004352:	4b0e      	ldr	r3, [pc, #56]	@ (800438c <Board1_Supervisor+0x318>)
 8004354:	2202      	movs	r2, #2
 8004356:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800435a:	e0ce      	b.n	80044fa <Board1_Supervisor+0x486>

   case Board1_IN_Same_decision:
    Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 800435c:	4b0b      	ldr	r3, [pc, #44]	@ (800438c <Board1_Supervisor+0x318>)
 800435e:	220e      	movs	r2, #14
 8004360:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    break;
 8004364:	e0d0      	b.n	8004508 <Board1_Supervisor+0x494>

   case Board1_IN_Transmit_Decision:
    b = Board1_Is_Tx_Finished();
 8004366:	f7fc ff46 	bl	80011f6 <Board1_Is_Tx_Finished>
 800436a:	4603      	mov	r3, r0
 800436c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00d      	beq.n	8004390 <Board1_Supervisor+0x31c>
      Board1_DW.is_Supervisor = Board1_IN_Decision_transmitted;
 8004374:	4b05      	ldr	r3, [pc, #20]	@ (800438c <Board1_Supervisor+0x318>)
 8004376:	2202      	movs	r2, #2
 8004378:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800437c:	f7fc ff07 	bl	800118e <Board1_Get_Timestamp>
 8004380:	4603      	mov	r3, r0
 8004382:	4a02      	ldr	r2, [pc, #8]	@ (800438c <Board1_Supervisor+0x318>)
 8004384:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004388:	e0b9      	b.n	80044fe <Board1_Supervisor+0x48a>
 800438a:	bf00      	nop
 800438c:	20000248 	.word	0x20000248
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004390:	4b5f      	ldr	r3, [pc, #380]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004392:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004396:	f640 3154 	movw	r1, #2900	@ 0xb54
 800439a:	4618      	mov	r0, r3
 800439c:	f7fc fed7 	bl	800114e <Board1_Check_Timeout_Us>
 80043a0:	4603      	mov	r3, r0
 80043a2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 80a9 	beq.w	80044fe <Board1_Supervisor+0x48a>
        Board1_stop_motors();
 80043ac:	f7fc ff2a 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80043b0:	f7fc ffa6 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80043b4:	f7fc fed9 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80043b8:	4b55      	ldr	r3, [pc, #340]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 80043c0:	f7fc fed9 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80043c4:	4b52      	ldr	r3, [pc, #328]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043c6:	2202      	movs	r2, #2
 80043c8:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80043cc:	e097      	b.n	80044fe <Board1_Supervisor+0x48a>

   case Board1_IN_Transmit_Global_State:
    b = Board1_Is_Tx_Finished();
 80043ce:	f7fc ff12 	bl	80011f6 <Board1_Is_Tx_Finished>
 80043d2:	4603      	mov	r3, r0
 80043d4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00a      	beq.n	80043f2 <Board1_Supervisor+0x37e>
      Board1_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 80043dc:	4b4c      	ldr	r3, [pc, #304]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043de:	2203      	movs	r2, #3
 80043e0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80043e4:	f7fc fed3 	bl	800118e <Board1_Get_Timestamp>
 80043e8:	4603      	mov	r3, r0
 80043ea:	4a49      	ldr	r2, [pc, #292]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043ec:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80043f0:	e087      	b.n	8004502 <Board1_Supervisor+0x48e>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80043f2:	4b47      	ldr	r3, [pc, #284]	@ (8004510 <Board1_Supervisor+0x49c>)
 80043f4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80043f8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fc fea6 	bl	800114e <Board1_Check_Timeout_Us>
 8004402:	4603      	mov	r3, r0
 8004404:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004406:	79fb      	ldrb	r3, [r7, #7]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d07a      	beq.n	8004502 <Board1_Supervisor+0x48e>
        Board1_stop_motors();
 800440c:	f7fc fefa 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004410:	f7fc ff76 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004414:	f7fc fea9 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004418:	4b3d      	ldr	r3, [pc, #244]	@ (8004510 <Board1_Supervisor+0x49c>)
 800441a:	2201      	movs	r2, #1
 800441c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004420:	f7fc fea9 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004424:	4b3a      	ldr	r3, [pc, #232]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004426:	2202      	movs	r2, #2
 8004428:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800442c:	e069      	b.n	8004502 <Board1_Supervisor+0x48e>

   case Board1_IN_Transmit_Local_State:
    b = Board1_Is_Tx_Finished();
 800442e:	f7fc fee2 	bl	80011f6 <Board1_Is_Tx_Finished>
 8004432:	4603      	mov	r3, r0
 8004434:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004436:	79fb      	ldrb	r3, [r7, #7]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00a      	beq.n	8004452 <Board1_Supervisor+0x3de>
      Board1_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 800443c:	4b34      	ldr	r3, [pc, #208]	@ (8004510 <Board1_Supervisor+0x49c>)
 800443e:	2205      	movs	r2, #5
 8004440:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004444:	f7fc fea3 	bl	800118e <Board1_Get_Timestamp>
 8004448:	4603      	mov	r3, r0
 800444a:	4a31      	ldr	r2, [pc, #196]	@ (8004510 <Board1_Supervisor+0x49c>)
 800444c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004450:	e059      	b.n	8004506 <Board1_Supervisor+0x492>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_STATE_SEND_TIMEOUT);
 8004452:	4b2f      	ldr	r3, [pc, #188]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004454:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004458:	f640 0198 	movw	r1, #2200	@ 0x898
 800445c:	4618      	mov	r0, r3
 800445e:	f7fc fe76 	bl	800114e <Board1_Check_Timeout_Us>
 8004462:	4603      	mov	r3, r0
 8004464:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004466:	79fb      	ldrb	r3, [r7, #7]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d04c      	beq.n	8004506 <Board1_Supervisor+0x492>
        Board1_stop_motors();
 800446c:	f7fc feca 	bl	8001204 <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004470:	f7fc ff46 	bl	8001300 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004474:	f7fc fe79 	bl	800116a <Board1_Abort_Communication>
        Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 8004478:	4b25      	ldr	r3, [pc, #148]	@ (8004510 <Board1_Supervisor+0x49c>)
 800447a:	2201      	movs	r2, #1
 800447c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
        Board1_setSTalk();
 8004480:	f7fc fe79 	bl	8001176 <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004484:	4b22      	ldr	r3, [pc, #136]	@ (8004510 <Board1_Supervisor+0x49c>)
 8004486:	2202      	movs	r2, #2
 8004488:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 800448c:	e03b      	b.n	8004506 <Board1_Supervisor+0x492>

   case Board1_IN_Waiting_to_start:
    if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 800448e:	f7fc fe57 	bl	8001140 <Board1_isSessionhigh>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d017      	beq.n	80044c8 <Board1_Supervisor+0x454>
 8004498:	f7fc fea6 	bl	80011e8 <Board1_isMTalkhigh>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d012      	beq.n	80044c8 <Board1_Supervisor+0x454>
      Board1_DW.retransmitted = 0U;
 80044a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
      Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 80044aa:	4b19      	ldr	r3, [pc, #100]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044ac:	2208      	movs	r2, #8
 80044ae:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
      Board1_Wait_State();
 80044b2:	f7ff fda7 	bl	8004004 <Board1_Wait_State>
      Board1_resetSTalk();
 80044b6:	f7fc fe91 	bl	80011dc <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80044ba:	f7fc fe68 	bl	800118e <Board1_Get_Timestamp>
 80044be:	4603      	mov	r3, r0
 80044c0:	4a13      	ldr	r2, [pc, #76]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044c2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_Abort_Communication();
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
    break;
 80044c6:	e01f      	b.n	8004508 <Board1_Supervisor+0x494>
      Board1_stop_motors();
 80044c8:	f7fc fe9c 	bl	8001204 <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80044cc:	f7fc ff18 	bl	8001300 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80044d0:	f7fc fe4b 	bl	800116a <Board1_Abort_Communication>
      Board1_DW.is_Supervision_task = Board1_IN_Degraded;
 80044d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
      Board1_setSTalk();
 80044dc:	f7fc fe4b 	bl	8001176 <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 80044e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004510 <Board1_Supervisor+0x49c>)
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    break;
 80044e8:	e00e      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044ea:	bf00      	nop
 80044ec:	e00c      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044ee:	bf00      	nop
 80044f0:	e00a      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044f2:	bf00      	nop
 80044f4:	e008      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044f6:	bf00      	nop
 80044f8:	e006      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044fa:	bf00      	nop
 80044fc:	e004      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 80044fe:	bf00      	nop
 8004500:	e002      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 8004502:	bf00      	nop
 8004504:	e000      	b.n	8004508 <Board1_Supervisor+0x494>
    break;
 8004506:	bf00      	nop
  }
}
 8004508:	bf00      	nop
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	20000248 	.word	0x20000248

08004514 <Board1_Init_Data_Structures>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Init_Data_Structures(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 8004518:	4b1c      	ldr	r3, [pc, #112]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 800451a:	33c4      	adds	r3, #196	@ 0xc4
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	605a      	str	r2, [r3, #4]
 8004522:	609a      	str	r2, [r3, #8]
 8004524:	60da      	str	r2, [r3, #12]
  Board1_DW.global_state = tmp_0;
 8004526:	4b19      	ldr	r3, [pc, #100]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 8004528:	3338      	adds	r3, #56	@ 0x38
 800452a:	2234      	movs	r2, #52	@ 0x34
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f010 fc2d 	bl	8014d8e <memset>
 8004534:	4b15      	ldr	r3, [pc, #84]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 8004536:	2201      	movs	r2, #1
 8004538:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board1_DW.decision = tmp_1;
 800453c:	4b13      	ldr	r3, [pc, #76]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 800453e:	3388      	adds	r3, #136	@ 0x88
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	605a      	str	r2, [r3, #4]
 8004546:	609a      	str	r2, [r3, #8]
 8004548:	60da      	str	r2, [r3, #12]
 800454a:	611a      	str	r2, [r3, #16]
 800454c:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 800454e:	4b0f      	ldr	r3, [pc, #60]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 8004550:	33a0      	adds	r3, #160	@ 0xa0
 8004552:	2224      	movs	r2, #36	@ 0x24
 8004554:	2100      	movs	r1, #0
 8004556:	4618      	mov	r0, r3
 8004558:	f010 fc19 	bl	8014d8e <memset>
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 800455c:	4b0b      	ldr	r3, [pc, #44]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 800455e:	4618      	mov	r0, r3
 8004560:	2338      	movs	r3, #56	@ 0x38
 8004562:	461a      	mov	r2, r3
 8004564:	2100      	movs	r1, #0
 8004566:	f010 fc12 	bl	8014d8e <memset>
 800456a:	4b08      	ldr	r3, [pc, #32]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board1_DW.receivedDecisionPacket = tmp_4;
 8004572:	4b06      	ldr	r3, [pc, #24]	@ (800458c <Board1_Init_Data_Structures+0x78>)
 8004574:	336c      	adds	r3, #108	@ 0x6c
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	605a      	str	r2, [r3, #4]
 800457c:	609a      	str	r2, [r3, #8]
 800457e:	60da      	str	r2, [r3, #12]
 8004580:	611a      	str	r2, [r3, #16]
 8004582:	615a      	str	r2, [r3, #20]
 8004584:	619a      	str	r2, [r3, #24]
}
 8004586:	bf00      	nop
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20000248 	.word	0x20000248

08004590 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8004596:	4bc2      	ldr	r3, [pc, #776]	@ (80048a0 <Board1_step+0x310>)
 8004598:	f04f 32ff 	mov.w	r2, #4294967295
 800459c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board1_DW.is_active_c3_Board1 == 0) {
 80045a0:	4bbf      	ldr	r3, [pc, #764]	@ (80048a0 <Board1_step+0x310>)
 80045a2:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d112      	bne.n	80045d0 <Board1_step+0x40>
    Board1_DW.is_active_c3_Board1 = 1U;
 80045aa:	4bbd      	ldr	r3, [pc, #756]	@ (80048a0 <Board1_step+0x310>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    Board1_Init_Data_Structures();
 80045b2:	f7ff ffaf 	bl	8004514 <Board1_Init_Data_Structures>
    Board1_setSTalk();
 80045b6:	f7fc fdde 	bl	8001176 <Board1_setSTalk>
    Board1_DW.is_c3_Board1 = Board1_IN_Supervision_task;
 80045ba:	4bb9      	ldr	r3, [pc, #740]	@ (80048a0 <Board1_step+0x310>)
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    Board1_DW.is_Supervision_task = Board1_IN_Normal;
 80045c2:	4bb7      	ldr	r3, [pc, #732]	@ (80048a0 <Board1_step+0x310>)
 80045c4:	2202      	movs	r2, #2
 80045c6:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    Board1_enter_internal_Normal();
 80045ca:	f7fc fd15 	bl	8000ff8 <Board1_enter_internal_Normal>
      break;
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 80045ce:	e19d      	b.n	800490c <Board1_step+0x37c>
  } else if (Board1_DW.is_c3_Board1 == Board1_IN_Supervision_task) {
 80045d0:	4bb3      	ldr	r3, [pc, #716]	@ (80048a0 <Board1_step+0x310>)
 80045d2:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	f040 8198 	bne.w	800490c <Board1_step+0x37c>
    switch (Board1_DW.is_Supervision_task) {
 80045dc:	4bb0      	ldr	r3, [pc, #704]	@ (80048a0 <Board1_step+0x310>)
 80045de:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80045e2:	2b03      	cmp	r3, #3
 80045e4:	f000 8187 	beq.w	80048f6 <Board1_step+0x366>
 80045e8:	2b03      	cmp	r3, #3
 80045ea:	f300 818f 	bgt.w	800490c <Board1_step+0x37c>
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d003      	beq.n	80045fa <Board1_step+0x6a>
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	f000 8156 	beq.w	80048a4 <Board1_step+0x314>
}
 80045f8:	e188      	b.n	800490c <Board1_step+0x37c>
      switch (Board1_DW.is_Degraded) {
 80045fa:	4ba9      	ldr	r3, [pc, #676]	@ (80048a0 <Board1_step+0x310>)
 80045fc:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8004600:	2b01      	cmp	r3, #1
 8004602:	d003      	beq.n	800460c <Board1_step+0x7c>
 8004604:	2b02      	cmp	r3, #2
 8004606:	f000 813e 	beq.w	8004886 <Board1_step+0x2f6>
      break;
 800460a:	e17f      	b.n	800490c <Board1_step+0x37c>
        switch (Board1_DW.is_Restablish) {
 800460c:	4ba4      	ldr	r3, [pc, #656]	@ (80048a0 <Board1_step+0x310>)
 800460e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8004612:	3b01      	subs	r3, #1
 8004614:	2b05      	cmp	r3, #5
 8004616:	f200 8141 	bhi.w	800489c <Board1_step+0x30c>
 800461a:	a201      	add	r2, pc, #4	@ (adr r2, 8004620 <Board1_step+0x90>)
 800461c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004620:	08004639 	.word	0x08004639
 8004624:	08004657 	.word	0x08004657
 8004628:	080046db 	.word	0x080046db
 800462c:	08004765 	.word	0x08004765
 8004630:	080047cb 	.word	0x080047cb
 8004634:	08004823 	.word	0x08004823
          Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004638:	4b99      	ldr	r3, [pc, #612]	@ (80048a0 <Board1_step+0x310>)
 800463a:	2200      	movs	r2, #0
 800463c:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
          Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 8004640:	4b97      	ldr	r3, [pc, #604]	@ (80048a0 <Board1_step+0x310>)
 8004642:	2200      	movs	r2, #0
 8004644:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          Board1_DW.is_Supervision_task = Board1_IN_Normal;
 8004648:	4b95      	ldr	r3, [pc, #596]	@ (80048a0 <Board1_step+0x310>)
 800464a:	2202      	movs	r2, #2
 800464c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
          Board1_enter_internal_Normal();
 8004650:	f7fc fcd2 	bl	8000ff8 <Board1_enter_internal_Normal>
          break;
 8004654:	e116      	b.n	8004884 <Board1_step+0x2f4>
          b = !Board1_isSessionhigh();
 8004656:	f7fc fd73 	bl	8001140 <Board1_isSessionhigh>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	bf0c      	ite	eq
 8004660:	2301      	moveq	r3, #1
 8004662:	2300      	movne	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004668:	79fb      	ldrb	r3, [r7, #7]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <Board1_step+0xe8>
            Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 800466e:	4b8c      	ldr	r3, [pc, #560]	@ (80048a0 <Board1_step+0x310>)
 8004670:	2201      	movs	r2, #1
 8004672:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
          break;
 8004676:	e0fe      	b.n	8004876 <Board1_step+0x2e6>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004678:	4b89      	ldr	r3, [pc, #548]	@ (80048a0 <Board1_step+0x310>)
 800467a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800467e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004682:	4618      	mov	r0, r3
 8004684:	f7fc fd63 	bl	800114e <Board1_Check_Timeout_Us>
 8004688:	4603      	mov	r3, r0
 800468a:	71fb      	strb	r3, [r7, #7]
            if (b) {
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 80f1 	beq.w	8004876 <Board1_step+0x2e6>
              if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004694:	4b82      	ldr	r3, [pc, #520]	@ (80048a0 <Board1_step+0x310>)
 8004696:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d110      	bne.n	80046c0 <Board1_step+0x130>
                Board1_DW.retransmitted = 1U;
 800469e:	4b80      	ldr	r3, [pc, #512]	@ (80048a0 <Board1_step+0x310>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
                Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 80046a6:	4b7e      	ldr	r3, [pc, #504]	@ (80048a0 <Board1_step+0x310>)
 80046a8:	2205      	movs	r2, #5
 80046aa:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
                Board1_Send_Ping();
 80046ae:	f7fc fd68 	bl	8001182 <Board1_Send_Ping>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 80046b2:	f7fc fd6c 	bl	800118e <Board1_Get_Timestamp>
 80046b6:	4603      	mov	r3, r0
 80046b8:	4a79      	ldr	r2, [pc, #484]	@ (80048a0 <Board1_step+0x310>)
 80046ba:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 80046be:	e0da      	b.n	8004876 <Board1_step+0x2e6>
                Board1_Abort_Communication();
 80046c0:	f7fc fd53 	bl	800116a <Board1_Abort_Communication>
                Board1_setSTalk();
 80046c4:	f7fc fd57 	bl	8001176 <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80046c8:	4b75      	ldr	r3, [pc, #468]	@ (80048a0 <Board1_step+0x310>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 80046d0:	4b73      	ldr	r3, [pc, #460]	@ (80048a0 <Board1_step+0x310>)
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 80046d8:	e0cd      	b.n	8004876 <Board1_step+0x2e6>
          b = Board1_Is_Rx_Finished();
 80046da:	f7fc fd5f 	bl	800119c <Board1_Is_Rx_Finished>
 80046de:	4603      	mov	r3, r0
 80046e0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d022      	beq.n	800472e <Board1_step+0x19e>
            b = Board1_Verify_Ping();
 80046e8:	f7fc fd60 	bl	80011ac <Board1_Verify_Ping>
 80046ec:	4603      	mov	r3, r0
 80046ee:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80046f0:	79fb      	ldrb	r3, [r7, #7]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00c      	beq.n	8004710 <Board1_step+0x180>
              Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 80046f6:	4b6a      	ldr	r3, [pc, #424]	@ (80048a0 <Board1_step+0x310>)
 80046f8:	2204      	movs	r2, #4
 80046fa:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_setSTalk();
 80046fe:	f7fc fd3a 	bl	8001176 <Board1_setSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004702:	f7fc fd44 	bl	800118e <Board1_Get_Timestamp>
 8004706:	4603      	mov	r3, r0
 8004708:	4a65      	ldr	r2, [pc, #404]	@ (80048a0 <Board1_step+0x310>)
 800470a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800470e:	e0b4      	b.n	800487a <Board1_step+0x2ea>
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004710:	4b63      	ldr	r3, [pc, #396]	@ (80048a0 <Board1_step+0x310>)
 8004712:	2203      	movs	r2, #3
 8004714:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_Wait_Ping();
 8004718:	f7fc fd56 	bl	80011c8 <Board1_Wait_Ping>
              Board1_resetSTalk();
 800471c:	f7fc fd5e 	bl	80011dc <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004720:	f7fc fd35 	bl	800118e <Board1_Get_Timestamp>
 8004724:	4603      	mov	r3, r0
 8004726:	4a5e      	ldr	r2, [pc, #376]	@ (80048a0 <Board1_step+0x310>)
 8004728:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800472c:	e0a5      	b.n	800487a <Board1_step+0x2ea>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800472e:	4b5c      	ldr	r3, [pc, #368]	@ (80048a0 <Board1_step+0x310>)
 8004730:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004734:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004738:	4618      	mov	r0, r3
 800473a:	f7fc fd08 	bl	800114e <Board1_Check_Timeout_Us>
 800473e:	4603      	mov	r3, r0
 8004740:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004742:	79fb      	ldrb	r3, [r7, #7]
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 8098 	beq.w	800487a <Board1_step+0x2ea>
              Board1_Abort_Communication();
 800474a:	f7fc fd0e 	bl	800116a <Board1_Abort_Communication>
              Board1_setSTalk();
 800474e:	f7fc fd12 	bl	8001176 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004752:	4b53      	ldr	r3, [pc, #332]	@ (80048a0 <Board1_step+0x310>)
 8004754:	2200      	movs	r2, #0
 8004756:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 800475a:	4b51      	ldr	r3, [pc, #324]	@ (80048a0 <Board1_step+0x310>)
 800475c:	2202      	movs	r2, #2
 800475e:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004762:	e08a      	b.n	800487a <Board1_step+0x2ea>
          b = !Board1_isMTalkhigh();
 8004764:	f7fc fd40 	bl	80011e8 <Board1_isMTalkhigh>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	bf0c      	ite	eq
 800476e:	2301      	moveq	r3, #1
 8004770:	2300      	movne	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00c      	beq.n	8004796 <Board1_step+0x206>
            Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 800477c:	4b48      	ldr	r3, [pc, #288]	@ (80048a0 <Board1_step+0x310>)
 800477e:	2205      	movs	r2, #5
 8004780:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_Send_Ping();
 8004784:	f7fc fcfd 	bl	8001182 <Board1_Send_Ping>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 8004788:	f7fc fd01 	bl	800118e <Board1_Get_Timestamp>
 800478c:	4603      	mov	r3, r0
 800478e:	4a44      	ldr	r2, [pc, #272]	@ (80048a0 <Board1_step+0x310>)
 8004790:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 8004794:	e073      	b.n	800487e <Board1_step+0x2ee>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004796:	4b42      	ldr	r3, [pc, #264]	@ (80048a0 <Board1_step+0x310>)
 8004798:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800479c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7fc fcd4 	bl	800114e <Board1_Check_Timeout_Us>
 80047a6:	4603      	mov	r3, r0
 80047a8:	71fb      	strb	r3, [r7, #7]
            if (b) {
 80047aa:	79fb      	ldrb	r3, [r7, #7]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d066      	beq.n	800487e <Board1_step+0x2ee>
              Board1_Abort_Communication();
 80047b0:	f7fc fcdb 	bl	800116a <Board1_Abort_Communication>
              Board1_setSTalk();
 80047b4:	f7fc fcdf 	bl	8001176 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 80047b8:	4b39      	ldr	r3, [pc, #228]	@ (80048a0 <Board1_step+0x310>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 80047c0:	4b37      	ldr	r3, [pc, #220]	@ (80048a0 <Board1_step+0x310>)
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 80047c8:	e059      	b.n	800487e <Board1_step+0x2ee>
          b = Board1_Is_Tx_Finished();
 80047ca:	f7fc fd14 	bl	80011f6 <Board1_Is_Tx_Finished>
 80047ce:	4603      	mov	r3, r0
 80047d0:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80047d2:	79fb      	ldrb	r3, [r7, #7]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <Board1_step+0x25e>
            Board1_DW.is_Restablish = Board1_IN_Ping_transmitted;
 80047d8:	4b31      	ldr	r3, [pc, #196]	@ (80048a0 <Board1_step+0x310>)
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_DW.time_comm = Board1_Get_Timestamp();
 80047e0:	f7fc fcd5 	bl	800118e <Board1_Get_Timestamp>
 80047e4:	4603      	mov	r3, r0
 80047e6:	4a2e      	ldr	r2, [pc, #184]	@ (80048a0 <Board1_step+0x310>)
 80047e8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 80047ec:	e049      	b.n	8004882 <Board1_step+0x2f2>
            b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 80047ee:	4b2c      	ldr	r3, [pc, #176]	@ (80048a0 <Board1_step+0x310>)
 80047f0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80047f4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fc fca8 	bl	800114e <Board1_Check_Timeout_Us>
 80047fe:	4603      	mov	r3, r0
 8004800:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d03c      	beq.n	8004882 <Board1_step+0x2f2>
              Board1_Abort_Communication();
 8004808:	f7fc fcaf 	bl	800116a <Board1_Abort_Communication>
              Board1_setSTalk();
 800480c:	f7fc fcb3 	bl	8001176 <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004810:	4b23      	ldr	r3, [pc, #140]	@ (80048a0 <Board1_step+0x310>)
 8004812:	2200      	movs	r2, #0
 8004814:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004818:	4b21      	ldr	r3, [pc, #132]	@ (80048a0 <Board1_step+0x310>)
 800481a:	2202      	movs	r2, #2
 800481c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004820:	e02f      	b.n	8004882 <Board1_step+0x2f2>
          if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 8004822:	f7fc fc8d 	bl	8001140 <Board1_isSessionhigh>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d017      	beq.n	800485c <Board1_step+0x2cc>
 800482c:	f7fc fcdc 	bl	80011e8 <Board1_isMTalkhigh>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d012      	beq.n	800485c <Board1_step+0x2cc>
            Board1_DW.retransmitted = 0U;
 8004836:	4b1a      	ldr	r3, [pc, #104]	@ (80048a0 <Board1_step+0x310>)
 8004838:	2200      	movs	r2, #0
 800483a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
            Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 800483e:	4b18      	ldr	r3, [pc, #96]	@ (80048a0 <Board1_step+0x310>)
 8004840:	2203      	movs	r2, #3
 8004842:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_Wait_Ping();
 8004846:	f7fc fcbf 	bl	80011c8 <Board1_Wait_Ping>
            Board1_resetSTalk();
 800484a:	f7fc fcc7 	bl	80011dc <Board1_resetSTalk>
            Board1_DW.time_comm = Board1_Get_Timestamp();
 800484e:	f7fc fc9e 	bl	800118e <Board1_Get_Timestamp>
 8004852:	4603      	mov	r3, r0
 8004854:	4a12      	ldr	r2, [pc, #72]	@ (80048a0 <Board1_step+0x310>)
 8004856:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          break;
 800485a:	e013      	b.n	8004884 <Board1_step+0x2f4>
            Board1_Abort_Communication();
 800485c:	f7fc fc85 	bl	800116a <Board1_Abort_Communication>
            Board1_setSTalk();
 8004860:	f7fc fc89 	bl	8001176 <Board1_setSTalk>
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004864:	4b0e      	ldr	r3, [pc, #56]	@ (80048a0 <Board1_step+0x310>)
 8004866:	2200      	movs	r2, #0
 8004868:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
            Board1_DW.is_Degraded = Board1_IN_Restarting;
 800486c:	4b0c      	ldr	r3, [pc, #48]	@ (80048a0 <Board1_step+0x310>)
 800486e:	2202      	movs	r2, #2
 8004870:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
          break;
 8004874:	e006      	b.n	8004884 <Board1_step+0x2f4>
          break;
 8004876:	bf00      	nop
 8004878:	e010      	b.n	800489c <Board1_step+0x30c>
          break;
 800487a:	bf00      	nop
 800487c:	e00e      	b.n	800489c <Board1_step+0x30c>
          break;
 800487e:	bf00      	nop
 8004880:	e00c      	b.n	800489c <Board1_step+0x30c>
          break;
 8004882:	bf00      	nop
        break;
 8004884:	e00a      	b.n	800489c <Board1_step+0x30c>
        Board1_DW.is_Degraded = Board1_IN_Restablish;
 8004886:	4b06      	ldr	r3, [pc, #24]	@ (80048a0 <Board1_step+0x310>)
 8004888:	2201      	movs	r2, #1
 800488a:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
        Board1_stop_motors();
 800488e:	f7fc fcb9 	bl	8001204 <Board1_stop_motors>
        Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 8004892:	4b03      	ldr	r3, [pc, #12]	@ (80048a0 <Board1_step+0x310>)
 8004894:	2206      	movs	r2, #6
 8004896:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
        break;
 800489a:	e000      	b.n	800489e <Board1_step+0x30e>
        break;
 800489c:	bf00      	nop
      break;
 800489e:	e035      	b.n	800490c <Board1_step+0x37c>
 80048a0:	20000248 	.word	0x20000248
      if (Board1_DW.is_active_Supervisor != 0) {
 80048a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004914 <Board1_step+0x384>)
 80048a6:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <Board1_step+0x322>
        Board1_Supervisor();
 80048ae:	f7ff fbe1 	bl	8004074 <Board1_Supervisor>
      if (Board1_DW.is_Supervision_task == Board1_IN_Normal) {
 80048b2:	4b18      	ldr	r3, [pc, #96]	@ (8004914 <Board1_step+0x384>)
 80048b4:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d124      	bne.n	8004906 <Board1_step+0x376>
        if (Board1_DW.is_active_Moving_obstacle != 0) {
 80048bc:	4b15      	ldr	r3, [pc, #84]	@ (8004914 <Board1_step+0x384>)
 80048be:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <Board1_step+0x33a>
          Board1_Moving_obstacle();
 80048c6:	f7fe ff3f 	bl	8003748 <Board1_Moving_obstacle>
        if (Board1_DW.is_active_Combo != 0) {
 80048ca:	4b12      	ldr	r3, [pc, #72]	@ (8004914 <Board1_step+0x384>)
 80048cc:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <Board1_step+0x348>
          Board1_Combo();
 80048d4:	f7ff f8e4 	bl	8003aa0 <Board1_Combo>
        if (Board1_DW.is_active_Battery_temperature_m != 0) {
 80048d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004914 <Board1_step+0x384>)
 80048da:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <Board1_step+0x356>
          Boa_Battery_temperature_manager();
 80048e2:	f7ff f9cb 	bl	8003c7c <Boa_Battery_temperature_manager>
        if (Board1_DW.is_active_Actions != 0) {
 80048e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004914 <Board1_step+0x384>)
 80048e8:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00a      	beq.n	8004906 <Board1_step+0x376>
          Board1_Actions();
 80048f0:	f7fe fccc 	bl	800328c <Board1_Actions>
      break;
 80048f4:	e007      	b.n	8004906 <Board1_step+0x376>
      if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 80048f6:	4b07      	ldr	r3, [pc, #28]	@ (8004914 <Board1_step+0x384>)
 80048f8:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d104      	bne.n	800490a <Board1_step+0x37a>
        Board1_stop_motors();
 8004900:	f7fc fc80 	bl	8001204 <Board1_stop_motors>
      break;
 8004904:	e001      	b.n	800490a <Board1_step+0x37a>
      break;
 8004906:	bf00      	nop
 8004908:	e000      	b.n	800490c <Board1_step+0x37c>
      break;
 800490a:	bf00      	nop
}
 800490c:	bf00      	nop
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	20000248 	.word	0x20000248

08004918 <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 800491c:	4b04      	ldr	r3, [pc, #16]	@ (8004930 <Board1_initialize+0x18>)
 800491e:	f04f 32ff 	mov.w	r2, #4294967295
 8004922:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 8004926:	bf00      	nop
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	20000248 	.word	0x20000248

08004934 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b08c      	sub	sp, #48	@ 0x30
 8004938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800493a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800493e:	2200      	movs	r2, #0
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	605a      	str	r2, [r3, #4]
 8004944:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004946:	1d3b      	adds	r3, r7, #4
 8004948:	2220      	movs	r2, #32
 800494a:	2100      	movs	r1, #0
 800494c:	4618      	mov	r0, r3
 800494e:	f010 fa1e 	bl	8014d8e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004952:	4b32      	ldr	r3, [pc, #200]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004954:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004958:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800495a:	4b30      	ldr	r3, [pc, #192]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800495c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004960:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004962:	4b2e      	ldr	r3, [pc, #184]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004964:	2200      	movs	r2, #0
 8004966:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004968:	4b2c      	ldr	r3, [pc, #176]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800496a:	2200      	movs	r2, #0
 800496c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800496e:	4b2b      	ldr	r3, [pc, #172]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004970:	2200      	movs	r2, #0
 8004972:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004974:	4b29      	ldr	r3, [pc, #164]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004976:	2200      	movs	r2, #0
 8004978:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800497a:	4b28      	ldr	r3, [pc, #160]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800497c:	2204      	movs	r2, #4
 800497e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004980:	4b26      	ldr	r3, [pc, #152]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004982:	2200      	movs	r2, #0
 8004984:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004986:	4b25      	ldr	r3, [pc, #148]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004988:	2200      	movs	r2, #0
 800498a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800498c:	4b23      	ldr	r3, [pc, #140]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800498e:	2201      	movs	r2, #1
 8004990:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004992:	4b22      	ldr	r3, [pc, #136]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800499a:	4b20      	ldr	r3, [pc, #128]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 800499c:	2200      	movs	r2, #0
 800499e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80049a0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80049a6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80049ae:	4b1b      	ldr	r3, [pc, #108]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80049b4:	4b19      	ldr	r3, [pc, #100]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80049bc:	4817      	ldr	r0, [pc, #92]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049be:	f004 fda9 	bl	8009514 <HAL_ADC_Init>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80049c8:	f002 ff8e 	bl	80078e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80049cc:	2300      	movs	r3, #0
 80049ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80049d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049d4:	4619      	mov	r1, r3
 80049d6:	4811      	ldr	r0, [pc, #68]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 80049d8:	f006 f82a 	bl	800aa30 <HAL_ADCEx_MultiModeConfigChannel>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80049e2:	f002 ff81 	bl	80078e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 80049e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a20 <MX_ADC1_Init+0xec>)
 80049e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80049ea:	2306      	movs	r3, #6
 80049ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80049f2:	237f      	movs	r3, #127	@ 0x7f
 80049f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80049f6:	2304      	movs	r3, #4
 80049f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80049fe:	1d3b      	adds	r3, r7, #4
 8004a00:	4619      	mov	r1, r3
 8004a02:	4806      	ldr	r0, [pc, #24]	@ (8004a1c <MX_ADC1_Init+0xe8>)
 8004a04:	f005 f96e 	bl	8009ce4 <HAL_ADC_ConfigChannel>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d001      	beq.n	8004a12 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004a0e:	f002 ff6b 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004a12:	bf00      	nop
 8004a14:	3730      	adds	r7, #48	@ 0x30
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	2000039c 	.word	0x2000039c
 8004a20:	c3210000 	.word	0xc3210000

08004a24 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b09e      	sub	sp, #120	@ 0x78
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	605a      	str	r2, [r3, #4]
 8004a36:	609a      	str	r2, [r3, #8]
 8004a38:	60da      	str	r2, [r3, #12]
 8004a3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a3c:	f107 0310 	add.w	r3, r7, #16
 8004a40:	2254      	movs	r2, #84	@ 0x54
 8004a42:	2100      	movs	r1, #0
 8004a44:	4618      	mov	r0, r3
 8004a46:	f010 f9a2 	bl	8014d8e <memset>
  if(adcHandle->Instance==ADC1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a52:	d133      	bne.n	8004abc <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004a54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004a5a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004a5e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a60:	f107 0310 	add.w	r3, r7, #16
 8004a64:	4618      	mov	r0, r3
 8004a66:	f007 feef 	bl	800c848 <HAL_RCCEx_PeriphCLKConfig>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004a70:	f002 ff3a 	bl	80078e8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004a74:	4b13      	ldr	r3, [pc, #76]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a78:	4a12      	ldr	r2, [pc, #72]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a80:	4b10      	ldr	r3, [pc, #64]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a90:	4a0c      	ldr	r2, [pc, #48]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a92:	f043 0304 	orr.w	r3, r3, #4
 8004a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac4 <HAL_ADC_MspInit+0xa0>)
 8004a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	60bb      	str	r3, [r7, #8]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004aa4:	2308      	movs	r3, #8
 8004aa6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ab0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	4804      	ldr	r0, [pc, #16]	@ (8004ac8 <HAL_ADC_MspInit+0xa4>)
 8004ab8:	f006 fee8 	bl	800b88c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004abc:	bf00      	nop
 8004abe:	3778      	adds	r7, #120	@ 0x78
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40021000 	.word	0x40021000
 8004ac8:	48000800 	.word	0x48000800

08004acc <init_encoders_supervision>:
  * @param  None
  * @retval None
  */
/* USER CODE BEGIN Init */
static Encoder_Status_t init_encoders_supervision(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8004b50 <init_encoders_supervision+0x84>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8004b54 <init_encoders_supervision+0x88>
 8004ad8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b58 <init_encoders_supervision+0x8c>)
 8004ada:	4619      	mov	r1, r3
 8004adc:	481f      	ldr	r0, [pc, #124]	@ (8004b5c <init_encoders_supervision+0x90>)
 8004ade:	f001 fc91 	bl	8006404 <encoder_init>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <init_encoders_supervision+0x22>
        return ENCODER_ERR;
 8004ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8004aec:	e02d      	b.n	8004b4a <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_FB, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004aee:	4b18      	ldr	r3, [pc, #96]	@ (8004b50 <init_encoders_supervision+0x84>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8004b54 <init_encoders_supervision+0x88>
 8004af6:	4a1a      	ldr	r2, [pc, #104]	@ (8004b60 <init_encoders_supervision+0x94>)
 8004af8:	4619      	mov	r1, r3
 8004afa:	481a      	ldr	r0, [pc, #104]	@ (8004b64 <init_encoders_supervision+0x98>)
 8004afc:	f001 fc82 	bl	8006404 <encoder_init>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <init_encoders_supervision+0x40>
        return ENCODER_ERR;
 8004b06:	f04f 33ff 	mov.w	r3, #4294967295
 8004b0a:	e01e      	b.n	8004b4a <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BA, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004b0c:	4b10      	ldr	r3, [pc, #64]	@ (8004b50 <init_encoders_supervision+0x84>)
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8004b54 <init_encoders_supervision+0x88>
 8004b14:	4a14      	ldr	r2, [pc, #80]	@ (8004b68 <init_encoders_supervision+0x9c>)
 8004b16:	4619      	mov	r1, r3
 8004b18:	4814      	ldr	r0, [pc, #80]	@ (8004b6c <init_encoders_supervision+0xa0>)
 8004b1a:	f001 fc73 	bl	8006404 <encoder_init>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <init_encoders_supervision+0x5e>
        return ENCODER_ERR;
 8004b24:	f04f 33ff 	mov.w	r3, #4294967295
 8004b28:	e00f      	b.n	8004b4a <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BB, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8004b2a:	4b09      	ldr	r3, [pc, #36]	@ (8004b50 <init_encoders_supervision+0x84>)
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8004b54 <init_encoders_supervision+0x88>
 8004b32:	4a0f      	ldr	r2, [pc, #60]	@ (8004b70 <init_encoders_supervision+0xa4>)
 8004b34:	4619      	mov	r1, r3
 8004b36:	480f      	ldr	r0, [pc, #60]	@ (8004b74 <init_encoders_supervision+0xa8>)
 8004b38:	f001 fc64 	bl	8006404 <encoder_init>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <init_encoders_supervision+0x7c>
        return ENCODER_ERR;
 8004b42:	f04f 33ff 	mov.w	r3, #4294967295
 8004b46:	e000      	b.n	8004b4a <init_encoders_supervision+0x7e>
    }

    return ENCODER_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	08016f24 	.word	0x08016f24
 8004b54:	42700000 	.word	0x42700000
 8004b58:	08016f28 	.word	0x08016f28
 8004b5c:	20000420 	.word	0x20000420
 8004b60:	08016f34 	.word	0x08016f34
 8004b64:	2000043c 	.word	0x2000043c
 8004b68:	08016f40 	.word	0x08016f40
 8004b6c:	20000458 	.word	0x20000458
 8004b70:	08016f4c 	.word	0x08016f4c
 8004b74:	20000474 	.word	0x20000474

08004b78 <init_encoders_pid>:

static Encoder_Status_t init_encoders_pid(void){
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA_pid, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, PID_PERIOD) != ENCODER_OK){
 8004b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8004bfc <init_encoders_pid+0x84>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004b84:	4a1e      	ldr	r2, [pc, #120]	@ (8004c00 <init_encoders_pid+0x88>)
 8004b86:	4619      	mov	r1, r3
 8004b88:	481e      	ldr	r0, [pc, #120]	@ (8004c04 <init_encoders_pid+0x8c>)
 8004b8a:	f001 fc3b 	bl	8006404 <encoder_init>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d002      	beq.n	8004b9a <init_encoders_pid+0x22>
        return ENCODER_ERR;
 8004b94:	f04f 33ff 	mov.w	r3, #4294967295
 8004b98:	e02d      	b.n	8004bf6 <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_FB_pid, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, PID_PERIOD) != ENCODER_OK){
 8004b9a:	4b18      	ldr	r3, [pc, #96]	@ (8004bfc <init_encoders_pid+0x84>)
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004ba2:	4a19      	ldr	r2, [pc, #100]	@ (8004c08 <init_encoders_pid+0x90>)
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	4819      	ldr	r0, [pc, #100]	@ (8004c0c <init_encoders_pid+0x94>)
 8004ba8:	f001 fc2c 	bl	8006404 <encoder_init>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <init_encoders_pid+0x40>
        return ENCODER_ERR;
 8004bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb6:	e01e      	b.n	8004bf6 <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BA_pid, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, PID_PERIOD) != ENCODER_OK){
 8004bb8:	4b10      	ldr	r3, [pc, #64]	@ (8004bfc <init_encoders_pid+0x84>)
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004bc0:	4a13      	ldr	r2, [pc, #76]	@ (8004c10 <init_encoders_pid+0x98>)
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	4813      	ldr	r0, [pc, #76]	@ (8004c14 <init_encoders_pid+0x9c>)
 8004bc6:	f001 fc1d 	bl	8006404 <encoder_init>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <init_encoders_pid+0x5e>
        return ENCODER_ERR;
 8004bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd4:	e00f      	b.n	8004bf6 <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BB_pid, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, PID_PERIOD) != ENCODER_OK){
 8004bd6:	4b09      	ldr	r3, [pc, #36]	@ (8004bfc <init_encoders_pid+0x84>)
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bda:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8004bde:	4a0e      	ldr	r2, [pc, #56]	@ (8004c18 <init_encoders_pid+0xa0>)
 8004be0:	4619      	mov	r1, r3
 8004be2:	480e      	ldr	r0, [pc, #56]	@ (8004c1c <init_encoders_pid+0xa4>)
 8004be4:	f001 fc0e 	bl	8006404 <encoder_init>
 8004be8:	4603      	mov	r3, r0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d002      	beq.n	8004bf4 <init_encoders_pid+0x7c>
        return ENCODER_ERR;
 8004bee:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf2:	e000      	b.n	8004bf6 <init_encoders_pid+0x7e>
    }

    return ENCODER_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	08016f24 	.word	0x08016f24
 8004c00:	08016f28 	.word	0x08016f28
 8004c04:	20000490 	.word	0x20000490
 8004c08:	08016f34 	.word	0x08016f34
 8004c0c:	200004ac 	.word	0x200004ac
 8004c10:	08016f40 	.word	0x08016f40
 8004c14:	200004c8 	.word	0x200004c8
 8004c18:	08016f4c 	.word	0x08016f4c
 8004c1c:	200004e4 	.word	0x200004e4

08004c20 <init_motors>:

static Motor_Status_t init_motors(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
    if (motor_init(&motor_FA, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) != MOTOR_OK){
 8004c24:	4b1d      	ldr	r3, [pc, #116]	@ (8004c9c <init_motors+0x7c>)
 8004c26:	6819      	ldr	r1, [r3, #0]
 8004c28:	4b1c      	ldr	r3, [pc, #112]	@ (8004c9c <init_motors+0x7c>)
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ca0 <init_motors+0x80>)
 8004c2e:	481d      	ldr	r0, [pc, #116]	@ (8004ca4 <init_motors+0x84>)
 8004c30:	f002 ff19 	bl	8007a66 <motor_init>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d002      	beq.n	8004c40 <init_motors+0x20>
        return MOTOR_ERR;
 8004c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c3e:	e02a      	b.n	8004c96 <init_motors+0x76>
    }

    if (motor_init(&motor_FB, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) != MOTOR_OK){
 8004c40:	4b16      	ldr	r3, [pc, #88]	@ (8004c9c <init_motors+0x7c>)
 8004c42:	6919      	ldr	r1, [r3, #16]
 8004c44:	4b15      	ldr	r3, [pc, #84]	@ (8004c9c <init_motors+0x7c>)
 8004c46:	695a      	ldr	r2, [r3, #20]
 8004c48:	4b17      	ldr	r3, [pc, #92]	@ (8004ca8 <init_motors+0x88>)
 8004c4a:	4818      	ldr	r0, [pc, #96]	@ (8004cac <init_motors+0x8c>)
 8004c4c:	f002 ff0b 	bl	8007a66 <motor_init>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <init_motors+0x3c>
        return MOTOR_ERR;
 8004c56:	f04f 33ff 	mov.w	r3, #4294967295
 8004c5a:	e01c      	b.n	8004c96 <init_motors+0x76>
    }

    if (motor_init(&motor_BA, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) != MOTOR_OK){
 8004c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8004c9c <init_motors+0x7c>)
 8004c5e:	6a19      	ldr	r1, [r3, #32]
 8004c60:	4b0e      	ldr	r3, [pc, #56]	@ (8004c9c <init_motors+0x7c>)
 8004c62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c64:	4b12      	ldr	r3, [pc, #72]	@ (8004cb0 <init_motors+0x90>)
 8004c66:	4813      	ldr	r0, [pc, #76]	@ (8004cb4 <init_motors+0x94>)
 8004c68:	f002 fefd 	bl	8007a66 <motor_init>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d002      	beq.n	8004c78 <init_motors+0x58>
        return MOTOR_ERR;
 8004c72:	f04f 33ff 	mov.w	r3, #4294967295
 8004c76:	e00e      	b.n	8004c96 <init_motors+0x76>
    }

    if (motor_init(&motor_BB, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) != MOTOR_OK){
 8004c78:	4b08      	ldr	r3, [pc, #32]	@ (8004c9c <init_motors+0x7c>)
 8004c7a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004c7c:	4b07      	ldr	r3, [pc, #28]	@ (8004c9c <init_motors+0x7c>)
 8004c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c80:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb8 <init_motors+0x98>)
 8004c82:	480e      	ldr	r0, [pc, #56]	@ (8004cbc <init_motors+0x9c>)
 8004c84:	f002 feef 	bl	8007a66 <motor_init>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d002      	beq.n	8004c94 <init_motors+0x74>
        return MOTOR_ERR;
 8004c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c92:	e000      	b.n	8004c96 <init_motors+0x76>
    }

    return MOTOR_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	08016ee4 	.word	0x08016ee4
 8004ca0:	08016eec 	.word	0x08016eec
 8004ca4:	20000568 	.word	0x20000568
 8004ca8:	08016efc 	.word	0x08016efc
 8004cac:	20000578 	.word	0x20000578
 8004cb0:	08016f0c 	.word	0x08016f0c
 8004cb4:	20000588 	.word	0x20000588
 8004cb8:	08016f1c 	.word	0x08016f1c
 8004cbc:	20000598 	.word	0x20000598

08004cc0 <MX_FREERTOS_Init>:


void MX_FREERTOS_Init(void) {
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af02      	add	r7, sp, #8
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 8004cc6:	4b6c      	ldr	r3, [pc, #432]	@ (8004e78 <MX_FREERTOS_Init+0x1b8>)
 8004cc8:	220f      	movs	r2, #15
 8004cca:	496c      	ldr	r1, [pc, #432]	@ (8004e7c <MX_FREERTOS_Init+0x1bc>)
 8004ccc:	486c      	ldr	r0, [pc, #432]	@ (8004e80 <MX_FREERTOS_Init+0x1c0>)
 8004cce:	f001 fafb 	bl	80062c8 <DWD_Init>


	if(batt_init(&battery_sensor, ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].hadc, &ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].channel_cfg, BATT_DEFAULT_TIMEOUT_MS) != BATT_OK){
 8004cd2:	4b6c      	ldr	r3, [pc, #432]	@ (8004e84 <MX_FREERTOS_Init+0x1c4>)
 8004cd4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004cd6:	230a      	movs	r3, #10
 8004cd8:	4a6b      	ldr	r2, [pc, #428]	@ (8004e88 <MX_FREERTOS_Init+0x1c8>)
 8004cda:	486c      	ldr	r0, [pc, #432]	@ (8004e8c <MX_FREERTOS_Init+0x1cc>)
 8004cdc:	f000 ff15 	bl	8005b0a <batt_init>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d002      	beq.n	8004cec <MX_FREERTOS_Init+0x2c>
		Error_Handler();
 8004ce6:	f002 fdff 	bl	80078e8 <Error_Handler>
		return;
 8004cea:	e0c3      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}


	if(temp_init(&temp_sensor,ADC_HW_CONFIG[ADC_TEMP_SENSOR].hadc, &ADC_HW_CONFIG[ADC_TEMP_SENSOR].channel_cfg, TEMP_DEFAULT_TIMEOUT_MS) != TEMP_OK){
 8004cec:	4b65      	ldr	r3, [pc, #404]	@ (8004e84 <MX_FREERTOS_Init+0x1c4>)
 8004cee:	6819      	ldr	r1, [r3, #0]
 8004cf0:	230a      	movs	r3, #10
 8004cf2:	4a67      	ldr	r2, [pc, #412]	@ (8004e90 <MX_FREERTOS_Init+0x1d0>)
 8004cf4:	4867      	ldr	r0, [pc, #412]	@ (8004e94 <MX_FREERTOS_Init+0x1d4>)
 8004cf6:	f003 fab6 	bl	8008266 <temp_init>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <MX_FREERTOS_Init+0x46>
		Error_Handler();
 8004d00:	f002 fdf2 	bl	80078e8 <Error_Handler>
		return;
 8004d04:	e0b6      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}

	if (init_encoders_supervision() != ENCODER_OK){
 8004d06:	f7ff fee1 	bl	8004acc <init_encoders_supervision>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <MX_FREERTOS_Init+0x56>
		Error_Handler();
 8004d10:	f002 fdea 	bl	80078e8 <Error_Handler>
		return;
 8004d14:	e0ae      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}
	if (init_encoders_pid() != ENCODER_OK){
 8004d16:	f7ff ff2f 	bl	8004b78 <init_encoders_pid>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <MX_FREERTOS_Init+0x66>
		Error_Handler();
 8004d20:	f002 fde2 	bl	80078e8 <Error_Handler>
		return;
 8004d24:	e0a6      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}
	if (init_motors() != MOTOR_OK){
 8004d26:	f7ff ff7b 	bl	8004c20 <init_motors>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d002      	beq.n	8004d36 <MX_FREERTOS_Init+0x76>
		Error_Handler();
 8004d30:	f002 fdda 	bl	80078e8 <Error_Handler>
		return;
 8004d34:	e09e      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}

	if (PID_Law_init(&pid_FA, a1, b0_FA, b1_FA) != PID_LAW_OK) {
 8004d36:	4b58      	ldr	r3, [pc, #352]	@ (8004e98 <MX_FREERTOS_Init+0x1d8>)
 8004d38:	edd3 7a00 	vldr	s15, [r3]
 8004d3c:	4b57      	ldr	r3, [pc, #348]	@ (8004e9c <MX_FREERTOS_Init+0x1dc>)
 8004d3e:	ed93 7a00 	vldr	s14, [r3]
 8004d42:	4b57      	ldr	r3, [pc, #348]	@ (8004ea0 <MX_FREERTOS_Init+0x1e0>)
 8004d44:	edd3 6a00 	vldr	s13, [r3]
 8004d48:	eeb0 1a66 	vmov.f32	s2, s13
 8004d4c:	eef0 0a47 	vmov.f32	s1, s14
 8004d50:	eeb0 0a67 	vmov.f32	s0, s15
 8004d54:	4853      	ldr	r0, [pc, #332]	@ (8004ea4 <MX_FREERTOS_Init+0x1e4>)
 8004d56:	f002 feda 	bl	8007b0e <PID_Law_init>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d002      	beq.n	8004d66 <MX_FREERTOS_Init+0xa6>
	    Error_Handler();
 8004d60:	f002 fdc2 	bl	80078e8 <Error_Handler>
		return;
 8004d64:	e086      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}

	if (PID_Law_init(&pid_FB, a1, b0_FB, b1_FB) != PID_LAW_OK) {
 8004d66:	4b4c      	ldr	r3, [pc, #304]	@ (8004e98 <MX_FREERTOS_Init+0x1d8>)
 8004d68:	edd3 7a00 	vldr	s15, [r3]
 8004d6c:	4b4e      	ldr	r3, [pc, #312]	@ (8004ea8 <MX_FREERTOS_Init+0x1e8>)
 8004d6e:	ed93 7a00 	vldr	s14, [r3]
 8004d72:	4b4e      	ldr	r3, [pc, #312]	@ (8004eac <MX_FREERTOS_Init+0x1ec>)
 8004d74:	edd3 6a00 	vldr	s13, [r3]
 8004d78:	eeb0 1a66 	vmov.f32	s2, s13
 8004d7c:	eef0 0a47 	vmov.f32	s1, s14
 8004d80:	eeb0 0a67 	vmov.f32	s0, s15
 8004d84:	484a      	ldr	r0, [pc, #296]	@ (8004eb0 <MX_FREERTOS_Init+0x1f0>)
 8004d86:	f002 fec2 	bl	8007b0e <PID_Law_init>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d002      	beq.n	8004d96 <MX_FREERTOS_Init+0xd6>
	    Error_Handler();
 8004d90:	f002 fdaa 	bl	80078e8 <Error_Handler>
		return;
 8004d94:	e06e      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}

	if (PID_Law_init(&pid_BA, a1, b0_BA, b1_BA) != PID_LAW_OK) {
 8004d96:	4b40      	ldr	r3, [pc, #256]	@ (8004e98 <MX_FREERTOS_Init+0x1d8>)
 8004d98:	edd3 7a00 	vldr	s15, [r3]
 8004d9c:	4b45      	ldr	r3, [pc, #276]	@ (8004eb4 <MX_FREERTOS_Init+0x1f4>)
 8004d9e:	ed93 7a00 	vldr	s14, [r3]
 8004da2:	4b45      	ldr	r3, [pc, #276]	@ (8004eb8 <MX_FREERTOS_Init+0x1f8>)
 8004da4:	edd3 6a00 	vldr	s13, [r3]
 8004da8:	eeb0 1a66 	vmov.f32	s2, s13
 8004dac:	eef0 0a47 	vmov.f32	s1, s14
 8004db0:	eeb0 0a67 	vmov.f32	s0, s15
 8004db4:	4841      	ldr	r0, [pc, #260]	@ (8004ebc <MX_FREERTOS_Init+0x1fc>)
 8004db6:	f002 feaa 	bl	8007b0e <PID_Law_init>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <MX_FREERTOS_Init+0x106>
	    Error_Handler();
 8004dc0:	f002 fd92 	bl	80078e8 <Error_Handler>
	    return;
 8004dc4:	e056      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}

	if (PID_Law_init(&pid_BB, a1, b0_BB, b1_BB) != PID_LAW_OK) {
 8004dc6:	4b34      	ldr	r3, [pc, #208]	@ (8004e98 <MX_FREERTOS_Init+0x1d8>)
 8004dc8:	edd3 7a00 	vldr	s15, [r3]
 8004dcc:	4b3c      	ldr	r3, [pc, #240]	@ (8004ec0 <MX_FREERTOS_Init+0x200>)
 8004dce:	ed93 7a00 	vldr	s14, [r3]
 8004dd2:	4b3c      	ldr	r3, [pc, #240]	@ (8004ec4 <MX_FREERTOS_Init+0x204>)
 8004dd4:	edd3 6a00 	vldr	s13, [r3]
 8004dd8:	eeb0 1a66 	vmov.f32	s2, s13
 8004ddc:	eef0 0a47 	vmov.f32	s1, s14
 8004de0:	eeb0 0a67 	vmov.f32	s0, s15
 8004de4:	4838      	ldr	r0, [pc, #224]	@ (8004ec8 <MX_FREERTOS_Init+0x208>)
 8004de6:	f002 fe92 	bl	8007b0e <PID_Law_init>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <MX_FREERTOS_Init+0x136>
	    Error_Handler();
 8004df0:	f002 fd7a 	bl	80078e8 <Error_Handler>
	    return;
 8004df4:	e03e      	b.n	8004e74 <MX_FREERTOS_Init+0x1b4>
	}


	led_stripe_init(&cfg);
 8004df6:	4835      	ldr	r0, [pc, #212]	@ (8004ecc <MX_FREERTOS_Init+0x20c>)
 8004df8:	f001 fe6c 	bl	8006ad4 <led_stripe_init>
	led_init(&ledA, ledA_ports, ledA_pins, OFF, led_init_state, 20);
 8004dfc:	2314      	movs	r3, #20
 8004dfe:	9301      	str	r3, [sp, #4]
 8004e00:	4b33      	ldr	r3, [pc, #204]	@ (8004ed0 <MX_FREERTOS_Init+0x210>)
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	2300      	movs	r3, #0
 8004e06:	4a33      	ldr	r2, [pc, #204]	@ (8004ed4 <MX_FREERTOS_Init+0x214>)
 8004e08:	4933      	ldr	r1, [pc, #204]	@ (8004ed8 <MX_FREERTOS_Init+0x218>)
 8004e0a:	4834      	ldr	r0, [pc, #208]	@ (8004edc <MX_FREERTOS_Init+0x21c>)
 8004e0c:	f001 fca6 	bl	800675c <led_init>
	led_init(&ledB, ledB_ports, ledB_pins, OFF, led_init_state, 20);
 8004e10:	2314      	movs	r3, #20
 8004e12:	9301      	str	r3, [sp, #4]
 8004e14:	4b2e      	ldr	r3, [pc, #184]	@ (8004ed0 <MX_FREERTOS_Init+0x210>)
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	2300      	movs	r3, #0
 8004e1a:	4a31      	ldr	r2, [pc, #196]	@ (8004ee0 <MX_FREERTOS_Init+0x220>)
 8004e1c:	4931      	ldr	r1, [pc, #196]	@ (8004ee4 <MX_FREERTOS_Init+0x224>)
 8004e1e:	4832      	ldr	r0, [pc, #200]	@ (8004ee8 <MX_FREERTOS_Init+0x228>)
 8004e20:	f001 fc9c 	bl	800675c <led_init>

	Board1_initialize();
 8004e24:	f7ff fd78 	bl	8004918 <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8004e28:	4a30      	ldr	r2, [pc, #192]	@ (8004eec <MX_FREERTOS_Init+0x22c>)
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	4830      	ldr	r0, [pc, #192]	@ (8004ef0 <MX_FREERTOS_Init+0x230>)
 8004e2e:	f00c f8e5 	bl	8010ffc <osThreadNew>
 8004e32:	4603      	mov	r3, r0
 8004e34:	4a2f      	ldr	r2, [pc, #188]	@ (8004ef4 <MX_FREERTOS_Init+0x234>)
 8004e36:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 8004e38:	4a2f      	ldr	r2, [pc, #188]	@ (8004ef8 <MX_FREERTOS_Init+0x238>)
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	482f      	ldr	r0, [pc, #188]	@ (8004efc <MX_FREERTOS_Init+0x23c>)
 8004e3e:	f00c f8dd 	bl	8010ffc <osThreadNew>
 8004e42:	4603      	mov	r3, r0
 8004e44:	4a2e      	ldr	r2, [pc, #184]	@ (8004f00 <MX_FREERTOS_Init+0x240>)
 8004e46:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 8004e48:	4a2e      	ldr	r2, [pc, #184]	@ (8004f04 <MX_FREERTOS_Init+0x244>)
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	482e      	ldr	r0, [pc, #184]	@ (8004f08 <MX_FREERTOS_Init+0x248>)
 8004e4e:	f00c f8d5 	bl	8010ffc <osThreadNew>
 8004e52:	4603      	mov	r3, r0
 8004e54:	4a2d      	ldr	r2, [pc, #180]	@ (8004f0c <MX_FREERTOS_Init+0x24c>)
 8004e56:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 8004e58:	4a2d      	ldr	r2, [pc, #180]	@ (8004f10 <MX_FREERTOS_Init+0x250>)
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	482d      	ldr	r0, [pc, #180]	@ (8004f14 <MX_FREERTOS_Init+0x254>)
 8004e5e:	f00c f8cd 	bl	8010ffc <osThreadNew>
 8004e62:	4603      	mov	r3, r0
 8004e64:	4a2c      	ldr	r2, [pc, #176]	@ (8004f18 <MX_FREERTOS_Init+0x258>)
 8004e66:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 8004e68:	482c      	ldr	r0, [pc, #176]	@ (8004f1c <MX_FREERTOS_Init+0x25c>)
 8004e6a:	f00c f959 	bl	8011120 <osEventFlagsNew>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	4a2b      	ldr	r2, [pc, #172]	@ (8004f20 <MX_FREERTOS_Init+0x260>)
 8004e72:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	0800587d 	.word	0x0800587d
 8004e7c:	20001fe8 	.word	0x20001fe8
 8004e80:	20000408 	.word	0x20000408
 8004e84:	08016f54 	.word	0x08016f54
 8004e88:	08016f7c 	.word	0x08016f7c
 8004e8c:	20000530 	.word	0x20000530
 8004e90:	08016f58 	.word	0x08016f58
 8004e94:	20000500 	.word	0x20000500
 8004e98:	20000000 	.word	0x20000000
 8004e9c:	20000004 	.word	0x20000004
 8004ea0:	20000014 	.word	0x20000014
 8004ea4:	200005bc 	.word	0x200005bc
 8004ea8:	20000008 	.word	0x20000008
 8004eac:	20000018 	.word	0x20000018
 8004eb0:	200005d0 	.word	0x200005d0
 8004eb4:	2000000c 	.word	0x2000000c
 8004eb8:	2000001c 	.word	0x2000001c
 8004ebc:	200005e4 	.word	0x200005e4
 8004ec0:	20000010 	.word	0x20000010
 8004ec4:	20000020 	.word	0x20000020
 8004ec8:	200005f8 	.word	0x200005f8
 8004ecc:	2000003c 	.word	0x2000003c
 8004ed0:	20000690 	.word	0x20000690
 8004ed4:	2000002c 	.word	0x2000002c
 8004ed8:	20000024 	.word	0x20000024
 8004edc:	20000664 	.word	0x20000664
 8004ee0:	20000038 	.word	0x20000038
 8004ee4:	20000030 	.word	0x20000030
 8004ee8:	20000678 	.word	0x20000678
 8004eec:	08016e44 	.word	0x08016e44
 8004ef0:	08004f25 	.word	0x08004f25
 8004ef4:	20000694 	.word	0x20000694
 8004ef8:	08016e68 	.word	0x08016e68
 8004efc:	08004f55 	.word	0x08004f55
 8004f00:	20000f40 	.word	0x20000f40
 8004f04:	08016e8c 	.word	0x08016e8c
 8004f08:	080050ed 	.word	0x080050ed
 8004f0c:	200013ec 	.word	0x200013ec
 8004f10:	08016eb0 	.word	0x08016eb0
 8004f14:	0800567d 	.word	0x0800567d
 8004f18:	20001a98 	.word	0x20001a98
 8004f1c:	08016ed4 	.word	0x08016ed4
 8004f20:	20001d44 	.word	0x20001d44

08004f24 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
			osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8004f2c:	4b07      	ldr	r3, [pc, #28]	@ (8004f4c <supervisionTask+0x28>)
 8004f2e:	6818      	ldr	r0, [r3, #0]
 8004f30:	233c      	movs	r3, #60	@ 0x3c
 8004f32:	2200      	movs	r2, #0
 8004f34:	2101      	movs	r1, #1
 8004f36:	f00c f975 	bl	8011224 <osEventFlagsWait>
			executeSupervision();
 8004f3a:	f000 fbf1 	bl	8005720 <executeSupervision>
			DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 8004f3e:	2101      	movs	r1, #1
 8004f40:	4803      	ldr	r0, [pc, #12]	@ (8004f50 <supervisionTask+0x2c>)
 8004f42:	f001 f9e8 	bl	8006316 <DWD_Notify>
			osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8004f46:	bf00      	nop
 8004f48:	e7f0      	b.n	8004f2c <supervisionTask+0x8>
 8004f4a:	bf00      	nop
 8004f4c:	20001d44 	.word	0x20001d44
 8004f50:	20000408 	.word	0x20000408

08004f54 <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004f5c:	f00d fcfa 	bl	8012954 <xTaskGetTickCount>
 8004f60:	4603      	mov	r3, r0
 8004f62:	613b      	str	r3, [r7, #16]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 8004f64:	233c      	movs	r3, #60	@ 0x3c
 8004f66:	617b      	str	r3, [r7, #20]
	real32_T battery_voltage, temperature;

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f68:	f107 0310 	add.w	r3, r7, #16
 8004f6c:	6979      	ldr	r1, [r7, #20]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f00d fb54 	bl	801261c <vTaskDelayUntil>

		//debug_read_sensor++;
		if (encoder_readRPM(&encoder_FA) != ENCODER_OK) {
 8004f74:	484f      	ldr	r0, [pc, #316]	@ (80050b4 <readSensorsTask+0x160>)
 8004f76:	f001 fa85 	bl	8006484 <encoder_readRPM>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <readSensorsTask+0x30>
		    Error_Handler();
 8004f80:	f002 fcb2 	bl	80078e8 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_FB) != ENCODER_OK) {
 8004f84:	484c      	ldr	r0, [pc, #304]	@ (80050b8 <readSensorsTask+0x164>)
 8004f86:	f001 fa7d 	bl	8006484 <encoder_readRPM>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d001      	beq.n	8004f94 <readSensorsTask+0x40>
		    Error_Handler();
 8004f90:	f002 fcaa 	bl	80078e8 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BA) != ENCODER_OK) {
 8004f94:	4849      	ldr	r0, [pc, #292]	@ (80050bc <readSensorsTask+0x168>)
 8004f96:	f001 fa75 	bl	8006484 <encoder_readRPM>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d001      	beq.n	8004fa4 <readSensorsTask+0x50>
		    Error_Handler();
 8004fa0:	f002 fca2 	bl	80078e8 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BB) != ENCODER_OK) {
 8004fa4:	4846      	ldr	r0, [pc, #280]	@ (80050c0 <readSensorsTask+0x16c>)
 8004fa6:	f001 fa6d 	bl	8006484 <encoder_readRPM>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d001      	beq.n	8004fb4 <readSensorsTask+0x60>
		    Error_Handler();
 8004fb0:	f002 fc9a 	bl	80078e8 <Error_Handler>
		}


		if(temp_get_celsius_once(&temp_sensor, &temperature) != TEMP_OK){
 8004fb4:	f107 0308 	add.w	r3, r7, #8
 8004fb8:	4619      	mov	r1, r3
 8004fba:	4842      	ldr	r0, [pc, #264]	@ (80050c4 <readSensorsTask+0x170>)
 8004fbc:	f003 f99c 	bl	80082f8 <temp_get_celsius_once>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <readSensorsTask+0x76>
			Error_Handler();
 8004fc6:	f002 fc8f 	bl	80078e8 <Error_Handler>
		}


		if(batt_get_voltage_once(&battery_sensor, &battery_voltage) != BATT_OK){
 8004fca:	f107 030c 	add.w	r3, r7, #12
 8004fce:	4619      	mov	r1, r3
 8004fd0:	483d      	ldr	r0, [pc, #244]	@ (80050c8 <readSensorsTask+0x174>)
 8004fd2:	f000 fde6 	bl	8005ba2 <batt_get_voltage_once>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <readSensorsTask+0x8c>
			Error_Handler();
 8004fdc:	f002 fc84 	bl	80078e8 <Error_Handler>
		}

		debug_temperature = temperature;
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	4a3a      	ldr	r2, [pc, #232]	@ (80050cc <readSensorsTask+0x178>)
 8004fe4:	6013      	str	r3, [r2, #0]
		debug_battery_voltage = battery_voltage;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a39      	ldr	r2, [pc, #228]	@ (80050d0 <readSensorsTask+0x17c>)
 8004fea:	6013      	str	r3, [r2, #0]

		velocity_FA = (int16_T) roundf(encoder_FA.velocity);
 8004fec:	4b31      	ldr	r3, [pc, #196]	@ (80050b4 <readSensorsTask+0x160>)
 8004fee:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ff6:	f011 fecd 	bl	8016d94 <roundf>
 8004ffa:	eef0 7a40 	vmov.f32	s15, s0
 8004ffe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005002:	ee17 3a90 	vmov	r3, s15
 8005006:	b21a      	sxth	r2, r3
 8005008:	4b32      	ldr	r3, [pc, #200]	@ (80050d4 <readSensorsTask+0x180>)
 800500a:	801a      	strh	r2, [r3, #0]
		velocity_FB = (int16_T) roundf(encoder_FB.velocity);
 800500c:	4b2a      	ldr	r3, [pc, #168]	@ (80050b8 <readSensorsTask+0x164>)
 800500e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005012:	eeb0 0a67 	vmov.f32	s0, s15
 8005016:	f011 febd 	bl	8016d94 <roundf>
 800501a:	eef0 7a40 	vmov.f32	s15, s0
 800501e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005022:	ee17 3a90 	vmov	r3, s15
 8005026:	b21a      	sxth	r2, r3
 8005028:	4b2b      	ldr	r3, [pc, #172]	@ (80050d8 <readSensorsTask+0x184>)
 800502a:	801a      	strh	r2, [r3, #0]
		velocity_BA = (int16_T) roundf(encoder_BA.velocity);
 800502c:	4b23      	ldr	r3, [pc, #140]	@ (80050bc <readSensorsTask+0x168>)
 800502e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005032:	eeb0 0a67 	vmov.f32	s0, s15
 8005036:	f011 fead 	bl	8016d94 <roundf>
 800503a:	eef0 7a40 	vmov.f32	s15, s0
 800503e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005042:	ee17 3a90 	vmov	r3, s15
 8005046:	b21a      	sxth	r2, r3
 8005048:	4b24      	ldr	r3, [pc, #144]	@ (80050dc <readSensorsTask+0x188>)
 800504a:	801a      	strh	r2, [r3, #0]
		velocity_BB = (int16_T) roundf(encoder_BB.velocity);
 800504c:	4b1c      	ldr	r3, [pc, #112]	@ (80050c0 <readSensorsTask+0x16c>)
 800504e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005052:	eeb0 0a67 	vmov.f32	s0, s15
 8005056:	f011 fe9d 	bl	8016d94 <roundf>
 800505a:	eef0 7a40 	vmov.f32	s15, s0
 800505e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005062:	ee17 3a90 	vmov	r3, s15
 8005066:	b21a      	sxth	r2, r3
 8005068:	4b1d      	ldr	r3, [pc, #116]	@ (80050e0 <readSensorsTask+0x18c>)
 800506a:	801a      	strh	r2, [r3, #0]

		taskENTER_CRITICAL();
 800506c:	f00e fe24 	bl	8013cb8 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4a1c      	ldr	r2, [pc, #112]	@ (80050e4 <readSensorsTask+0x190>)
 8005074:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	4a1a      	ldr	r2, [pc, #104]	@ (80050e4 <readSensorsTask+0x190>)
 800507a:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = velocity_FA;
 800507c:	4b15      	ldr	r3, [pc, #84]	@ (80050d4 <readSensorsTask+0x180>)
 800507e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005082:	4b18      	ldr	r3, [pc, #96]	@ (80050e4 <readSensorsTask+0x190>)
 8005084:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = velocity_FB;
 8005086:	4b14      	ldr	r3, [pc, #80]	@ (80050d8 <readSensorsTask+0x184>)
 8005088:	f9b3 2000 	ldrsh.w	r2, [r3]
 800508c:	4b15      	ldr	r3, [pc, #84]	@ (80050e4 <readSensorsTask+0x190>)
 800508e:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = velocity_BA;
 8005090:	4b12      	ldr	r3, [pc, #72]	@ (80050dc <readSensorsTask+0x188>)
 8005092:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005096:	4b13      	ldr	r3, [pc, #76]	@ (80050e4 <readSensorsTask+0x190>)
 8005098:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = velocity_BB;
 800509a:	4b11      	ldr	r3, [pc, #68]	@ (80050e0 <readSensorsTask+0x18c>)
 800509c:	f9b3 2000 	ldrsh.w	r2, [r3]
 80050a0:	4b10      	ldr	r3, [pc, #64]	@ (80050e4 <readSensorsTask+0x190>)
 80050a2:	815a      	strh	r2, [r3, #10]

		taskEXIT_CRITICAL();
 80050a4:	f00e fe3a 	bl	8013d1c <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 80050a8:	2102      	movs	r1, #2
 80050aa:	480f      	ldr	r0, [pc, #60]	@ (80050e8 <readSensorsTask+0x194>)
 80050ac:	f001 f933 	bl	8006316 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80050b0:	e75a      	b.n	8004f68 <readSensorsTask+0x14>
 80050b2:	bf00      	nop
 80050b4:	20000420 	.word	0x20000420
 80050b8:	2000043c 	.word	0x2000043c
 80050bc:	20000458 	.word	0x20000458
 80050c0:	20000474 	.word	0x20000474
 80050c4:	20000500 	.word	0x20000500
 80050c8:	20000530 	.word	0x20000530
 80050cc:	20000418 	.word	0x20000418
 80050d0:	2000041c 	.word	0x2000041c
 80050d4:	20000560 	.word	0x20000560
 80050d8:	20000562 	.word	0x20000562
 80050dc:	20000564 	.word	0x20000564
 80050e0:	20000566 	.word	0x20000566
 80050e4:	20000374 	.word	0x20000374
 80050e8:	20000408 	.word	0x20000408

080050ec <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b08a      	sub	sp, #40	@ 0x28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80050f4:	f00d fc2e 	bl	8012954 <xTaskGetTickCount>
 80050f8:	4603      	mov	r3, r0
 80050fa:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 80050fc:	2305      	movs	r3, #5
 80050fe:	623b      	str	r3, [r7, #32]
	real32_T rif_FA = 0, rif_FB = 0, rif_BA = 0, rif_BB = 0;
 8005100:	f04f 0300 	mov.w	r3, #0
 8005104:	61fb      	str	r3, [r7, #28]
 8005106:	f04f 0300 	mov.w	r3, #0
 800510a:	61bb      	str	r3, [r7, #24]
 800510c:	f04f 0300 	mov.w	r3, #0
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	f04f 0300 	mov.w	r3, #0
 8005116:	613b      	str	r3, [r7, #16]

	real32_T ramp_step;

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005118:	f107 0308 	add.w	r3, r7, #8
 800511c:	6a39      	ldr	r1, [r7, #32]
 800511e:	4618      	mov	r0, r3
 8005120:	f00d fa7c 	bl	801261c <vTaskDelayUntil>
		//debug_pid++;
		taskENTER_CRITICAL();
 8005124:	f00e fdc8 	bl	8013cb8 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 8005128:	4b74      	ldr	r3, [pc, #464]	@ (80052fc <pidTask+0x210>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	61fb      	str	r3, [r7, #28]
		rif_FB = Board1_Y.output.rif_FB;
 800512e:	4b73      	ldr	r3, [pc, #460]	@ (80052fc <pidTask+0x210>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	61bb      	str	r3, [r7, #24]
		rif_BA = Board1_Y.output.rif_BA;
 8005134:	4b71      	ldr	r3, [pc, #452]	@ (80052fc <pidTask+0x210>)
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	617b      	str	r3, [r7, #20]
		rif_BB = Board1_Y.output.rif_BB;
 800513a:	4b70      	ldr	r3, [pc, #448]	@ (80052fc <pidTask+0x210>)
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	613b      	str	r3, [r7, #16]
		braking_mode = Board1_Y.output.brk_mode;
 8005140:	4b6e      	ldr	r3, [pc, #440]	@ (80052fc <pidTask+0x210>)
 8005142:	7c1b      	ldrb	r3, [r3, #16]
 8005144:	73fb      	strb	r3, [r7, #15]
		rover_mode = Board1_Y.output.mode;
 8005146:	4b6d      	ldr	r3, [pc, #436]	@ (80052fc <pidTask+0x210>)
 8005148:	7d5b      	ldrb	r3, [r3, #21]
 800514a:	73bb      	strb	r3, [r7, #14]

	    taskEXIT_CRITICAL();
 800514c:	f00e fde6 	bl	8013d1c <vPortExitCritical>

	    if (encoder_readRPM(&encoder_FA_pid) != ENCODER_OK) {
 8005150:	486b      	ldr	r0, [pc, #428]	@ (8005300 <pidTask+0x214>)
 8005152:	f001 f997 	bl	8006484 <encoder_readRPM>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <pidTask+0x74>
	        Error_Handler();
 800515c:	f002 fbc4 	bl	80078e8 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_FB_pid) != ENCODER_OK) {
 8005160:	4868      	ldr	r0, [pc, #416]	@ (8005304 <pidTask+0x218>)
 8005162:	f001 f98f 	bl	8006484 <encoder_readRPM>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <pidTask+0x84>
	        Error_Handler();
 800516c:	f002 fbbc 	bl	80078e8 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BA_pid) != ENCODER_OK) {
 8005170:	4865      	ldr	r0, [pc, #404]	@ (8005308 <pidTask+0x21c>)
 8005172:	f001 f987 	bl	8006484 <encoder_readRPM>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <pidTask+0x94>
	        Error_Handler();
 800517c:	f002 fbb4 	bl	80078e8 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BB_pid) != ENCODER_OK) {
 8005180:	4862      	ldr	r0, [pc, #392]	@ (800530c <pidTask+0x220>)
 8005182:	f001 f97f 	bl	8006484 <encoder_readRPM>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <pidTask+0xa4>
	        Error_Handler();
 800518c:	f002 fbac 	bl	80078e8 <Error_Handler>
	    }


	    switch (rover_mode)
 8005190:	7bbb      	ldrb	r3, [r7, #14]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <pidTask+0xb0>
 8005196:	2b01      	cmp	r3, #1
 8005198:	d003      	beq.n	80051a2 <pidTask+0xb6>
 800519a:	e005      	b.n	80051a8 <pidTask+0xbc>
	    {
	        case DEFAULT:
	            ramp_step = RAMP_STEP_DEFAULT;
 800519c:	4b5c      	ldr	r3, [pc, #368]	@ (8005310 <pidTask+0x224>)
 800519e:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80051a0:	e006      	b.n	80051b0 <pidTask+0xc4>

	        case SPORT:
	            ramp_step = RAMP_STEP_SPORT;
 80051a2:	4b5c      	ldr	r3, [pc, #368]	@ (8005314 <pidTask+0x228>)
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80051a6:	e003      	b.n	80051b0 <pidTask+0xc4>

	        default:
	            ramp_step = RAMP_STEP_ECO;
 80051a8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80051ac:	627b      	str	r3, [r7, #36]	@ 0x24
	            break;
 80051ae:	bf00      	nop
	    }


	    if (braking_mode == EMERGENCY &&
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d128      	bne.n	8005208 <pidTask+0x11c>
 80051b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80051ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c2:	d121      	bne.n	8005208 <pidTask+0x11c>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 80051c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80051c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051d0:	d11a      	bne.n	8005208 <pidTask+0x11c>
 80051d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80051d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051de:	d113      	bne.n	8005208 <pidTask+0x11c>
 80051e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80051e4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80051e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ec:	d10c      	bne.n	8005208 <pidTask+0x11c>
	        rif_FA_r = rif_FA;
 80051ee:	4a4a      	ldr	r2, [pc, #296]	@ (8005318 <pidTask+0x22c>)
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	6013      	str	r3, [r2, #0]
	        rif_FB_r = rif_FB;
 80051f4:	4a49      	ldr	r2, [pc, #292]	@ (800531c <pidTask+0x230>)
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	6013      	str	r3, [r2, #0]
	        rif_BA_r = rif_BA;
 80051fa:	4a49      	ldr	r2, [pc, #292]	@ (8005320 <pidTask+0x234>)
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	6013      	str	r3, [r2, #0]
	        rif_BB_r = rif_BB;
 8005200:	4a48      	ldr	r2, [pc, #288]	@ (8005324 <pidTask+0x238>)
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	6013      	str	r3, [r2, #0]
 8005206:	e0cf      	b.n	80053a8 <pidTask+0x2bc>
	    }
	    else if (braking_mode == NORMAL &&
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	2b01      	cmp	r3, #1
 800520c:	f040 808c 	bne.w	8005328 <pidTask+0x23c>
 8005210:	edd7 7a07 	vldr	s15, [r7, #28]
 8005214:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800521c:	f040 8084 	bne.w	8005328 <pidTask+0x23c>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 8005220:	edd7 7a06 	vldr	s15, [r7, #24]
 8005224:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800522c:	d17c      	bne.n	8005328 <pidTask+0x23c>
 800522e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005232:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800523a:	d175      	bne.n	8005328 <pidTask+0x23c>
 800523c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005240:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005248:	d16e      	bne.n	8005328 <pidTask+0x23c>
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step * NORMAL_BRK_COEFF);
 800524a:	4b33      	ldr	r3, [pc, #204]	@ (8005318 <pidTask+0x22c>)
 800524c:	ed93 7a00 	vldr	s14, [r3]
 8005250:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005254:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005258:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800525c:	eeb0 1a67 	vmov.f32	s2, s15
 8005260:	edd7 0a07 	vldr	s1, [r7, #28]
 8005264:	eeb0 0a47 	vmov.f32	s0, s14
 8005268:	f002 fcdc 	bl	8007c24 <ramp>
 800526c:	eef0 7a40 	vmov.f32	s15, s0
 8005270:	4b29      	ldr	r3, [pc, #164]	@ (8005318 <pidTask+0x22c>)
 8005272:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step * NORMAL_BRK_COEFF);
 8005276:	4b29      	ldr	r3, [pc, #164]	@ (800531c <pidTask+0x230>)
 8005278:	ed93 7a00 	vldr	s14, [r3]
 800527c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005280:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005284:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005288:	eeb0 1a67 	vmov.f32	s2, s15
 800528c:	edd7 0a06 	vldr	s1, [r7, #24]
 8005290:	eeb0 0a47 	vmov.f32	s0, s14
 8005294:	f002 fcc6 	bl	8007c24 <ramp>
 8005298:	eef0 7a40 	vmov.f32	s15, s0
 800529c:	4b1f      	ldr	r3, [pc, #124]	@ (800531c <pidTask+0x230>)
 800529e:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step * NORMAL_BRK_COEFF);
 80052a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005320 <pidTask+0x234>)
 80052a4:	ed93 7a00 	vldr	s14, [r3]
 80052a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80052ac:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80052b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80052b4:	eeb0 1a67 	vmov.f32	s2, s15
 80052b8:	edd7 0a05 	vldr	s1, [r7, #20]
 80052bc:	eeb0 0a47 	vmov.f32	s0, s14
 80052c0:	f002 fcb0 	bl	8007c24 <ramp>
 80052c4:	eef0 7a40 	vmov.f32	s15, s0
 80052c8:	4b15      	ldr	r3, [pc, #84]	@ (8005320 <pidTask+0x234>)
 80052ca:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step * NORMAL_BRK_COEFF);
 80052ce:	4b15      	ldr	r3, [pc, #84]	@ (8005324 <pidTask+0x238>)
 80052d0:	ed93 7a00 	vldr	s14, [r3]
 80052d4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80052d8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80052dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80052e0:	eeb0 1a67 	vmov.f32	s2, s15
 80052e4:	edd7 0a04 	vldr	s1, [r7, #16]
 80052e8:	eeb0 0a47 	vmov.f32	s0, s14
 80052ec:	f002 fc9a 	bl	8007c24 <ramp>
 80052f0:	eef0 7a40 	vmov.f32	s15, s0
 80052f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <pidTask+0x238>)
 80052f6:	edc3 7a00 	vstr	s15, [r3]
 80052fa:	e055      	b.n	80053a8 <pidTask+0x2bc>
 80052fc:	20000384 	.word	0x20000384
 8005300:	20000490 	.word	0x20000490
 8005304:	200004ac 	.word	0x200004ac
 8005308:	200004c8 	.word	0x200004c8
 800530c:	200004e4 	.word	0x200004e4
 8005310:	40400000 	.word	0x40400000
 8005314:	40a00000 	.word	0x40a00000
 8005318:	20001d68 	.word	0x20001d68
 800531c:	20001d6c 	.word	0x20001d6c
 8005320:	20001d70 	.word	0x20001d70
 8005324:	20001d74 	.word	0x20001d74
	    }
	    else {
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step);
 8005328:	4bba      	ldr	r3, [pc, #744]	@ (8005614 <pidTask+0x528>)
 800532a:	edd3 7a00 	vldr	s15, [r3]
 800532e:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005332:	edd7 0a07 	vldr	s1, [r7, #28]
 8005336:	eeb0 0a67 	vmov.f32	s0, s15
 800533a:	f002 fc73 	bl	8007c24 <ramp>
 800533e:	eef0 7a40 	vmov.f32	s15, s0
 8005342:	4bb4      	ldr	r3, [pc, #720]	@ (8005614 <pidTask+0x528>)
 8005344:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step);
 8005348:	4bb3      	ldr	r3, [pc, #716]	@ (8005618 <pidTask+0x52c>)
 800534a:	edd3 7a00 	vldr	s15, [r3]
 800534e:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005352:	edd7 0a06 	vldr	s1, [r7, #24]
 8005356:	eeb0 0a67 	vmov.f32	s0, s15
 800535a:	f002 fc63 	bl	8007c24 <ramp>
 800535e:	eef0 7a40 	vmov.f32	s15, s0
 8005362:	4bad      	ldr	r3, [pc, #692]	@ (8005618 <pidTask+0x52c>)
 8005364:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step);
 8005368:	4bac      	ldr	r3, [pc, #688]	@ (800561c <pidTask+0x530>)
 800536a:	edd3 7a00 	vldr	s15, [r3]
 800536e:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005372:	edd7 0a05 	vldr	s1, [r7, #20]
 8005376:	eeb0 0a67 	vmov.f32	s0, s15
 800537a:	f002 fc53 	bl	8007c24 <ramp>
 800537e:	eef0 7a40 	vmov.f32	s15, s0
 8005382:	4ba6      	ldr	r3, [pc, #664]	@ (800561c <pidTask+0x530>)
 8005384:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step);
 8005388:	4ba5      	ldr	r3, [pc, #660]	@ (8005620 <pidTask+0x534>)
 800538a:	edd3 7a00 	vldr	s15, [r3]
 800538e:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8005392:	edd7 0a04 	vldr	s1, [r7, #16]
 8005396:	eeb0 0a67 	vmov.f32	s0, s15
 800539a:	f002 fc43 	bl	8007c24 <ramp>
 800539e:	eef0 7a40 	vmov.f32	s15, s0
 80053a2:	4b9f      	ldr	r3, [pc, #636]	@ (8005620 <pidTask+0x534>)
 80053a4:	edc3 7a00 	vstr	s15, [r3]
	    }

	    if (PID_Law_compute(&pid_FA, rif_FA_r, encoder_FA_pid.velocity, &control_FA) != PID_LAW_OK) {
 80053a8:	4b9a      	ldr	r3, [pc, #616]	@ (8005614 <pidTask+0x528>)
 80053aa:	edd3 7a00 	vldr	s15, [r3]
 80053ae:	4b9d      	ldr	r3, [pc, #628]	@ (8005624 <pidTask+0x538>)
 80053b0:	ed93 7a06 	vldr	s14, [r3, #24]
 80053b4:	499c      	ldr	r1, [pc, #624]	@ (8005628 <pidTask+0x53c>)
 80053b6:	eef0 0a47 	vmov.f32	s1, s14
 80053ba:	eeb0 0a67 	vmov.f32	s0, s15
 80053be:	489b      	ldr	r0, [pc, #620]	@ (800562c <pidTask+0x540>)
 80053c0:	f002 fbce 	bl	8007b60 <PID_Law_compute>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <pidTask+0x2e2>
	        Error_Handler();
 80053ca:	f002 fa8d 	bl	80078e8 <Error_Handler>
	    }
	    out_FA = abs(round(control_FA * MOTOR_MAX_DUTY / U_MAX));
 80053ce:	4b96      	ldr	r3, [pc, #600]	@ (8005628 <pidTask+0x53c>)
 80053d0:	edd3 7a00 	vldr	s15, [r3]
 80053d4:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8005630 <pidTask+0x544>
 80053d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053dc:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80053e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80053e4:	ee16 0a90 	vmov	r0, s13
 80053e8:	f7fb f8d6 	bl	8000598 <__aeabi_f2d>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	ec43 2b10 	vmov	d0, r2, r3
 80053f4:	f011 fc88 	bl	8016d08 <round>
 80053f8:	ec53 2b10 	vmov	r2, r3, d0
 80053fc:	4610      	mov	r0, r2
 80053fe:	4619      	mov	r1, r3
 8005400:	f7fb fbd2 	bl	8000ba8 <__aeabi_d2iz>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	bfb8      	it	lt
 800540a:	425b      	neglt	r3, r3
 800540c:	b2da      	uxtb	r2, r3
 800540e:	4b89      	ldr	r3, [pc, #548]	@ (8005634 <pidTask+0x548>)
 8005410:	701a      	strb	r2, [r3, #0]

	    if (PID_Law_compute(&pid_FB, rif_FB_r, encoder_FB_pid.velocity, &control_FB) != PID_LAW_OK) {
 8005412:	4b81      	ldr	r3, [pc, #516]	@ (8005618 <pidTask+0x52c>)
 8005414:	edd3 7a00 	vldr	s15, [r3]
 8005418:	4b87      	ldr	r3, [pc, #540]	@ (8005638 <pidTask+0x54c>)
 800541a:	ed93 7a06 	vldr	s14, [r3, #24]
 800541e:	4987      	ldr	r1, [pc, #540]	@ (800563c <pidTask+0x550>)
 8005420:	eef0 0a47 	vmov.f32	s1, s14
 8005424:	eeb0 0a67 	vmov.f32	s0, s15
 8005428:	4885      	ldr	r0, [pc, #532]	@ (8005640 <pidTask+0x554>)
 800542a:	f002 fb99 	bl	8007b60 <PID_Law_compute>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <pidTask+0x34c>
	        Error_Handler();
 8005434:	f002 fa58 	bl	80078e8 <Error_Handler>
	    }
	    out_FB = abs(round(control_FB * MOTOR_MAX_DUTY / U_MAX));
 8005438:	4b80      	ldr	r3, [pc, #512]	@ (800563c <pidTask+0x550>)
 800543a:	edd3 7a00 	vldr	s15, [r3]
 800543e:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8005630 <pidTask+0x544>
 8005442:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005446:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800544a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800544e:	ee16 0a90 	vmov	r0, s13
 8005452:	f7fb f8a1 	bl	8000598 <__aeabi_f2d>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	ec43 2b10 	vmov	d0, r2, r3
 800545e:	f011 fc53 	bl	8016d08 <round>
 8005462:	ec53 2b10 	vmov	r2, r3, d0
 8005466:	4610      	mov	r0, r2
 8005468:	4619      	mov	r1, r3
 800546a:	f7fb fb9d 	bl	8000ba8 <__aeabi_d2iz>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	bfb8      	it	lt
 8005474:	425b      	neglt	r3, r3
 8005476:	b2da      	uxtb	r2, r3
 8005478:	4b72      	ldr	r3, [pc, #456]	@ (8005644 <pidTask+0x558>)
 800547a:	701a      	strb	r2, [r3, #0]

	    if (PID_Law_compute(&pid_BA, rif_BA_r, encoder_BA_pid.velocity, &control_BA) != PID_LAW_OK) {
 800547c:	4b67      	ldr	r3, [pc, #412]	@ (800561c <pidTask+0x530>)
 800547e:	edd3 7a00 	vldr	s15, [r3]
 8005482:	4b71      	ldr	r3, [pc, #452]	@ (8005648 <pidTask+0x55c>)
 8005484:	ed93 7a06 	vldr	s14, [r3, #24]
 8005488:	4970      	ldr	r1, [pc, #448]	@ (800564c <pidTask+0x560>)
 800548a:	eef0 0a47 	vmov.f32	s1, s14
 800548e:	eeb0 0a67 	vmov.f32	s0, s15
 8005492:	486f      	ldr	r0, [pc, #444]	@ (8005650 <pidTask+0x564>)
 8005494:	f002 fb64 	bl	8007b60 <PID_Law_compute>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <pidTask+0x3b6>
	        Error_Handler();
 800549e:	f002 fa23 	bl	80078e8 <Error_Handler>
	    }
	    out_BA = abs(round(control_BA * MOTOR_MAX_DUTY / U_MAX));
 80054a2:	4b6a      	ldr	r3, [pc, #424]	@ (800564c <pidTask+0x560>)
 80054a4:	edd3 7a00 	vldr	s15, [r3]
 80054a8:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8005630 <pidTask+0x544>
 80054ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054b0:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80054b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80054b8:	ee16 0a90 	vmov	r0, s13
 80054bc:	f7fb f86c 	bl	8000598 <__aeabi_f2d>
 80054c0:	4602      	mov	r2, r0
 80054c2:	460b      	mov	r3, r1
 80054c4:	ec43 2b10 	vmov	d0, r2, r3
 80054c8:	f011 fc1e 	bl	8016d08 <round>
 80054cc:	ec53 2b10 	vmov	r2, r3, d0
 80054d0:	4610      	mov	r0, r2
 80054d2:	4619      	mov	r1, r3
 80054d4:	f7fb fb68 	bl	8000ba8 <__aeabi_d2iz>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	bfb8      	it	lt
 80054de:	425b      	neglt	r3, r3
 80054e0:	b2da      	uxtb	r2, r3
 80054e2:	4b5c      	ldr	r3, [pc, #368]	@ (8005654 <pidTask+0x568>)
 80054e4:	701a      	strb	r2, [r3, #0]

	    if (PID_Law_compute(&pid_BB, rif_BB_r, encoder_BB_pid.velocity, &control_BB) != PID_LAW_OK) {
 80054e6:	4b4e      	ldr	r3, [pc, #312]	@ (8005620 <pidTask+0x534>)
 80054e8:	edd3 7a00 	vldr	s15, [r3]
 80054ec:	4b5a      	ldr	r3, [pc, #360]	@ (8005658 <pidTask+0x56c>)
 80054ee:	ed93 7a06 	vldr	s14, [r3, #24]
 80054f2:	495a      	ldr	r1, [pc, #360]	@ (800565c <pidTask+0x570>)
 80054f4:	eef0 0a47 	vmov.f32	s1, s14
 80054f8:	eeb0 0a67 	vmov.f32	s0, s15
 80054fc:	4858      	ldr	r0, [pc, #352]	@ (8005660 <pidTask+0x574>)
 80054fe:	f002 fb2f 	bl	8007b60 <PID_Law_compute>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <pidTask+0x420>
	        Error_Handler();
 8005508:	f002 f9ee 	bl	80078e8 <Error_Handler>
	    }
	    out_BB = abs(round(control_BB * MOTOR_MAX_DUTY / U_MAX));
 800550c:	4b53      	ldr	r3, [pc, #332]	@ (800565c <pidTask+0x570>)
 800550e:	edd3 7a00 	vldr	s15, [r3]
 8005512:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8005630 <pidTask+0x544>
 8005516:	ee67 7a87 	vmul.f32	s15, s15, s14
 800551a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800551e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005522:	ee16 0a90 	vmov	r0, s13
 8005526:	f7fb f837 	bl	8000598 <__aeabi_f2d>
 800552a:	4602      	mov	r2, r0
 800552c:	460b      	mov	r3, r1
 800552e:	ec43 2b10 	vmov	d0, r2, r3
 8005532:	f011 fbe9 	bl	8016d08 <round>
 8005536:	ec53 2b10 	vmov	r2, r3, d0
 800553a:	4610      	mov	r0, r2
 800553c:	4619      	mov	r1, r3
 800553e:	f7fb fb33 	bl	8000ba8 <__aeabi_d2iz>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	bfb8      	it	lt
 8005548:	425b      	neglt	r3, r3
 800554a:	b2da      	uxtb	r2, r3
 800554c:	4b45      	ldr	r3, [pc, #276]	@ (8005664 <pidTask+0x578>)
 800554e:	701a      	strb	r2, [r3, #0]



	    if (motor_set(&motor_FA, out_FA, (control_FA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005550:	4b38      	ldr	r3, [pc, #224]	@ (8005634 <pidTask+0x548>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	4a34      	ldr	r2, [pc, #208]	@ (8005628 <pidTask+0x53c>)
 8005556:	edd2 7a00 	vldr	s15, [r2]
 800555a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800555e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005562:	dd01      	ble.n	8005568 <pidTask+0x47c>
 8005564:	2201      	movs	r2, #1
 8005566:	e001      	b.n	800556c <pidTask+0x480>
 8005568:	f04f 32ff 	mov.w	r2, #4294967295
 800556c:	4619      	mov	r1, r3
 800556e:	483e      	ldr	r0, [pc, #248]	@ (8005668 <pidTask+0x57c>)
 8005570:	f002 faa8 	bl	8007ac4 <motor_set>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <pidTask+0x492>
	        Error_Handler();
 800557a:	f002 f9b5 	bl	80078e8 <Error_Handler>
	    }

	    if (motor_set(&motor_FB, out_FB, (control_FB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 800557e:	4b31      	ldr	r3, [pc, #196]	@ (8005644 <pidTask+0x558>)
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	4a2e      	ldr	r2, [pc, #184]	@ (800563c <pidTask+0x550>)
 8005584:	edd2 7a00 	vldr	s15, [r2]
 8005588:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800558c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005590:	dd01      	ble.n	8005596 <pidTask+0x4aa>
 8005592:	2201      	movs	r2, #1
 8005594:	e001      	b.n	800559a <pidTask+0x4ae>
 8005596:	f04f 32ff 	mov.w	r2, #4294967295
 800559a:	4619      	mov	r1, r3
 800559c:	4833      	ldr	r0, [pc, #204]	@ (800566c <pidTask+0x580>)
 800559e:	f002 fa91 	bl	8007ac4 <motor_set>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <pidTask+0x4c0>
	        Error_Handler();
 80055a8:	f002 f99e 	bl	80078e8 <Error_Handler>
	    }

	    if (motor_set(&motor_BA, out_BA, (control_BA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80055ac:	4b29      	ldr	r3, [pc, #164]	@ (8005654 <pidTask+0x568>)
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	4a26      	ldr	r2, [pc, #152]	@ (800564c <pidTask+0x560>)
 80055b2:	edd2 7a00 	vldr	s15, [r2]
 80055b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055be:	dd01      	ble.n	80055c4 <pidTask+0x4d8>
 80055c0:	2201      	movs	r2, #1
 80055c2:	e001      	b.n	80055c8 <pidTask+0x4dc>
 80055c4:	f04f 32ff 	mov.w	r2, #4294967295
 80055c8:	4619      	mov	r1, r3
 80055ca:	4829      	ldr	r0, [pc, #164]	@ (8005670 <pidTask+0x584>)
 80055cc:	f002 fa7a 	bl	8007ac4 <motor_set>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <pidTask+0x4ee>
	        Error_Handler();
 80055d6:	f002 f987 	bl	80078e8 <Error_Handler>
	    }

	    if (motor_set(&motor_BB, out_BB, (control_BB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 80055da:	4b22      	ldr	r3, [pc, #136]	@ (8005664 <pidTask+0x578>)
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	4a1f      	ldr	r2, [pc, #124]	@ (800565c <pidTask+0x570>)
 80055e0:	edd2 7a00 	vldr	s15, [r2]
 80055e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ec:	dd01      	ble.n	80055f2 <pidTask+0x506>
 80055ee:	2201      	movs	r2, #1
 80055f0:	e001      	b.n	80055f6 <pidTask+0x50a>
 80055f2:	f04f 32ff 	mov.w	r2, #4294967295
 80055f6:	4619      	mov	r1, r3
 80055f8:	481e      	ldr	r0, [pc, #120]	@ (8005674 <pidTask+0x588>)
 80055fa:	f002 fa63 	bl	8007ac4 <motor_set>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <pidTask+0x51c>
	        Error_Handler();
 8005604:	f002 f970 	bl	80078e8 <Error_Handler>
	    }



		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 8005608:	2104      	movs	r1, #4
 800560a:	481b      	ldr	r0, [pc, #108]	@ (8005678 <pidTask+0x58c>)
 800560c:	f000 fe83 	bl	8006316 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005610:	e582      	b.n	8005118 <pidTask+0x2c>
 8005612:	bf00      	nop
 8005614:	20001d68 	.word	0x20001d68
 8005618:	20001d6c 	.word	0x20001d6c
 800561c:	20001d70 	.word	0x20001d70
 8005620:	20001d74 	.word	0x20001d74
 8005624:	20000490 	.word	0x20000490
 8005628:	200005b4 	.word	0x200005b4
 800562c:	200005bc 	.word	0x200005bc
 8005630:	42c80000 	.word	0x42c80000
 8005634:	200005bb 	.word	0x200005bb
 8005638:	200004ac 	.word	0x200004ac
 800563c:	200005b0 	.word	0x200005b0
 8005640:	200005d0 	.word	0x200005d0
 8005644:	200005ba 	.word	0x200005ba
 8005648:	200004c8 	.word	0x200004c8
 800564c:	200005ac 	.word	0x200005ac
 8005650:	200005e4 	.word	0x200005e4
 8005654:	200005b9 	.word	0x200005b9
 8005658:	200004e4 	.word	0x200004e4
 800565c:	200005a8 	.word	0x200005a8
 8005660:	200005f8 	.word	0x200005f8
 8005664:	200005b8 	.word	0x200005b8
 8005668:	20000568 	.word	0x20000568
 800566c:	20000578 	.word	0x20000578
 8005670:	20000588 	.word	0x20000588
 8005674:	20000598 	.word	0x20000598
 8005678:	20000408 	.word	0x20000408

0800567c <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005684:	f00d f966 	bl	8012954 <xTaskGetTickCount>
 8005688:	4603      	mov	r3, r0
 800568a:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 800568c:	2332      	movs	r3, #50	@ 0x32
 800568e:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005690:	f107 0308 	add.w	r3, r7, #8
 8005694:	68f9      	ldr	r1, [r7, #12]
 8005696:	4618      	mov	r0, r3
 8005698:	f00c ffc0 	bl	801261c <vTaskDelayUntil>

		taskENTER_CRITICAL();
 800569c:	f00e fb0c 	bl	8013cb8 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 80056a0:	4b17      	ldr	r3, [pc, #92]	@ (8005700 <lightsTask+0x84>)
 80056a2:	7c5a      	ldrb	r2, [r3, #17]
 80056a4:	4b17      	ldr	r3, [pc, #92]	@ (8005704 <lightsTask+0x88>)
 80056a6:	701a      	strb	r2, [r3, #0]
		led_FB = Board1_Y.output.led_B;
 80056a8:	4b15      	ldr	r3, [pc, #84]	@ (8005700 <lightsTask+0x84>)
 80056aa:	7c9a      	ldrb	r2, [r3, #18]
 80056ac:	4b16      	ldr	r3, [pc, #88]	@ (8005708 <lightsTask+0x8c>)
 80056ae:	701a      	strb	r2, [r3, #0]
		rear_led = Board1_Y.output.rear_led;
 80056b0:	4b13      	ldr	r3, [pc, #76]	@ (8005700 <lightsTask+0x84>)
 80056b2:	7cda      	ldrb	r2, [r3, #19]
 80056b4:	4b15      	ldr	r3, [pc, #84]	@ (800570c <lightsTask+0x90>)
 80056b6:	701a      	strb	r2, [r3, #0]
		rear_sign = Board1_Y.output.rear_sign;
 80056b8:	4b11      	ldr	r3, [pc, #68]	@ (8005700 <lightsTask+0x84>)
 80056ba:	7d1a      	ldrb	r2, [r3, #20]
 80056bc:	4b14      	ldr	r3, [pc, #80]	@ (8005710 <lightsTask+0x94>)
 80056be:	701a      	strb	r2, [r3, #0]

		taskEXIT_CRITICAL();
 80056c0:	f00e fb2c 	bl	8013d1c <vPortExitCritical>

		led_step(&ledA, led_FA);
 80056c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005704 <lightsTask+0x88>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	4619      	mov	r1, r3
 80056ca:	4812      	ldr	r0, [pc, #72]	@ (8005714 <lightsTask+0x98>)
 80056cc:	f001 f8e6 	bl	800689c <led_step>
		led_step(&ledB, led_FB);
 80056d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005708 <lightsTask+0x8c>)
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	4619      	mov	r1, r3
 80056d6:	4810      	ldr	r0, [pc, #64]	@ (8005718 <lightsTask+0x9c>)
 80056d8:	f001 f8e0 	bl	800689c <led_step>
		rear_led_step(rear_led);
 80056dc:	4b0b      	ldr	r3, [pc, #44]	@ (800570c <lightsTask+0x90>)
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	4618      	mov	r0, r3
 80056e2:	f001 fa47 	bl	8006b74 <rear_led_step>
		rear_sign_step(rear_sign); //aggiustare il +1
 80056e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005710 <lightsTask+0x94>)
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f001 faae 	bl	8006c4c <rear_sign_step>
		led_render();
 80056f0:	f001 fe1a 	bl	8007328 <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 80056f4:	2108      	movs	r1, #8
 80056f6:	4809      	ldr	r0, [pc, #36]	@ (800571c <lightsTask+0xa0>)
 80056f8:	f000 fe0d 	bl	8006316 <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80056fc:	bf00      	nop
 80056fe:	e7c7      	b.n	8005690 <lightsTask+0x14>
 8005700:	20000384 	.word	0x20000384
 8005704:	2000068c 	.word	0x2000068c
 8005708:	2000068d 	.word	0x2000068d
 800570c:	2000068f 	.word	0x2000068f
 8005710:	2000068e 	.word	0x2000068e
 8005714:	20000664 	.word	0x20000664
 8005718:	20000678 	.word	0x20000678
 800571c:	20000408 	.word	0x20000408

08005720 <executeSupervision>:
  /* USER CODE END lightsTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void executeSupervision(){
 8005720:	b5b0      	push	{r4, r5, r7, lr}
 8005722:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8005724:	4846      	ldr	r0, [pc, #280]	@ (8005840 <executeSupervision+0x120>)
 8005726:	f007 fbcd 	bl	800cec4 <HAL_TIM_Base_Start_IT>

	debug_time = HAL_GetTick();
 800572a:	f003 fc6d 	bl	8009008 <HAL_GetTick>
 800572e:	4603      	mov	r3, r0
 8005730:	4a44      	ldr	r2, [pc, #272]	@ (8005844 <executeSupervision+0x124>)
 8005732:	6013      	str	r3, [r2, #0]

	do{
		debug_state = Board1_DW.is_Supervisor;
 8005734:	4b44      	ldr	r3, [pc, #272]	@ (8005848 <executeSupervision+0x128>)
 8005736:	f893 20f9 	ldrb.w	r2, [r3, #249]	@ 0xf9
 800573a:	4b44      	ldr	r3, [pc, #272]	@ (800584c <executeSupervision+0x12c>)
 800573c:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board1_DW.is_Restablish;
 800573e:	4b42      	ldr	r3, [pc, #264]	@ (8005848 <executeSupervision+0x128>)
 8005740:	f893 20f7 	ldrb.w	r2, [r3, #247]	@ 0xf7
 8005744:	4b42      	ldr	r3, [pc, #264]	@ (8005850 <executeSupervision+0x130>)
 8005746:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 8005748:	4b42      	ldr	r3, [pc, #264]	@ (8005854 <executeSupervision+0x134>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d104      	bne.n	800575a <executeSupervision+0x3a>
			state_good = debug_state;
 8005750:	4b3e      	ldr	r3, [pc, #248]	@ (800584c <executeSupervision+0x12c>)
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	b2da      	uxtb	r2, r3
 8005756:	4b40      	ldr	r3, [pc, #256]	@ (8005858 <executeSupervision+0x138>)
 8005758:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 800575a:	4b40      	ldr	r3, [pc, #256]	@ (800585c <executeSupervision+0x13c>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	3301      	adds	r3, #1
 8005760:	4a3e      	ldr	r2, [pc, #248]	@ (800585c <executeSupervision+0x13c>)
 8005762:	6013      	str	r3, [r2, #0]
		Board1_step();
 8005764:	f7fe ff14 	bl	8004590 <Board1_step>

		if(Board1_DW.is_Supervision_task != Board1_IN_Normal)
 8005768:	4b37      	ldr	r3, [pc, #220]	@ (8005848 <executeSupervision+0x128>)
 800576a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 800576e:	2b02      	cmp	r3, #2
 8005770:	d004      	beq.n	800577c <executeSupervision+0x5c>
				degraded=degraded+1;
 8005772:	4b38      	ldr	r3, [pc, #224]	@ (8005854 <executeSupervision+0x134>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	3301      	adds	r3, #1
 8005778:	4a36      	ldr	r2, [pc, #216]	@ (8005854 <executeSupervision+0x134>)
 800577a:	6013      	str	r3, [r2, #0]

		if(Board1_DW.is_Supervision_task == Board1_IN_Single_Board)
 800577c:	4b32      	ldr	r3, [pc, #200]	@ (8005848 <executeSupervision+0x128>)
 800577e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8005782:	2b03      	cmp	r3, #3
 8005784:	d10a      	bne.n	800579c <executeSupervision+0x7c>
					debug_decision = Board1_DW.decision;
 8005786:	4a36      	ldr	r2, [pc, #216]	@ (8005860 <executeSupervision+0x140>)
 8005788:	4b2f      	ldr	r3, [pc, #188]	@ (8005848 <executeSupervision+0x128>)
 800578a:	4615      	mov	r5, r2
 800578c:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8005790:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005792:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005794:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005798:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board1_DW.is_Supervision_task == Board1_IN_Normal && Board1_DW.retransmitted)
 800579c:	4b2a      	ldr	r3, [pc, #168]	@ (8005848 <executeSupervision+0x128>)
 800579e:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d107      	bne.n	80057b6 <executeSupervision+0x96>
 80057a6:	4b28      	ldr	r3, [pc, #160]	@ (8005848 <executeSupervision+0x128>)
 80057a8:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <executeSupervision+0x96>
			retransmit_seen_in_cycle = true;
 80057b0:	4b2c      	ldr	r3, [pc, #176]	@ (8005864 <executeSupervision+0x144>)
 80057b2:	2201      	movs	r2, #1
 80057b4:	701a      	strb	r2, [r3, #0]
	}
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 80057b6:	4b24      	ldr	r3, [pc, #144]	@ (8005848 <executeSupervision+0x128>)
 80057b8:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80057bc:	2b0a      	cmp	r3, #10
 80057be:	d012      	beq.n	80057e6 <executeSupervision+0xc6>
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 80057c0:	4b21      	ldr	r3, [pc, #132]	@ (8005848 <executeSupervision+0x128>)
 80057c2:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d00d      	beq.n	80057e6 <executeSupervision+0xc6>
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 80057ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005848 <executeSupervision+0x128>)
 80057cc:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d008      	beq.n	80057e6 <executeSupervision+0xc6>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80057d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005848 <executeSupervision+0x128>)
 80057d6:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d003      	beq.n	80057e6 <executeSupervision+0xc6>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished && !deadline);
 80057de:	4b22      	ldr	r3, [pc, #136]	@ (8005868 <executeSupervision+0x148>)
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0a6      	beq.n	8005734 <executeSupervision+0x14>

	debug_diff = HAL_GetTick() - debug_time;
 80057e6:	f003 fc0f 	bl	8009008 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	4b15      	ldr	r3, [pc, #84]	@ (8005844 <executeSupervision+0x124>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	4a1e      	ldr	r2, [pc, #120]	@ (800586c <executeSupervision+0x14c>)
 80057f4:	6013      	str	r3, [r2, #0]

	HAL_TIM_Base_Stop_IT(&htim4);
 80057f6:	4812      	ldr	r0, [pc, #72]	@ (8005840 <executeSupervision+0x120>)
 80057f8:	f007 fbdc 	bl	800cfb4 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80057fc:	4b10      	ldr	r3, [pc, #64]	@ (8005840 <executeSupervision+0x120>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2200      	movs	r2, #0
 8005802:	625a      	str	r2, [r3, #36]	@ 0x24

	if (retransmit_seen_in_cycle){
 8005804:	4b17      	ldr	r3, [pc, #92]	@ (8005864 <executeSupervision+0x144>)
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d007      	beq.n	800581c <executeSupervision+0xfc>
		count_retransmit++;
 800580c:	4b18      	ldr	r3, [pc, #96]	@ (8005870 <executeSupervision+0x150>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3301      	adds	r3, #1
 8005812:	4a17      	ldr	r2, [pc, #92]	@ (8005870 <executeSupervision+0x150>)
 8005814:	6013      	str	r3, [r2, #0]
		retransmit_seen_in_cycle = false;
 8005816:	4b13      	ldr	r3, [pc, #76]	@ (8005864 <executeSupervision+0x144>)
 8005818:	2200      	movs	r2, #0
 800581a:	701a      	strb	r2, [r3, #0]
	}

	if(deadline){
 800581c:	4b12      	ldr	r3, [pc, #72]	@ (8005868 <executeSupervision+0x148>)
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <executeSupervision+0x108>
		deadlineProcedure();
 8005824:	f000 f82a 	bl	800587c <deadlineProcedure>
	}

	debug_output = Board1_Y.output;
 8005828:	4a12      	ldr	r2, [pc, #72]	@ (8005874 <executeSupervision+0x154>)
 800582a:	4b13      	ldr	r3, [pc, #76]	@ (8005878 <executeSupervision+0x158>)
 800582c:	4614      	mov	r4, r2
 800582e:	461d      	mov	r5, r3
 8005830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005834:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005838:	e884 0003 	stmia.w	r4, {r0, r1}
}
 800583c:	bf00      	nop
 800583e:	bdb0      	pop	{r4, r5, r7, pc}
 8005840:	20001fe8 	.word	0x20001fe8
 8005844:	20000630 	.word	0x20000630
 8005848:	20000248 	.word	0x20000248
 800584c:	20000629 	.word	0x20000629
 8005850:	20000628 	.word	0x20000628
 8005854:	20000638 	.word	0x20000638
 8005858:	2000063c 	.word	0x2000063c
 800585c:	20000624 	.word	0x20000624
 8005860:	20000640 	.word	0x20000640
 8005864:	20000658 	.word	0x20000658
 8005868:	20000660 	.word	0x20000660
 800586c:	20000634 	.word	0x20000634
 8005870:	2000065c 	.word	0x2000065c
 8005874:	2000060c 	.word	0x2000060c
 8005878:	20000384 	.word	0x20000384

0800587c <deadlineProcedure>:

void deadlineProcedure(){
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005880:	b672      	cpsid	i
}
 8005882:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	if (motor_set(&motor_FA, 0, CLOCKWISE) != MOTOR_OK) {
 8005884:	2201      	movs	r2, #1
 8005886:	2100      	movs	r1, #0
 8005888:	4821      	ldr	r0, [pc, #132]	@ (8005910 <deadlineProcedure+0x94>)
 800588a:	f002 f91b 	bl	8007ac4 <motor_set>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <deadlineProcedure+0x1c>
	    Error_Handler();
 8005894:	f002 f828 	bl	80078e8 <Error_Handler>
	}

	if (motor_set(&motor_FB, 0, CLOCKWISE) != MOTOR_OK) {
 8005898:	2201      	movs	r2, #1
 800589a:	2100      	movs	r1, #0
 800589c:	481d      	ldr	r0, [pc, #116]	@ (8005914 <deadlineProcedure+0x98>)
 800589e:	f002 f911 	bl	8007ac4 <motor_set>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d001      	beq.n	80058ac <deadlineProcedure+0x30>
	    Error_Handler();
 80058a8:	f002 f81e 	bl	80078e8 <Error_Handler>
	}

	if (motor_set(&motor_BA, 0, CLOCKWISE) != MOTOR_OK) {
 80058ac:	2201      	movs	r2, #1
 80058ae:	2100      	movs	r1, #0
 80058b0:	4819      	ldr	r0, [pc, #100]	@ (8005918 <deadlineProcedure+0x9c>)
 80058b2:	f002 f907 	bl	8007ac4 <motor_set>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <deadlineProcedure+0x44>
	    Error_Handler();
 80058bc:	f002 f814 	bl	80078e8 <Error_Handler>
	}

	if (motor_set(&motor_BB, 0, CLOCKWISE) != MOTOR_OK) {
 80058c0:	2201      	movs	r2, #1
 80058c2:	2100      	movs	r1, #0
 80058c4:	4815      	ldr	r0, [pc, #84]	@ (800591c <deadlineProcedure+0xa0>)
 80058c6:	f002 f8fd 	bl	8007ac4 <motor_set>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <deadlineProcedure+0x58>
	    Error_Handler();
 80058d0:	f002 f80a 	bl	80078e8 <Error_Handler>
	}


	// Ferma i PWM
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80058d4:	2100      	movs	r1, #0
 80058d6:	4812      	ldr	r0, [pc, #72]	@ (8005920 <deadlineProcedure+0xa4>)
 80058d8:	f007 fd04 	bl	800d2e4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80058dc:	2104      	movs	r1, #4
 80058de:	4810      	ldr	r0, [pc, #64]	@ (8005920 <deadlineProcedure+0xa4>)
 80058e0:	f007 fd00 	bl	800d2e4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80058e4:	2108      	movs	r1, #8
 80058e6:	480e      	ldr	r0, [pc, #56]	@ (8005920 <deadlineProcedure+0xa4>)
 80058e8:	f007 fcfc 	bl	800d2e4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80058ec:	210c      	movs	r1, #12
 80058ee:	480c      	ldr	r0, [pc, #48]	@ (8005920 <deadlineProcedure+0xa4>)
 80058f0:	f007 fcf8 	bl	800d2e4 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	HAL_TIM_Base_Stop(&htim20);
 80058f4:	480b      	ldr	r0, [pc, #44]	@ (8005924 <deadlineProcedure+0xa8>)
 80058f6:	f007 fabd 	bl	800ce74 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim8);
 80058fa:	480b      	ldr	r0, [pc, #44]	@ (8005928 <deadlineProcedure+0xac>)
 80058fc:	f007 faba 	bl	800ce74 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim5);
 8005900:	480a      	ldr	r0, [pc, #40]	@ (800592c <deadlineProcedure+0xb0>)
 8005902:	f007 fab7 	bl	800ce74 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim1);
 8005906:	480a      	ldr	r0, [pc, #40]	@ (8005930 <deadlineProcedure+0xb4>)
 8005908:	f007 fab4 	bl	800ce74 <HAL_TIM_Base_Stop>


	while(1) {
 800590c:	bf00      	nop
 800590e:	e7fd      	b.n	800590c <deadlineProcedure+0x90>
 8005910:	20000568 	.word	0x20000568
 8005914:	20000578 	.word	0x20000578
 8005918:	20000588 	.word	0x20000588
 800591c:	20000598 	.word	0x20000598
 8005920:	20001f9c 	.word	0x20001f9c
 8005924:	20002118 	.word	0x20002118
 8005928:	20002080 	.word	0x20002080
 800592c:	20002034 	.word	0x20002034
 8005930:	20001f04 	.word	0x20001f04

08005934 <HAL_GPIO_EXTI_Callback>:
	    // Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	4603      	mov	r3, r0
 800593c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 800593e:	88fb      	ldrh	r3, [r7, #6]
 8005940:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005944:	d10a      	bne.n	800595c <HAL_GPIO_EXTI_Callback+0x28>
	{
		debug_rts++;
 8005946:	4b07      	ldr	r3, [pc, #28]	@ (8005964 <HAL_GPIO_EXTI_Callback+0x30>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	3301      	adds	r3, #1
 800594c:	4a05      	ldr	r2, [pc, #20]	@ (8005964 <HAL_GPIO_EXTI_Callback+0x30>)
 800594e:	6013      	str	r3, [r2, #0]
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 8005950:	4b05      	ldr	r3, [pc, #20]	@ (8005968 <HAL_GPIO_EXTI_Callback+0x34>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2101      	movs	r1, #1
 8005956:	4618      	mov	r0, r3
 8005958:	f00b fc22 	bl	80111a0 <osEventFlagsSet>
	}
}
 800595c:	bf00      	nop
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	2000062c 	.word	0x2000062c
 8005968:	20001d44 	.word	0x20001d44

0800596c <batt_cfg_channel_>:
#include "batt.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Batt_Status_t batt_cfg_channel_(batt_t *b)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
    if (b == NULL || b->hadc == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <batt_cfg_channel_+0x16>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d102      	bne.n	8005988 <batt_cfg_channel_+0x1c>
        return BATT_ERR;
 8005982:	f04f 33ff 	mov.w	r3, #4294967295
 8005986:	e00e      	b.n	80059a6 <batt_cfg_channel_+0x3a>

    return (HAL_ADC_ConfigChannel(b->hadc, &b->channel_cfg) == HAL_OK) ? BATT_OK : BATT_ERR;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	3304      	adds	r3, #4
 8005990:	4619      	mov	r1, r3
 8005992:	4610      	mov	r0, r2
 8005994:	f004 f9a6 	bl	8009ce4 <HAL_ADC_ConfigChannel>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <batt_cfg_channel_+0x36>
 800599e:	2300      	movs	r3, #0
 80059a0:	e001      	b.n	80059a6 <batt_cfg_channel_+0x3a>
 80059a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3708      	adds	r7, #8
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <batt_read_once_>:

static Batt_Status_t batt_read_once_(batt_t *b, uint32_t *raw)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b082      	sub	sp, #8
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	6039      	str	r1, [r7, #0]
    if (b == NULL || raw == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <batt_read_once_+0x16>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d102      	bne.n	80059ca <batt_read_once_+0x1c>
        return BATT_ERR;
 80059c4:	f04f 33ff 	mov.w	r3, #4294967295
 80059c8:	e02b      	b.n	8005a22 <batt_read_once_+0x74>

    if (HAL_ADC_Start(b->hadc) != HAL_OK)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f003 ff5c 	bl	800988c <HAL_ADC_Start>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <batt_read_once_+0x32>
        return BATT_ERR;
 80059da:	f04f 33ff 	mov.w	r3, #4294967295
 80059de:	e020      	b.n	8005a22 <batt_read_once_+0x74>

    if (HAL_ADC_PollForConversion(b->hadc, b->timeout_ms) != HAL_OK) {
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e8:	4619      	mov	r1, r3
 80059ea:	4610      	mov	r0, r2
 80059ec:	f004 f866 	bl	8009abc <HAL_ADC_PollForConversion>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d007      	beq.n	8005a06 <batt_read_once_+0x58>
        HAL_ADC_Stop(b->hadc);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4618      	mov	r0, r3
 80059fc:	f004 f82a 	bl	8009a54 <HAL_ADC_Stop>
        return BATT_ERR;
 8005a00:	f04f 33ff 	mov.w	r3, #4294967295
 8005a04:	e00d      	b.n	8005a22 <batt_read_once_+0x74>
    }

    *raw = HAL_ADC_GetValue(b->hadc);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f004 f95c 	bl	8009cc8 <HAL_ADC_GetValue>
 8005a10:	4602      	mov	r2, r0
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(b->hadc);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f004 f81a 	bl	8009a54 <HAL_ADC_Stop>

    return BATT_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <batt_raw_to_voltage_>:

static float batt_raw_to_voltage_(uint32_t raw)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
    float v_adc;
    float ratio;

    /* ADC -> volts */
    v_adc = ((float)raw * BATT_ADC_VREF_MV) / (BATT_ADC_MAX_CNT * 1000.0f);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	ee07 3a90 	vmov	s15, r3
 8005a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a3e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8005a70 <batt_raw_to_voltage_+0x44>
 8005a42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005a46:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005a74 <batt_raw_to_voltage_+0x48>
 8005a4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005a4e:	edc7 7a03 	vstr	s15, [r7, #12]

    /* divider ratio */
    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 8005a52:	4b09      	ldr	r3, [pc, #36]	@ (8005a78 <batt_raw_to_voltage_+0x4c>)
 8005a54:	60bb      	str	r3, [r7, #8]

    return v_adc * ratio;
 8005a56:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005a62:	eeb0 0a67 	vmov.f32	s0, s15
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	454e4000 	.word	0x454e4000
 8005a74:	4a79f060 	.word	0x4a79f060
 8005a78:	409684be 	.word	0x409684be

08005a7c <batt_read_raw_internal_>:

static Batt_Status_t batt_read_raw_internal_(batt_t *b,uint8_t samples, uint32_t *raw)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b088      	sub	sp, #32
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	460b      	mov	r3, r1
 8005a86:	607a      	str	r2, [r7, #4]
 8005a88:	72fb      	strb	r3, [r7, #11]
    if (b == NULL || raw == NULL || samples == 0)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <batt_read_raw_internal_+0x20>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <batt_read_raw_internal_+0x20>
 8005a96:	7afb      	ldrb	r3, [r7, #11]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d102      	bne.n	8005aa2 <batt_read_raw_internal_+0x26>
        return BATT_ERR;
 8005a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005aa0:	e02f      	b.n	8005b02 <batt_read_raw_internal_+0x86>

    if (batt_cfg_channel_(b) != BATT_OK)
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f7ff ff62 	bl	800596c <batt_cfg_channel_>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d002      	beq.n	8005ab4 <batt_read_raw_internal_+0x38>
        return BATT_ERR;
 8005aae:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab2:	e026      	b.n	8005b02 <batt_read_raw_internal_+0x86>

    uint32_t acc = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	61fb      	str	r3, [r7, #28]
    uint32_t sample;

    for (uint8_t i = 0; i < samples; i++) {
 8005ab8:	2300      	movs	r3, #0
 8005aba:	76fb      	strb	r3, [r7, #27]
 8005abc:	e012      	b.n	8005ae4 <batt_read_raw_internal_+0x68>
        if (batt_read_once_(b, &sample) != BATT_OK)
 8005abe:	f107 0314 	add.w	r3, r7, #20
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f7ff ff72 	bl	80059ae <batt_read_once_>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <batt_read_raw_internal_+0x5a>
            return BATT_ERR;
 8005ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad4:	e015      	b.n	8005b02 <batt_read_raw_internal_+0x86>
        acc += sample;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	69fa      	ldr	r2, [r7, #28]
 8005ada:	4413      	add	r3, r2
 8005adc:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 8005ade:	7efb      	ldrb	r3, [r7, #27]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	76fb      	strb	r3, [r7, #27]
 8005ae4:	7efa      	ldrb	r2, [r7, #27]
 8005ae6:	7afb      	ldrb	r3, [r7, #11]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d3e8      	bcc.n	8005abe <batt_read_raw_internal_+0x42>
    }

    *raw = acc / samples;
 8005aec:	7afb      	ldrb	r3, [r7, #11]
 8005aee:	69fa      	ldr	r2, [r7, #28]
 8005af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	601a      	str	r2, [r3, #0]
    b->raw_last = *raw;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	629a      	str	r2, [r3, #40]	@ 0x28

    return BATT_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3720      	adds	r7, #32
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <batt_init>:

/* ================== PUBLIC API ================== */

Batt_Status_t batt_init(batt_t *b, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *channel_cfg, uint32_t timeout_ms)
{
 8005b0a:	b5b0      	push	{r4, r5, r7, lr}
 8005b0c:	b084      	sub	sp, #16
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
 8005b16:	603b      	str	r3, [r7, #0]
    if (b == NULL || hadc == NULL || channel_cfg == NULL)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d005      	beq.n	8005b2a <batt_init+0x20>
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d002      	beq.n	8005b2a <batt_init+0x20>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d102      	bne.n	8005b30 <batt_init+0x26>
        return BATT_ERR;
 8005b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b2e:	e025      	b.n	8005b7c <batt_init+0x72>

    b->hadc        = hadc;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	601a      	str	r2, [r3, #0]
    b->channel_cfg = *channel_cfg;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	1d1c      	adds	r4, r3, #4
 8005b3c:	4615      	mov	r5, r2
 8005b3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b42:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005b46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    b->timeout_ms  = timeout_ms;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	625a      	str	r2, [r3, #36]	@ 0x24

    b->raw_last  = 0U;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	629a      	str	r2, [r3, #40]	@ 0x28
    b->volt_last = 0.0f;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f04f 0200 	mov.w	r2, #0
 8005b5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* calibrazione ADC (una tantum) */
    if (HAL_ADCEx_Calibration_Start(b->hadc, b->channel_cfg.SingleDiff) != HAL_OK)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	4619      	mov	r1, r3
 8005b68:	4610      	mov	r0, r2
 8005b6a:	f004 feff 	bl	800a96c <HAL_ADCEx_Calibration_Start>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <batt_init+0x70>
        return BATT_ERR;
 8005b74:	f04f 33ff 	mov.w	r3, #4294967295
 8005b78:	e000      	b.n	8005b7c <batt_init+0x72>

    return BATT_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bdb0      	pop	{r4, r5, r7, pc}

08005b84 <batt_read_raw_once>:

Batt_Status_t batt_read_raw_once(batt_t *b, uint32_t *raw)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
    return batt_read_raw_internal_(b, 1, raw);
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	2101      	movs	r1, #1
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff ff72 	bl	8005a7c <batt_read_raw_internal_>
 8005b98:	4603      	mov	r3, r0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <batt_get_voltage_once>:
{
    return batt_read_raw_internal_(b, samples, raw);
}

Batt_Status_t batt_get_voltage_once(batt_t *b, float *volt)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b084      	sub	sp, #16
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
 8005baa:	6039      	str	r1, [r7, #0]
    if (b == NULL || volt == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <batt_get_voltage_once+0x16>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d102      	bne.n	8005bbe <batt_get_voltage_once+0x1c>
        return BATT_ERR;
 8005bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bbc:	e019      	b.n	8005bf2 <batt_get_voltage_once+0x50>

    uint32_t raw;

    if (batt_read_raw_once(b, &raw) != BATT_OK)
 8005bbe:	f107 030c 	add.w	r3, r7, #12
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7ff ffdd 	bl	8005b84 <batt_read_raw_once>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d002      	beq.n	8005bd6 <batt_get_voltage_once+0x34>
        return BATT_ERR;
 8005bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd4:	e00d      	b.n	8005bf2 <batt_get_voltage_once+0x50>

    b->volt_last = batt_raw_to_voltage_(raw);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7ff ff27 	bl	8005a2c <batt_raw_to_voltage_>
 8005bde:	eef0 7a40 	vmov.f32	s15, s0
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    *volt = b->volt_last;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	601a      	str	r2, [r3, #0]
    return BATT_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <Copy_StateBusB1>:
/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Necessaria per evitare problemi di allineamento/padding durante
 * la serializzazione e garantire che il CRC sia calcolato solo sui dati utili.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
 8005c02:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685a      	ldr	r2, [r3, #4]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	81da      	strh	r2, [r3, #14]
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
    dest->acceleration_y = src->acceleration_y;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	601a      	str	r2, [r3, #0]
    dest->acceleration_x = src->acceleration_x;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	685a      	ldr	r2, [r3, #4]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	605a      	str	r2, [r3, #4]
    dest->gyroYaw = src->gyroYaw;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	609a      	str	r2, [r3, #8]
    dest->sonar1 = src->sonar1;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	899a      	ldrh	r2, [r3, #12]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	819a      	strh	r2, [r3, #12]
    dest->sonar2 = src->sonar2;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	89da      	ldrh	r2, [r3, #14]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	81da      	strh	r2, [r3, #14]
    dest->sonar3 = src->sonar3;
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	8a1a      	ldrh	r2, [r3, #16]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	821a      	strh	r2, [r3, #16]
    dest->controller_y = src->controller_y;
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	8a5a      	ldrh	r2, [r3, #18]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	8a9a      	ldrh	r2, [r3, #20]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	7d9a      	ldrb	r2, [r3, #22]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	7dda      	ldrb	r2, [r3, #23]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	7e1a      	ldrb	r2, [r3, #24]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	7e5a      	ldrb	r2, [r3, #25]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	7e9a      	ldrb	r2, [r3, #26]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	7eda      	ldrb	r2, [r3, #27]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	7f1a      	ldrb	r2, [r3, #28]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	771a      	strb	r2, [r3, #28]
}
 8005cca:	bf00      	nop
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b082      	sub	sp, #8
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
 8005cde:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	4611      	mov	r1, r2
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7ff ff87 	bl	8005bfa <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f103 0210 	add.w	r2, r3, #16
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	3310      	adds	r3, #16
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4610      	mov	r0, r2
 8005cfa:	f7ff ffa5 	bl	8005c48 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->limit_vel = src->limit_vel;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 8005d2e:	bf00      	nop
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
 8005d3e:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	68da      	ldr	r2, [r3, #12]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	7c1a      	ldrb	r2, [r3, #16]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	7c5a      	ldrb	r2, [r3, #17]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	7c9a      	ldrb	r2, [r3, #18]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	7cda      	ldrb	r2, [r3, #19]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	7d1a      	ldrb	r2, [r3, #20]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	7d5a      	ldrb	r2, [r3, #21]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	7d9a      	ldrb	r2, [r3, #22]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	759a      	strb	r2, [r3, #22]
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 8005da4:	b480      	push	{r7}
 8005da6:	af00      	add	r7, sp, #0
    if (tx_complete) {
 8005da8:	4b07      	ldr	r3, [pc, #28]	@ (8005dc8 <UART_Is_Tx_Complete+0x24>)
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d004      	beq.n	8005dba <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 8005db0:	4b05      	ldr	r3, [pc, #20]	@ (8005dc8 <UART_Is_Tx_Complete+0x24>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	701a      	strb	r2, [r3, #0]
        return 1;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e000      	b.n	8005dbc <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	20001d78 	.word	0x20001d78

08005dcc <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8005dd0:	4b07      	ldr	r3, [pc, #28]	@ (8005df0 <UART_Is_Rx_Complete+0x24>)
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d004      	beq.n	8005de2 <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8005dd8:	4b05      	ldr	r3, [pc, #20]	@ (8005df0 <UART_Is_Rx_Complete+0x24>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	701a      	strb	r2, [r3, #0]
        return 1;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e000      	b.n	8005de4 <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	20001d79 	.word	0x20001d79

08005df4 <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8005df8:	4802      	ldr	r0, [pc, #8]	@ (8005e04 <UART_Stop_DMA+0x10>)
 8005dfa:	f009 fb15 	bl	800f428 <HAL_UART_DMAStop>
}
 8005dfe:	bf00      	nop
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	200021c4 	.word	0x200021c4

08005e08 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
     * prima che il DMA finisca di leggere i dati, causando corruzione.
     */
    static PacketStateB1 packet;

    /* 1. Pulizia memoria (Padding bytes a 0) */
    memset(&packet, 0, sizeof(packet));
 8005e10:	2214      	movs	r2, #20
 8005e12:	2100      	movs	r1, #0
 8005e14:	4811      	ldr	r0, [pc, #68]	@ (8005e5c <UART_Send_Local_State+0x54>)
 8005e16:	f00e ffba 	bl	8014d8e <memset>

    /* 2. Copia dati sicura */
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 8005e1a:	6879      	ldr	r1, [r7, #4]
 8005e1c:	480f      	ldr	r0, [pc, #60]	@ (8005e5c <UART_Send_Local_State+0x54>)
 8005e1e:	f7ff feec 	bl	8005bfa <Copy_StateBusB1>

    /* 3. Calcolo CRC Hardware */
    __HAL_CRC_DR_RESET(&hcrc);
 8005e22:	4b0f      	ldr	r3, [pc, #60]	@ (8005e60 <UART_Send_Local_State+0x58>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	689a      	ldr	r2, [r3, #8]
 8005e28:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <UART_Send_Local_State+0x58>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f042 0201 	orr.w	r2, r2, #1
 8005e30:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005e32:	2210      	movs	r2, #16
 8005e34:	4909      	ldr	r1, [pc, #36]	@ (8005e5c <UART_Send_Local_State+0x54>)
 8005e36:	480a      	ldr	r0, [pc, #40]	@ (8005e60 <UART_Send_Local_State+0x58>)
 8005e38:	f005 f846 	bl	800aec8 <HAL_CRC_Calculate>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	4a07      	ldr	r2, [pc, #28]	@ (8005e5c <UART_Send_Local_State+0x54>)
 8005e40:	6113      	str	r3, [r2, #16]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Avvio trasmissione DMA in Half-Duplex */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005e42:	4808      	ldr	r0, [pc, #32]	@ (8005e64 <UART_Send_Local_State+0x5c>)
 8005e44:	f009 fef2 	bl	800fc2c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005e48:	2214      	movs	r2, #20
 8005e4a:	4904      	ldr	r1, [pc, #16]	@ (8005e5c <UART_Send_Local_State+0x54>)
 8005e4c:	4805      	ldr	r0, [pc, #20]	@ (8005e64 <UART_Send_Local_State+0x5c>)
 8005e4e:	f009 fa1f 	bl	800f290 <HAL_UART_Transmit_DMA>
}
 8005e52:	bf00      	nop
 8005e54:	3708      	adds	r7, #8
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	20001d7c 	.word	0x20001d7c
 8005e60:	20001de4 	.word	0x20001de4
 8005e64:	200021c4 	.word	0x200021c4

08005e68 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8005e70:	2238      	movs	r2, #56	@ 0x38
 8005e72:	2100      	movs	r1, #0
 8005e74:	4811      	ldr	r0, [pc, #68]	@ (8005ebc <UART_Send_GlobalState+0x54>)
 8005e76:	f00e ff8a 	bl	8014d8e <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 8005e7a:	6879      	ldr	r1, [r7, #4]
 8005e7c:	480f      	ldr	r0, [pc, #60]	@ (8005ebc <UART_Send_GlobalState+0x54>)
 8005e7e:	f7ff ff2a 	bl	8005cd6 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005e82:	4b0f      	ldr	r3, [pc, #60]	@ (8005ec0 <UART_Send_GlobalState+0x58>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689a      	ldr	r2, [r3, #8]
 8005e88:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec0 <UART_Send_GlobalState+0x58>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0201 	orr.w	r2, r2, #1
 8005e90:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005e92:	2234      	movs	r2, #52	@ 0x34
 8005e94:	4909      	ldr	r1, [pc, #36]	@ (8005ebc <UART_Send_GlobalState+0x54>)
 8005e96:	480a      	ldr	r0, [pc, #40]	@ (8005ec0 <UART_Send_GlobalState+0x58>)
 8005e98:	f005 f816 	bl	800aec8 <HAL_CRC_Calculate>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	4a07      	ldr	r2, [pc, #28]	@ (8005ebc <UART_Send_GlobalState+0x54>)
 8005ea0:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005ea2:	4808      	ldr	r0, [pc, #32]	@ (8005ec4 <UART_Send_GlobalState+0x5c>)
 8005ea4:	f009 fec2 	bl	800fc2c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005ea8:	2238      	movs	r2, #56	@ 0x38
 8005eaa:	4904      	ldr	r1, [pc, #16]	@ (8005ebc <UART_Send_GlobalState+0x54>)
 8005eac:	4805      	ldr	r0, [pc, #20]	@ (8005ec4 <UART_Send_GlobalState+0x5c>)
 8005eae:	f009 f9ef 	bl	800f290 <HAL_UART_Transmit_DMA>
}
 8005eb2:	bf00      	nop
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	20001d90 	.word	0x20001d90
 8005ec0:	20001de4 	.word	0x20001de4
 8005ec4:	200021c4 	.word	0x200021c4

08005ec8 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8005ed0:	221c      	movs	r2, #28
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	4811      	ldr	r0, [pc, #68]	@ (8005f1c <UART_Send_Decision+0x54>)
 8005ed6:	f00e ff5a 	bl	8014d8e <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8005eda:	6879      	ldr	r1, [r7, #4]
 8005edc:	480f      	ldr	r0, [pc, #60]	@ (8005f1c <UART_Send_Decision+0x54>)
 8005ede:	f7ff ff2a 	bl	8005d36 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8005ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8005f20 <UART_Send_Decision+0x58>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f20 <UART_Send_Decision+0x58>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f042 0201 	orr.w	r2, r2, #1
 8005ef0:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 8005ef2:	2218      	movs	r2, #24
 8005ef4:	4909      	ldr	r1, [pc, #36]	@ (8005f1c <UART_Send_Decision+0x54>)
 8005ef6:	480a      	ldr	r0, [pc, #40]	@ (8005f20 <UART_Send_Decision+0x58>)
 8005ef8:	f004 ffe6 	bl	800aec8 <HAL_CRC_Calculate>
 8005efc:	4603      	mov	r3, r0
 8005efe:	4a07      	ldr	r2, [pc, #28]	@ (8005f1c <UART_Send_Decision+0x54>)
 8005f00:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005f02:	4808      	ldr	r0, [pc, #32]	@ (8005f24 <UART_Send_Decision+0x5c>)
 8005f04:	f009 fe92 	bl	800fc2c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8005f08:	221c      	movs	r2, #28
 8005f0a:	4904      	ldr	r1, [pc, #16]	@ (8005f1c <UART_Send_Decision+0x54>)
 8005f0c:	4805      	ldr	r0, [pc, #20]	@ (8005f24 <UART_Send_Decision+0x5c>)
 8005f0e:	f009 f9bf 	bl	800f290 <HAL_UART_Transmit_DMA>
}
 8005f12:	bf00      	nop
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	20001dc8 	.word	0x20001dc8
 8005f20:	20001de4 	.word	0x20001de4
 8005f24:	200021c4 	.word	0x200021c4

08005f28 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8005f2c:	4804      	ldr	r0, [pc, #16]	@ (8005f40 <UART_Send_Ping+0x18>)
 8005f2e:	f009 fe7d 	bl	800fc2c <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 8005f32:	2201      	movs	r2, #1
 8005f34:	4903      	ldr	r1, [pc, #12]	@ (8005f44 <UART_Send_Ping+0x1c>)
 8005f36:	4802      	ldr	r0, [pc, #8]	@ (8005f40 <UART_Send_Ping+0x18>)
 8005f38:	f009 f9aa 	bl	800f290 <HAL_UART_Transmit_DMA>
}
 8005f3c:	bf00      	nop
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	200021c4 	.word	0x200021c4
 8005f44:	20000050 	.word	0x20000050

08005f48 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
    /* Configura la UART in ricezione e avvia il DMA circolare/normale */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005f50:	4805      	ldr	r0, [pc, #20]	@ (8005f68 <UART_Wait_State+0x20>)
 8005f52:	f009 febf 	bl	800fcd4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005f56:	2224      	movs	r2, #36	@ 0x24
 8005f58:	6879      	ldr	r1, [r7, #4]
 8005f5a:	4803      	ldr	r0, [pc, #12]	@ (8005f68 <UART_Wait_State+0x20>)
 8005f5c:	f009 fa18 	bl	800f390 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 8005f60:	bf00      	nop
 8005f62:	3708      	adds	r7, #8
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	200021c4 	.word	0x200021c4

08005f6c <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b082      	sub	sp, #8
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005f74:	4805      	ldr	r0, [pc, #20]	@ (8005f8c <UART_Wait_GlobalState+0x20>)
 8005f76:	f009 fead 	bl	800fcd4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005f7a:	2238      	movs	r2, #56	@ 0x38
 8005f7c:	6879      	ldr	r1, [r7, #4]
 8005f7e:	4803      	ldr	r0, [pc, #12]	@ (8005f8c <UART_Wait_GlobalState+0x20>)
 8005f80:	f009 fa06 	bl	800f390 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 8005f84:	bf00      	nop
 8005f86:	3708      	adds	r7, #8
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	200021c4 	.word	0x200021c4

08005f90 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005f98:	4805      	ldr	r0, [pc, #20]	@ (8005fb0 <UART_Wait_Decision+0x20>)
 8005f9a:	f009 fe9b 	bl	800fcd4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005f9e:	221c      	movs	r2, #28
 8005fa0:	6879      	ldr	r1, [r7, #4]
 8005fa2:	4803      	ldr	r0, [pc, #12]	@ (8005fb0 <UART_Wait_Decision+0x20>)
 8005fa4:	f009 f9f4 	bl	800f390 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 8005fa8:	bf00      	nop
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	200021c4 	.word	0x200021c4

08005fb4 <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8005fbc:	4805      	ldr	r0, [pc, #20]	@ (8005fd4 <UART_Wait_Ping+0x20>)
 8005fbe:	f009 fe89 	bl	800fcd4 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	6879      	ldr	r1, [r7, #4]
 8005fc6:	4803      	ldr	r0, [pc, #12]	@ (8005fd4 <UART_Wait_Ping+0x20>)
 8005fc8:	f009 f9e2 	bl	800f390 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 8005fcc:	bf00      	nop
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	200021c4 	.word	0x200021c4

08005fd8 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	4603      	mov	r3, r0
 8005fe0:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 8005fe2:	79fb      	ldrb	r3, [r7, #7]
 8005fe4:	2baa      	cmp	r3, #170	@ 0xaa
 8005fe6:	bf0c      	ite	eq
 8005fe8:	2301      	moveq	r3, #1
 8005fea:	2300      	movne	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	370c      	adds	r7, #12
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
	...

08005ffc <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC FUNCTIONS                                  */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08c      	sub	sp, #48	@ 0x30
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Crea una copia locale pulita per ricalcolare il CRC */
    StateBusB2 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006008:	f107 0308 	add.w	r3, r7, #8
 800600c:	2220      	movs	r2, #32
 800600e:	2100      	movs	r1, #0
 8006010:	4618      	mov	r0, r3
 8006012:	f00e febc 	bl	8014d8e <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 8006016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006018:	f107 0308 	add.w	r3, r7, #8
 800601c:	4611      	mov	r1, r2
 800601e:	4618      	mov	r0, r3
 8006020:	f7ff fe12 	bl	8005c48 <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 8006024:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <CRC_Check_State+0x60>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	689a      	ldr	r2, [r3, #8]
 800602a:	4b0c      	ldr	r3, [pc, #48]	@ (800605c <CRC_Check_State+0x60>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 0201 	orr.w	r2, r2, #1
 8006032:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006034:	f107 0308 	add.w	r3, r7, #8
 8006038:	2220      	movs	r2, #32
 800603a:	4619      	mov	r1, r3
 800603c:	4807      	ldr	r0, [pc, #28]	@ (800605c <CRC_Check_State+0x60>)
 800603e:	f004 ff43 	bl	800aec8 <HAL_CRC_Calculate>
 8006042:	62b8      	str	r0, [r7, #40]	@ 0x28
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    /* Confronta CRC Calcolato vs CRC Ricevuto */
    return (crc_calc == packet->crc);
 8006044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800604a:	429a      	cmp	r2, r3
 800604c:	bf0c      	ite	eq
 800604e:	2301      	moveq	r3, #1
 8006050:	2300      	movne	r3, #0
 8006052:	b2db      	uxtb	r3, r3
}
 8006054:	4618      	mov	r0, r3
 8006056:	3730      	adds	r7, #48	@ 0x30
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	20001de4 	.word	0x20001de4

08006060 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b092      	sub	sp, #72	@ 0x48
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 800606c:	f107 030c 	add.w	r3, r7, #12
 8006070:	2234      	movs	r2, #52	@ 0x34
 8006072:	2100      	movs	r1, #0
 8006074:	4618      	mov	r0, r3
 8006076:	f00e fe8a 	bl	8014d8e <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 800607a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800607c:	f107 030c 	add.w	r3, r7, #12
 8006080:	4611      	mov	r1, r2
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fe27 	bl	8005cd6 <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006088:	4b0d      	ldr	r3, [pc, #52]	@ (80060c0 <CRC_Check_GlobalState+0x60>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	689a      	ldr	r2, [r3, #8]
 800608e:	4b0c      	ldr	r3, [pc, #48]	@ (80060c0 <CRC_Check_GlobalState+0x60>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f042 0201 	orr.w	r2, r2, #1
 8006096:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006098:	f107 030c 	add.w	r3, r7, #12
 800609c:	2234      	movs	r2, #52	@ 0x34
 800609e:	4619      	mov	r1, r3
 80060a0:	4807      	ldr	r0, [pc, #28]	@ (80060c0 <CRC_Check_GlobalState+0x60>)
 80060a2:	f004 ff11 	bl	800aec8 <HAL_CRC_Calculate>
 80060a6:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 80060a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060ae:	429a      	cmp	r2, r3
 80060b0:	bf0c      	ite	eq
 80060b2:	2301      	moveq	r3, #1
 80060b4:	2300      	movne	r3, #0
 80060b6:	b2db      	uxtb	r3, r3
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3748      	adds	r7, #72	@ 0x48
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	20001de4 	.word	0x20001de4

080060c4 <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	@ 0x28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 80060d0:	f107 0308 	add.w	r3, r7, #8
 80060d4:	2218      	movs	r2, #24
 80060d6:	2100      	movs	r1, #0
 80060d8:	4618      	mov	r0, r3
 80060da:	f00e fe58 	bl	8014d8e <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 80060de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060e0:	f107 0308 	add.w	r3, r7, #8
 80060e4:	4611      	mov	r1, r2
 80060e6:	4618      	mov	r0, r3
 80060e8:	f7ff fe25 	bl	8005d36 <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 80060ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006124 <CRC_Check_Decision+0x60>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689a      	ldr	r2, [r3, #8]
 80060f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006124 <CRC_Check_Decision+0x60>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0201 	orr.w	r2, r2, #1
 80060fa:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 80060fc:	f107 0308 	add.w	r3, r7, #8
 8006100:	2218      	movs	r2, #24
 8006102:	4619      	mov	r1, r3
 8006104:	4807      	ldr	r0, [pc, #28]	@ (8006124 <CRC_Check_Decision+0x60>)
 8006106:	f004 fedf 	bl	800aec8 <HAL_CRC_Calculate>
 800610a:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 800610c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	6a3a      	ldr	r2, [r7, #32]
 8006112:	429a      	cmp	r2, r3
 8006114:	bf0c      	ite	eq
 8006116:	2301      	moveq	r3, #1
 8006118:	2300      	movne	r3, #0
 800611a:	b2db      	uxtb	r3, r3
}
 800611c:	4618      	mov	r0, r3
 800611e:	3728      	adds	r7, #40	@ 0x28
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	20001de4 	.word	0x20001de4

08006128 <IO_Read_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

boolean_T IO_Read_Session(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 800612c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006130:	4805      	ldr	r0, [pc, #20]	@ (8006148 <IO_Read_Session+0x20>)
 8006132:	f005 fd2d 	bl	800bb90 <HAL_GPIO_ReadPin>
 8006136:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006138:	2b01      	cmp	r3, #1
 800613a:	bf0c      	ite	eq
 800613c:	2301      	moveq	r3, #1
 800613e:	2300      	movne	r3, #0
 8006140:	b2db      	uxtb	r3, r3
}
 8006142:	4618      	mov	r0, r3
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	48000800 	.word	0x48000800

0800614c <IO_Set_SlaveTalk>:

void IO_Set_SlaveTalk(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006150:	2201      	movs	r2, #1
 8006152:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006156:	4802      	ldr	r0, [pc, #8]	@ (8006160 <IO_Set_SlaveTalk+0x14>)
 8006158:	f005 fd32 	bl	800bbc0 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 800615c:	bf00      	nop
 800615e:	bd80      	pop	{r7, pc}
 8006160:	48000800 	.word	0x48000800

08006164 <IO_Reset_SlaveTalk>:

void IO_Reset_SlaveTalk(void)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006168:	2200      	movs	r2, #0
 800616a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800616e:	4802      	ldr	r0, [pc, #8]	@ (8006178 <IO_Reset_SlaveTalk+0x14>)
 8006170:	f005 fd26 	bl	800bbc0 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 8006174:	bf00      	nop
 8006176:	bd80      	pop	{r7, pc}
 8006178:	48000800 	.word	0x48000800

0800617c <IO_Read_MasterTalk>:

boolean_T IO_Read_MasterTalk(void)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 8006180:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006184:	4805      	ldr	r0, [pc, #20]	@ (800619c <IO_Read_MasterTalk+0x20>)
 8006186:	f005 fd03 	bl	800bb90 <HAL_GPIO_ReadPin>
 800618a:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 800618c:	2b01      	cmp	r3, #1
 800618e:	bf0c      	ite	eq
 8006190:	2301      	moveq	r3, #1
 8006192:	2300      	movne	r3, #0
 8006194:	b2db      	uxtb	r3, r3
}
 8006196:	4618      	mov	r0, r3
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	48000800 	.word	0x48000800

080061a0 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 80061a0:	b480      	push	{r7}
 80061a2:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer dedicato (microsecondi) */
    return __HAL_TIM_GET_COUNTER(&htim2);
 80061a4:	4b03      	ldr	r3, [pc, #12]	@ (80061b4 <Time_Get_Tick+0x14>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	20001f50 	.word	0x20001f50

080061b8 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 80061c2:	4b09      	ldr	r3, [pc, #36]	@ (80061e8 <Time_Check_Elapsed_us+0x30>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c8:	60fb      	str	r3, [r7, #12]
    /* Nota: Gestisce implicitamente l'overflow se uint32_t e timer sono a 32bit */
    return ((current_us - start_time_us) >= min_elapsed_us);
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	bf94      	ite	ls
 80061d6:	2301      	movls	r3, #1
 80061d8:	2300      	movhi	r3, #0
 80061da:	b2db      	uxtb	r3, r3
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	20001f50 	.word	0x20001f50

080061ec <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
    /* Conversione: min_elapsed_time  in ms, timer  in us */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 80061f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006228 <Time_Check_Elapsed_ms+0x3c>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800620c:	fb02 f303 	mul.w	r3, r2, r3
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	429a      	cmp	r2, r3
 8006214:	bf2c      	ite	cs
 8006216:	2301      	movcs	r3, #1
 8006218:	2300      	movcc	r3, #0
 800621a:	b2db      	uxtb	r3, r3
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	20001f50 	.word	0x20001f50

0800622c <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: disabilita context switch/interrupts */
    taskENTER_CRITICAL();
 8006230:	f00d fd42 	bl	8013cb8 <vPortEnterCritical>
}
 8006234:	bf00      	nop
 8006236:	bd80      	pop	{r7, pc}

08006238 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: riabilita */
    taskEXIT_CRITICAL();
 800623c:	f00d fd6e 	bl	8013d1c <vPortExitCritical>
}
 8006240:	bf00      	nop
 8006242:	bd80      	pop	{r7, pc}

08006244 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8006248:	4b0d      	ldr	r3, [pc, #52]	@ (8006280 <MX_CRC_Init+0x3c>)
 800624a:	4a0e      	ldr	r2, [pc, #56]	@ (8006284 <MX_CRC_Init+0x40>)
 800624c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800624e:	4b0c      	ldr	r3, [pc, #48]	@ (8006280 <MX_CRC_Init+0x3c>)
 8006250:	2200      	movs	r2, #0
 8006252:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8006254:	4b0a      	ldr	r3, [pc, #40]	@ (8006280 <MX_CRC_Init+0x3c>)
 8006256:	2200      	movs	r2, #0
 8006258:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800625a:	4b09      	ldr	r3, [pc, #36]	@ (8006280 <MX_CRC_Init+0x3c>)
 800625c:	2200      	movs	r2, #0
 800625e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8006260:	4b07      	ldr	r3, [pc, #28]	@ (8006280 <MX_CRC_Init+0x3c>)
 8006262:	2200      	movs	r2, #0
 8006264:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8006266:	4b06      	ldr	r3, [pc, #24]	@ (8006280 <MX_CRC_Init+0x3c>)
 8006268:	2201      	movs	r2, #1
 800626a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800626c:	4804      	ldr	r0, [pc, #16]	@ (8006280 <MX_CRC_Init+0x3c>)
 800626e:	f004 fdc7 	bl	800ae00 <HAL_CRC_Init>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8006278:	f001 fb36 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800627c:	bf00      	nop
 800627e:	bd80      	pop	{r7, pc}
 8006280:	20001de4 	.word	0x20001de4
 8006284:	40023000 	.word	0x40023000

08006288 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a0a      	ldr	r2, [pc, #40]	@ (80062c0 <HAL_CRC_MspInit+0x38>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d10b      	bne.n	80062b2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800629a:	4b0a      	ldr	r3, [pc, #40]	@ (80062c4 <HAL_CRC_MspInit+0x3c>)
 800629c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800629e:	4a09      	ldr	r2, [pc, #36]	@ (80062c4 <HAL_CRC_MspInit+0x3c>)
 80062a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80062a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80062a6:	4b07      	ldr	r3, [pc, #28]	@ (80062c4 <HAL_CRC_MspInit+0x3c>)
 80062a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80062ae:	60fb      	str	r3, [r7, #12]
 80062b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80062b2:	bf00      	nop
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40023000 	.word	0x40023000
 80062c4:	40021000 	.word	0x40021000

080062c8 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	683a      	ldr	r2, [r7, #0]
 80062e6:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2200      	movs	r2, #0
 80062f6:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f06f 0201 	mvn.w	r2, #1
 8006302:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4618      	mov	r0, r3
 800630a:	f006 fddb 	bl	800cec4 <HAL_TIM_Base_Start_IT>
}
 800630e:	bf00      	nop
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b082      	sub	sp, #8
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8006320:	f00d fcca 	bl	8013cb8 <vPortEnterCritical>
    hwd->current_mask |= flag;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689a      	ldr	r2, [r3, #8]
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	431a      	orrs	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	429a      	cmp	r2, r3
 800633a:	d107      	bne.n	800634c <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2200      	movs	r2, #0
 800634a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 800634c:	f00d fce6 	bl	8013d1c <vPortExitCritical>
}
 8006350:	bf00      	nop
 8006352:	3708      	adds	r7, #8
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d10b      	bne.n	8006388 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4618      	mov	r0, r3
 8006376:	f006 fe1d 	bl	800cfb4 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	4798      	blx	r3
        }
    }
}
 8006388:	bf00      	nop
 800638a:	3708      	adds	r7, #8
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006396:	4b1a      	ldr	r3, [pc, #104]	@ (8006400 <MX_DMA_Init+0x70>)
 8006398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800639a:	4a19      	ldr	r2, [pc, #100]	@ (8006400 <MX_DMA_Init+0x70>)
 800639c:	f043 0304 	orr.w	r3, r3, #4
 80063a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80063a2:	4b17      	ldr	r3, [pc, #92]	@ (8006400 <MX_DMA_Init+0x70>)
 80063a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063a6:	f003 0304 	and.w	r3, r3, #4
 80063aa:	607b      	str	r3, [r7, #4]
 80063ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80063ae:	4b14      	ldr	r3, [pc, #80]	@ (8006400 <MX_DMA_Init+0x70>)
 80063b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063b2:	4a13      	ldr	r2, [pc, #76]	@ (8006400 <MX_DMA_Init+0x70>)
 80063b4:	f043 0301 	orr.w	r3, r3, #1
 80063b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80063ba:	4b11      	ldr	r3, [pc, #68]	@ (8006400 <MX_DMA_Init+0x70>)
 80063bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063be:	f003 0301 	and.w	r3, r3, #1
 80063c2:	603b      	str	r3, [r7, #0]
 80063c4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80063c6:	2200      	movs	r2, #0
 80063c8:	2105      	movs	r1, #5
 80063ca:	200b      	movs	r0, #11
 80063cc:	f004 fcf0 	bl	800adb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80063d0:	200b      	movs	r0, #11
 80063d2:	f004 fd07 	bl	800ade4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80063d6:	2200      	movs	r2, #0
 80063d8:	2105      	movs	r1, #5
 80063da:	200c      	movs	r0, #12
 80063dc:	f004 fce8 	bl	800adb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80063e0:	200c      	movs	r0, #12
 80063e2:	f004 fcff 	bl	800ade4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80063e6:	2200      	movs	r2, #0
 80063e8:	2100      	movs	r1, #0
 80063ea:	200d      	movs	r0, #13
 80063ec:	f004 fce0 	bl	800adb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80063f0:	200d      	movs	r0, #13
 80063f2:	f004 fcf7 	bl	800ade4 <HAL_NVIC_EnableIRQ>

}
 80063f6:	bf00      	nop
 80063f8:	3708      	adds	r7, #8
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	40021000 	.word	0x40021000

08006404 <encoder_init>:
#include "encoder.h"
#include "gpio.h"

Encoder_Status_t encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, const Encoder_Calibration_t* calib, float reading_period_ms)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
 8006410:	ed87 0a00 	vstr	s0, [r7]
    if ((enc == NULL) || (htim == NULL) || (calib == NULL)) {
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d005      	beq.n	8006426 <encoder_init+0x22>
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d002      	beq.n	8006426 <encoder_init+0x22>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d102      	bne.n	800642c <encoder_init+0x28>
        return ENCODER_ERR;
 8006426:	f04f 33ff 	mov.w	r3, #4294967295
 800642a:	e025      	b.n	8006478 <encoder_init+0x74>
    }

    enc->htim = htim;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	601a      	str	r2, [r3, #0]
    enc->prev_count = __HAL_TIM_GET_COUNTER(htim);
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	605a      	str	r2, [r3, #4]
    enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	609a      	str	r2, [r3, #8]
    enc->reading_period = reading_period_ms / 1000.0f;
 8006446:	ed97 7a00 	vldr	s14, [r7]
 800644a:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8006480 <encoder_init+0x7c>
 800644e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->calib = *calib;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	3310      	adds	r3, #16
 800645e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006462:	e883 0003 	stmia.w	r3, {r0, r1}
    enc->velocity = 0.0f;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f04f 0200 	mov.w	r2, #0
 800646c:	619a      	str	r2, [r3, #24]

    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 800646e:	213c      	movs	r1, #60	@ 0x3c
 8006470:	68b8      	ldr	r0, [r7, #8]
 8006472:	f007 fba3 	bl	800dbbc <HAL_TIM_Encoder_Start>
    return ENCODER_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	447a0000 	.word	0x447a0000

08006484 <encoder_readRPM>:




Encoder_Status_t encoder_readRPM(EncoderHandle* enc){
 8006484:	b5b0      	push	{r4, r5, r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]

	if ((enc == NULL) || (enc->htim == NULL)) {
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <encoder_readRPM+0x16>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d102      	bne.n	80064a0 <encoder_readRPM+0x1c>
		return ENCODER_ERR;
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	e0b8      	b.n	8006612 <encoder_readRPM+0x18e>
	}

	float diff;
	uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a8:	60bb      	str	r3, [r7, #8]

	if(enc->prev_count == cnt){
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	68ba      	ldr	r2, [r7, #8]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d107      	bne.n	80064c4 <encoder_readRPM+0x40>
	  diff = 0;
 80064b4:	f04f 0300 	mov.w	r3, #0
 80064b8:	60fb      	str	r3, [r7, #12]
	  enc->velocity = 0;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	619a      	str	r2, [r3, #24]
 80064c2:	e08d      	b.n	80065e0 <encoder_readRPM+0x15c>
	}

	else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim)) {
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0310 	and.w	r3, r3, #16
 80064d0:	2b10      	cmp	r3, #16
 80064d2:	d138      	bne.n	8006546 <encoder_readRPM+0xc2>

	  if (cnt < enc->prev_count)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d20a      	bcs.n	80064f4 <encoder_readRPM+0x70>
		  diff = enc->prev_count - cnt;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	ee07 3a90 	vmov	s15, r3
 80064ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ee:	edc7 7a03 	vstr	s15, [r7, #12]
 80064f2:	e00c      	b.n	800650e <encoder_readRPM+0x8a>

	  else
		  diff = (enc->arr - cnt) + enc->prev_count;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689a      	ldr	r2, [r3, #8]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	1ad2      	subs	r2, r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	4413      	add	r3, r2
 8006502:	ee07 3a90 	vmov	s15, r3
 8006506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650a:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = (60.0f * diff) /
 800650e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006512:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800661c <encoder_readRPM+0x198>
 8006516:	ee67 6a87 	vmul.f32	s13, s15, s14
	                  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	8a1b      	ldrh	r3, [r3, #16]
 800651e:	ee07 3a90 	vmov	s15, r3
 8006522:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	edd3 7a03 	vldr	s15, [r3, #12]
 800652c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	edd3 7a05 	vldr	s15, [r3, #20]
 8006536:	ee27 7a27 	vmul.f32	s14, s14, s15
	  enc->velocity = (60.0f * diff) /
 800653a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	edc3 7a06 	vstr	s15, [r3, #24]
 8006544:	e04c      	b.n	80065e0 <encoder_readRPM+0x15c>
	}

	else {
	  if (cnt > enc->prev_count)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	429a      	cmp	r2, r3
 800654e:	d90a      	bls.n	8006566 <encoder_readRPM+0xe2>
		  diff = cnt - enc->prev_count;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	ee07 3a90 	vmov	s15, r3
 800655c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006560:	edc7 7a03 	vstr	s15, [r7, #12]
 8006564:	e00c      	b.n	8006580 <encoder_readRPM+0xfc>
	  else
		  diff = (enc->arr - enc->prev_count) + cnt;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	689a      	ldr	r2, [r3, #8]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	1ad2      	subs	r2, r2, r3
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	4413      	add	r3, r2
 8006574:	ee07 3a90 	vmov	s15, r3
 8006578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800657c:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = -(60.0 * diff) /
 8006580:	68f8      	ldr	r0, [r7, #12]
 8006582:	f7fa f809 	bl	8000598 <__aeabi_f2d>
 8006586:	f04f 0200 	mov.w	r2, #0
 800658a:	4b25      	ldr	r3, [pc, #148]	@ (8006620 <encoder_readRPM+0x19c>)
 800658c:	f7fa f85c 	bl	8000648 <__aeabi_dmul>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	4614      	mov	r4, r2
 8006596:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
			  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	8a1b      	ldrh	r3, [r3, #16]
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80065ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	edd3 7a05 	vldr	s15, [r3, #20]
 80065b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ba:	ee17 0a90 	vmov	r0, s15
 80065be:	f7f9 ffeb 	bl	8000598 <__aeabi_f2d>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
	  enc->velocity = -(60.0 * diff) /
 80065c6:	4620      	mov	r0, r4
 80065c8:	4629      	mov	r1, r5
 80065ca:	f7fa f967 	bl	800089c <__aeabi_ddiv>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4610      	mov	r0, r2
 80065d4:	4619      	mov	r1, r3
 80065d6:	f7fa fb0f 	bl	8000bf8 <__aeabi_d2f>
 80065da:	4602      	mov	r2, r0
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	619a      	str	r2, [r3, #24]
	}

	if ((enc->htim->Instance->SMCR & 0x3) == 0x3)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f003 0303 	and.w	r3, r3, #3
 80065ec:	2b03      	cmp	r3, #3
 80065ee:	d109      	bne.n	8006604 <encoder_readRPM+0x180>
		enc->velocity /= 2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	ed93 7a06 	vldr	s14, [r3, #24]
 80065f6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80065fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	edc3 7a06 	vstr	s15, [r3, #24]

	enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	605a      	str	r2, [r3, #4]

    return ENCODER_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bdb0      	pop	{r4, r5, r7, pc}
 800661a:	bf00      	nop
 800661c:	42700000 	.word	0x42700000
 8006620:	404e0000 	.word	0x404e0000

08006624 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b088      	sub	sp, #32
 8006628:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800662a:	f107 030c 	add.w	r3, r7, #12
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	605a      	str	r2, [r3, #4]
 8006634:	609a      	str	r2, [r3, #8]
 8006636:	60da      	str	r2, [r3, #12]
 8006638:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800663a:	4b45      	ldr	r3, [pc, #276]	@ (8006750 <MX_GPIO_Init+0x12c>)
 800663c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663e:	4a44      	ldr	r2, [pc, #272]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006640:	f043 0304 	orr.w	r3, r3, #4
 8006644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006646:	4b42      	ldr	r3, [pc, #264]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800664a:	f003 0304 	and.w	r3, r3, #4
 800664e:	60bb      	str	r3, [r7, #8]
 8006650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006652:	4b3f      	ldr	r3, [pc, #252]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006656:	4a3e      	ldr	r2, [pc, #248]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006658:	f043 0301 	orr.w	r3, r3, #1
 800665c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800665e:	4b3c      	ldr	r3, [pc, #240]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	607b      	str	r3, [r7, #4]
 8006668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800666a:	4b39      	ldr	r3, [pc, #228]	@ (8006750 <MX_GPIO_Init+0x12c>)
 800666c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800666e:	4a38      	ldr	r2, [pc, #224]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006670:	f043 0302 	orr.w	r3, r3, #2
 8006674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006676:	4b36      	ldr	r3, [pc, #216]	@ (8006750 <MX_GPIO_Init+0x12c>)
 8006678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	603b      	str	r3, [r7, #0]
 8006680:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 8006682:	2200      	movs	r2, #0
 8006684:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006688:	4832      	ldr	r0, [pc, #200]	@ (8006754 <MX_GPIO_Init+0x130>)
 800668a:	f005 fa99 	bl	800bbc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 800668e:	2200      	movs	r2, #0
 8006690:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006694:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006698:	f005 fa92 	bl	800bbc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 800669c:	2200      	movs	r2, #0
 800669e:	2138      	movs	r1, #56	@ 0x38
 80066a0:	482d      	ldr	r0, [pc, #180]	@ (8006758 <MX_GPIO_Init+0x134>)
 80066a2:	f005 fa8d 	bl	800bbc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 80066a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80066aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80066ac:	2300      	movs	r3, #0
 80066ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80066b0:	2302      	movs	r3, #2
 80066b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 80066b4:	f107 030c 	add.w	r3, r7, #12
 80066b8:	4619      	mov	r1, r3
 80066ba:	4826      	ldr	r0, [pc, #152]	@ (8006754 <MX_GPIO_Init+0x130>)
 80066bc:	f005 f8e6 	bl	800b88c <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 80066c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066c6:	2301      	movs	r3, #1
 80066c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066ca:	2300      	movs	r3, #0
 80066cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066ce:	2300      	movs	r3, #0
 80066d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 80066d2:	f107 030c 	add.w	r3, r7, #12
 80066d6:	4619      	mov	r1, r3
 80066d8:	481e      	ldr	r0, [pc, #120]	@ (8006754 <MX_GPIO_Init+0x130>)
 80066da:	f005 f8d7 	bl	800b88c <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 80066de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066e4:	2301      	movs	r3, #1
 80066e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066e8:	2300      	movs	r3, #0
 80066ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066ec:	2300      	movs	r3, #0
 80066ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 80066f0:	f107 030c 	add.w	r3, r7, #12
 80066f4:	4619      	mov	r1, r3
 80066f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80066fa:	f005 f8c7 	bl	800b88c <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 80066fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006702:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006704:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800670a:	2302      	movs	r3, #2
 800670c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 800670e:	f107 030c 	add.w	r3, r7, #12
 8006712:	4619      	mov	r1, r3
 8006714:	480f      	ldr	r0, [pc, #60]	@ (8006754 <MX_GPIO_Init+0x130>)
 8006716:	f005 f8b9 	bl	800b88c <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 800671a:	2338      	movs	r3, #56	@ 0x38
 800671c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800671e:	2301      	movs	r3, #1
 8006720:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006722:	2300      	movs	r3, #0
 8006724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006726:	2300      	movs	r3, #0
 8006728:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800672a:	f107 030c 	add.w	r3, r7, #12
 800672e:	4619      	mov	r1, r3
 8006730:	4809      	ldr	r0, [pc, #36]	@ (8006758 <MX_GPIO_Init+0x134>)
 8006732:	f005 f8ab 	bl	800b88c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8006736:	2200      	movs	r2, #0
 8006738:	2105      	movs	r1, #5
 800673a:	2028      	movs	r0, #40	@ 0x28
 800673c:	f004 fb38 	bl	800adb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006740:	2028      	movs	r0, #40	@ 0x28
 8006742:	f004 fb4f 	bl	800ade4 <HAL_NVIC_EnableIRQ>

}
 8006746:	bf00      	nop
 8006748:	3720      	adds	r7, #32
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	40021000 	.word	0x40021000
 8006754:	48000800 	.word	0x48000800
 8006758:	48000400 	.word	0x48000400

0800675c <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* GPIOx[LED_COUNT], uint16_t GPIO_Pin[LED_COUNT], led_state_t init_state,pin_state_t init_pin_state[LED_COUNT], uint8_t toggle_steps)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b086      	sub	sp, #24
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
 8006768:	70fb      	strb	r3, [r7, #3]

	int8_t res = LED_ERR;
 800676a:	23ff      	movs	r3, #255	@ 0xff
 800676c:	75fb      	strb	r3, [r7, #23]

	if(led)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d040      	beq.n	80067f6 <led_init+0x9a>
	{

		led->state = init_state;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	78fa      	ldrb	r2, [r7, #3]
 8006778:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	735a      	strb	r2, [r3, #13]
		led->toggle_steps = toggle_steps;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006786:	741a      	strb	r2, [r3, #16]


		for(uint8_t i = 0; i < LED_COUNT; i++){
 8006788:	2300      	movs	r3, #0
 800678a:	75bb      	strb	r3, [r7, #22]
 800678c:	e02e      	b.n	80067ec <led_init+0x90>
			led->pin[i] = GPIO_Pin[i];
 800678e:	7dbb      	ldrb	r3, [r7, #22]
 8006790:	005b      	lsls	r3, r3, #1
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	4413      	add	r3, r2
 8006796:	7dba      	ldrb	r2, [r7, #22]
 8006798:	8819      	ldrh	r1, [r3, #0]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	3204      	adds	r2, #4
 800679e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 80067a2:	7dbb      	ldrb	r3, [r7, #22]
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	4413      	add	r3, r2
 80067aa:	7dba      	ldrb	r2, [r7, #22]
 80067ac:	6819      	ldr	r1, [r3, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 80067b4:	7dbb      	ldrb	r3, [r7, #22]
 80067b6:	6a3a      	ldr	r2, [r7, #32]
 80067b8:	441a      	add	r2, r3
 80067ba:	7dbb      	ldrb	r3, [r7, #22]
 80067bc:	7811      	ldrb	r1, [r2, #0]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4413      	add	r3, r2
 80067c2:	460a      	mov	r2, r1
 80067c4:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 80067c6:	7dba      	ldrb	r2, [r7, #22]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80067ce:	7dba      	ldrb	r2, [r7, #22]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	3204      	adds	r2, #4
 80067d4:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80067d8:	7dbb      	ldrb	r3, [r7, #22]
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	4413      	add	r3, r2
 80067de:	7b9b      	ldrb	r3, [r3, #14]
 80067e0:	461a      	mov	r2, r3
 80067e2:	f005 f9ed 	bl	800bbc0 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < LED_COUNT; i++){
 80067e6:	7dbb      	ldrb	r3, [r7, #22]
 80067e8:	3301      	adds	r3, #1
 80067ea:	75bb      	strb	r3, [r7, #22]
 80067ec:	7dbb      	ldrb	r3, [r7, #22]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d9cd      	bls.n	800678e <led_init+0x32>
		}

		res = LED_OK;
 80067f2:	2300      	movs	r3, #0
 80067f4:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 80067f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b084      	sub	sp, #16
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
 800680a:	460b      	mov	r3, r1
 800680c:	70fb      	strb	r3, [r7, #3]
 800680e:	4613      	mov	r3, r2
 8006810:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 8006812:	23ff      	movs	r3, #255	@ 0xff
 8006814:	73fb      	strb	r3, [r7, #15]

	if(led)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d016      	beq.n	800684a <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 800681c:	78bb      	ldrb	r3, [r7, #2]
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	4413      	add	r3, r2
 8006822:	78fa      	ldrb	r2, [r7, #3]
 8006824:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 8006826:	78ba      	ldrb	r2, [r7, #2]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800682e:	78ba      	ldrb	r2, [r7, #2]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	3204      	adds	r2, #4
 8006834:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006838:	78bb      	ldrb	r3, [r7, #2]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	4413      	add	r3, r2
 800683e:	7b9b      	ldrb	r3, [r3, #14]
 8006840:	461a      	mov	r2, r3
 8006842:	f005 f9bd 	bl	800bbc0 <HAL_GPIO_WritePin>
		res = LED_OK;
 8006846:	2300      	movs	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800684a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800684e:	4618      	mov	r0, r3
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}

08006856 <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b082      	sub	sp, #8
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
 800685e:	460b      	mov	r3, r1
 8006860:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8006862:	78fb      	ldrb	r3, [r7, #3]
 8006864:	461a      	mov	r2, r3
 8006866:	2101      	movs	r1, #1
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7ff ffca 	bl	8006802 <led_write>
 800686e:	4603      	mov	r3, r0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3708      	adds	r7, #8
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	460b      	mov	r3, r1
 8006882:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 8006884:	78fb      	ldrb	r3, [r7, #3]
 8006886:	461a      	mov	r2, r3
 8006888:	2100      	movs	r1, #0
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7ff ffb9 	bl	8006802 <led_write>
 8006890:	4603      	mov	r3, r0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
	...

0800689c <led_step>:

	return res;
}


int8_t led_step(led_t* led, led_state_t state){
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	460b      	mov	r3, r1
 80068a6:	70fb      	strb	r3, [r7, #3]

	if(!led) return LED_ERR;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d102      	bne.n	80068b4 <led_step+0x18>
 80068ae:	f04f 33ff 	mov.w	r3, #4294967295
 80068b2:	e053      	b.n	800695c <led_step+0xc0>


	int8_t res = LED_ERR;
 80068b4:	23ff      	movs	r3, #255	@ 0xff
 80068b6:	73fb      	strb	r3, [r7, #15]

	if (state != led->state){
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	7b1b      	ldrb	r3, [r3, #12]
 80068bc:	78fa      	ldrb	r2, [r7, #3]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d005      	beq.n	80068ce <led_step+0x32>

			led->step = 0;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	735a      	strb	r2, [r3, #13]
			led->state = state;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	78fa      	ldrb	r2, [r7, #3]
 80068cc:	731a      	strb	r2, [r3, #12]
	}


	switch(state){
 80068ce:	78fb      	ldrb	r3, [r7, #3]
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	d82f      	bhi.n	8006934 <led_step+0x98>
 80068d4:	a201      	add	r2, pc, #4	@ (adr r2, 80068dc <led_step+0x40>)
 80068d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068da:	bf00      	nop
 80068dc:	080068ed 	.word	0x080068ed
 80068e0:	080068ff 	.word	0x080068ff
 80068e4:	08006911 	.word	0x08006911
 80068e8:	08006923 	.word	0x08006923

		case OFF:
			if(led_mode_off(led) == LED_OK){
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f839 	bl	8006964 <led_mode_off>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d128      	bne.n	800694a <led_step+0xae>
				res = LED_OK;
 80068f8:	2300      	movs	r3, #0
 80068fa:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80068fc:	e025      	b.n	800694a <led_step+0xae>

		case WHITE:
			if(led_mode_white(led) == LED_OK){
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f858 	bl	80069b4 <led_mode_white>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d121      	bne.n	800694e <led_step+0xb2>
				res = LED_OK;
 800690a:	2300      	movs	r3, #0
 800690c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800690e:	e01e      	b.n	800694e <led_step+0xb2>

		case RED:
			if(led_mode_red(led) == LED_OK){
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 f877 	bl	8006a04 <led_mode_red>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d11a      	bne.n	8006952 <led_step+0xb6>
				res = LED_OK;
 800691c:	2300      	movs	r3, #0
 800691e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006920:	e017      	b.n	8006952 <led_step+0xb6>

		case BLINKING_RED:
			if(led_mode_blinking_red(led) == LED_OK){
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 f896 	bl	8006a54 <led_mode_blinking_red>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d113      	bne.n	8006956 <led_step+0xba>
				res = LED_OK;
 800692e:	2300      	movs	r3, #0
 8006930:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006932:	e010      	b.n	8006956 <led_step+0xba>

		default:
			led_off(led, LED_WHITE);
 8006934:	2101      	movs	r1, #1
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f7ff ff9e 	bl	8006878 <led_off>
			led_off(led, LED_RED);
 800693c:	2100      	movs	r1, #0
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff ff9a 	bl	8006878 <led_off>
			res = LED_ERR;
 8006944:	23ff      	movs	r3, #255	@ 0xff
 8006946:	73fb      	strb	r3, [r7, #15]
			break;
 8006948:	e006      	b.n	8006958 <led_step+0xbc>
			break;
 800694a:	bf00      	nop
 800694c:	e004      	b.n	8006958 <led_step+0xbc>
			break;
 800694e:	bf00      	nop
 8006950:	e002      	b.n	8006958 <led_step+0xbc>
			break;
 8006952:	bf00      	nop
 8006954:	e000      	b.n	8006958 <led_step+0xbc>
			break;
 8006956:	bf00      	nop

	}



	return res;
 8006958:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800695c:	4618      	mov	r0, r3
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <led_mode_off>:



static int8_t led_mode_off( led_t* led){
 8006964:	b580      	push	{r7, lr}
 8006966:	b084      	sub	sp, #16
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	7b5b      	ldrb	r3, [r3, #13]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d001      	beq.n	8006978 <led_mode_off+0x14>
 8006974:	2300      	movs	r3, #0
 8006976:	e019      	b.n	80069ac <led_mode_off+0x48>


	int8_t res = LED_ERR;
 8006978:	23ff      	movs	r3, #255	@ 0xff
 800697a:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 800697c:	2100      	movs	r1, #0
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7ff ff7a 	bl	8006878 <led_off>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d10e      	bne.n	80069a8 <led_mode_off+0x44>
 800698a:	2101      	movs	r1, #1
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f7ff ff73 	bl	8006878 <led_off>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d107      	bne.n	80069a8 <led_mode_off+0x44>
		led->step++;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	7b5b      	ldrb	r3, [r3, #13]
 800699c:	3301      	adds	r3, #1
 800699e:	b2da      	uxtb	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 80069a4:	2300      	movs	r3, #0
 80069a6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80069a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3710      	adds	r7, #16
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <led_mode_white>:


static int8_t led_mode_white( led_t* led){
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b084      	sub	sp, #16
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
	if(led->step != 0) return LED_OK;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	7b5b      	ldrb	r3, [r3, #13]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d001      	beq.n	80069c8 <led_mode_white+0x14>
 80069c4:	2300      	movs	r3, #0
 80069c6:	e019      	b.n	80069fc <led_mode_white+0x48>

	int8_t res = LED_ERR;
 80069c8:	23ff      	movs	r3, #255	@ 0xff
 80069ca:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_on(led, LED_WHITE) == LED_OK){
 80069cc:	2100      	movs	r1, #0
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7ff ff52 	bl	8006878 <led_off>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10e      	bne.n	80069f8 <led_mode_white+0x44>
 80069da:	2101      	movs	r1, #1
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f7ff ff3a 	bl	8006856 <led_on>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d107      	bne.n	80069f8 <led_mode_white+0x44>
		led->step++;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	7b5b      	ldrb	r3, [r3, #13]
 80069ec:	3301      	adds	r3, #1
 80069ee:	b2da      	uxtb	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 80069f4:	2300      	movs	r3, #0
 80069f6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80069f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <led_mode_red>:


static int8_t led_mode_red( led_t* led){
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	7b5b      	ldrb	r3, [r3, #13]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <led_mode_red+0x14>
 8006a14:	2300      	movs	r3, #0
 8006a16:	e019      	b.n	8006a4c <led_mode_red+0x48>

	int8_t res = LED_ERR;
 8006a18:	23ff      	movs	r3, #255	@ 0xff
 8006a1a:	73fb      	strb	r3, [r7, #15]

	if(led_on(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 8006a1c:	2100      	movs	r1, #0
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f7ff ff19 	bl	8006856 <led_on>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10e      	bne.n	8006a48 <led_mode_red+0x44>
 8006a2a:	2101      	movs	r1, #1
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f7ff ff23 	bl	8006878 <led_off>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d107      	bne.n	8006a48 <led_mode_red+0x44>
		led->step++;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	7b5b      	ldrb	r3, [r3, #13]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	b2da      	uxtb	r2, r3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006a44:	2300      	movs	r3, #0
 8006a46:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <led_mode_blinking_red>:
	return res;
}*/



static int8_t led_mode_blinking_red( led_t* led){
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 8006a5c:	23ff      	movs	r3, #255	@ 0xff
 8006a5e:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_WHITE] != GPIO_PIN_RESET)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	7bdb      	ldrb	r3, [r3, #15]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d005      	beq.n	8006a74 <led_mode_blinking_red+0x20>
		res = led_off(led, LED_WHITE);
 8006a68:	2101      	movs	r1, #1
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff ff04 	bl	8006878 <led_off>
 8006a70:	4603      	mov	r3, r0
 8006a72:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_RED] != GPIO_PIN_SET){
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	7b5b      	ldrb	r3, [r3, #13]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d109      	bne.n	8006a90 <led_mode_blinking_red+0x3c>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	7b9b      	ldrb	r3, [r3, #14]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d005      	beq.n	8006a90 <led_mode_blinking_red+0x3c>
		res = led_on(led,LED_RED);
 8006a84:	2100      	movs	r1, #0
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7ff fee5 	bl	8006856 <led_on>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	73fb      	strb	r3, [r7, #15]
	/*
	if(led_toggle(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
		res = LED_OK;
	}*/

	if(led->step == 4 && led->pinState[LED_RED] != GPIO_PIN_RESET){
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	7b5b      	ldrb	r3, [r3, #13]
 8006a94:	2b04      	cmp	r3, #4
 8006a96:	d109      	bne.n	8006aac <led_mode_blinking_red+0x58>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	7b9b      	ldrb	r3, [r3, #14]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d005      	beq.n	8006aac <led_mode_blinking_red+0x58>
		res = led_off(led,LED_RED);
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7ff fee8 	bl	8006878 <led_off>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % 8;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	7b5b      	ldrb	r3, [r3, #13]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	425a      	negs	r2, r3
 8006ab4:	f003 0307 	and.w	r3, r3, #7
 8006ab8:	f002 0207 	and.w	r2, r2, #7
 8006abc:	bf58      	it	pl
 8006abe:	4253      	negpl	r3, r2
 8006ac0:	b2da      	uxtb	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	735a      	strb	r2, [r3, #13]

	return res;
 8006ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <led_stripe_init>:
static led_status_t rear_sign_off();
static led_status_t rear_sign_white();
static led_status_t rear_sign_red();


led_status_t led_stripe_init(led_config_t *cfg){
 8006ad4:	b5b0      	push	{r4, r5, r7, lr}
 8006ad6:	b082      	sub	sp, #8
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]

  if (!cfg) return LED_STRIPE_ERR;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d101      	bne.n	8006ae6 <led_stripe_init+0x12>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e038      	b.n	8006b58 <led_stripe_init+0x84>

  g_led_bus.cfg = *cfg;
 8006ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8006b60 <led_stripe_init+0x8c>)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4614      	mov	r4, r2
 8006aec:	461d      	mov	r5, r3
 8006aee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006af0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006af2:	682b      	ldr	r3, [r5, #0]
 8006af4:	6023      	str	r3, [r4, #0]
  g_led_bus.wr_buf_p = 0;
 8006af6:	4b1a      	ldr	r3, [pc, #104]	@ (8006b60 <led_stripe_init+0x8c>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  g_led_bus.dirty = 0;
 8006afe:	4b18      	ldr	r3, [pc, #96]	@ (8006b60 <led_stripe_init+0x8c>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 8006b06:	223f      	movs	r2, #63	@ 0x3f
 8006b08:	2100      	movs	r1, #0
 8006b0a:	4816      	ldr	r0, [pc, #88]	@ (8006b64 <led_stripe_init+0x90>)
 8006b0c:	f00e f93f 	bl	8014d8e <memset>
  memset(g_led_bus.wr_buf,  0, sizeof(g_led_bus.wr_buf));
 8006b10:	2230      	movs	r2, #48	@ 0x30
 8006b12:	2100      	movs	r1, #0
 8006b14:	4814      	ldr	r0, [pc, #80]	@ (8006b68 <led_stripe_init+0x94>)
 8006b16:	f00e f93a 	bl	8014d8e <memset>

  rear_led.bus  = &g_led_bus;
 8006b1a:	4b14      	ldr	r3, [pc, #80]	@ (8006b6c <led_stripe_init+0x98>)
 8006b1c:	4a10      	ldr	r2, [pc, #64]	@ (8006b60 <led_stripe_init+0x8c>)
 8006b1e:	601a      	str	r2, [r3, #0]
  rear_led.start = LED_REAR_LED_START;
 8006b20:	4b12      	ldr	r3, [pc, #72]	@ (8006b6c <led_stripe_init+0x98>)
 8006b22:	2208      	movs	r2, #8
 8006b24:	809a      	strh	r2, [r3, #4]
  rear_led.end   = LED_REAR_LED_END;
 8006b26:	4b11      	ldr	r3, [pc, #68]	@ (8006b6c <led_stripe_init+0x98>)
 8006b28:	2214      	movs	r2, #20
 8006b2a:	80da      	strh	r2, [r3, #6]
  rear_led.last_animation = IDLE;
 8006b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b6c <led_stripe_init+0x98>)
 8006b2e:	2200      	movs	r2, #0
 8006b30:	721a      	strb	r2, [r3, #8]
  rear_led.step = 0;
 8006b32:	4b0e      	ldr	r3, [pc, #56]	@ (8006b6c <led_stripe_init+0x98>)
 8006b34:	2200      	movs	r2, #0
 8006b36:	815a      	strh	r2, [r3, #10]

  rear_sign.bus  = &g_led_bus;
 8006b38:	4b0d      	ldr	r3, [pc, #52]	@ (8006b70 <led_stripe_init+0x9c>)
 8006b3a:	4a09      	ldr	r2, [pc, #36]	@ (8006b60 <led_stripe_init+0x8c>)
 8006b3c:	601a      	str	r2, [r3, #0]
  rear_sign.start = LED_REAR_SIGN_START;
 8006b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b70 <led_stripe_init+0x9c>)
 8006b40:	2200      	movs	r2, #0
 8006b42:	809a      	strh	r2, [r3, #4]
  rear_sign.end   = LED_REAR_SIGN_END;
 8006b44:	4b0a      	ldr	r3, [pc, #40]	@ (8006b70 <led_stripe_init+0x9c>)
 8006b46:	2207      	movs	r2, #7
 8006b48:	80da      	strh	r2, [r3, #6]
  rear_sign.last_animation = IDLE;
 8006b4a:	4b09      	ldr	r3, [pc, #36]	@ (8006b70 <led_stripe_init+0x9c>)
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	721a      	strb	r2, [r3, #8]
  rear_sign.step = 0;
 8006b50:	4b07      	ldr	r3, [pc, #28]	@ (8006b70 <led_stripe_init+0x9c>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	815a      	strh	r2, [r3, #10]

  return LED_STRIPE_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bdb0      	pop	{r4, r5, r7, pc}
 8006b60:	20001e08 	.word	0x20001e08
 8006b64:	20001e1c 	.word	0x20001e1c
 8006b68:	20001e5b 	.word	0x20001e5b
 8006b6c:	20001e94 	.word	0x20001e94
 8006b70:	20001ea0 	.word	0x20001ea0

08006b74 <rear_led_step>:

led_status_t rear_led_step(uint8_t animation){
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_led.last_animation){
 8006b82:	4b31      	ldr	r3, [pc, #196]	@ (8006c48 <rear_led_step+0xd4>)
 8006b84:	7a1b      	ldrb	r3, [r3, #8]
 8006b86:	79fa      	ldrb	r2, [r7, #7]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d005      	beq.n	8006b98 <rear_led_step+0x24>
		rear_led.step = 0;
 8006b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8006c48 <rear_led_step+0xd4>)
 8006b8e:	2200      	movs	r2, #0
 8006b90:	815a      	strh	r2, [r3, #10]
		rear_led.last_animation = animation;
 8006b92:	4a2d      	ldr	r2, [pc, #180]	@ (8006c48 <rear_led_step+0xd4>)
 8006b94:	79fb      	ldrb	r3, [r7, #7]
 8006b96:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8006b98:	79fb      	ldrb	r3, [r7, #7]
 8006b9a:	2b05      	cmp	r3, #5
 8006b9c:	d83e      	bhi.n	8006c1c <rear_led_step+0xa8>
 8006b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba4 <rear_led_step+0x30>)
 8006ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba4:	08006bbd 	.word	0x08006bbd
 8006ba8:	08006bcd 	.word	0x08006bcd
 8006bac:	08006bdd 	.word	0x08006bdd
 8006bb0:	08006bed 	.word	0x08006bed
 8006bb4:	08006bfd 	.word	0x08006bfd
 8006bb8:	08006c0d 	.word	0x08006c0d
		case IDLE:
			if(rear_led_off() == LED_STRIPE_OK){
 8006bbc:	f000 f88c 	bl	8006cd8 <rear_led_off>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d12f      	bne.n	8006c26 <rear_led_step+0xb2>
				res = LED_STRIPE_OK;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006bca:	e02c      	b.n	8006c26 <rear_led_step+0xb2>
		case BACKLIGHTS:
			if(rear_led_anim_backlights() == LED_STRIPE_OK){
 8006bcc:	f000 f8fc 	bl	8006dc8 <rear_led_anim_backlights>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d129      	bne.n	8006c2a <rear_led_step+0xb6>
				res = LED_STRIPE_OK;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006bda:	e026      	b.n	8006c2a <rear_led_step+0xb6>
		case  BRAKING_LIGHT:
			if(rear_led_anim_stop() == LED_STRIPE_OK){
 8006bdc:	f000 f8cc 	bl	8006d78 <rear_led_anim_stop>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d123      	bne.n	8006c2e <rear_led_step+0xba>
				res = LED_STRIPE_OK;
 8006be6:	2300      	movs	r3, #0
 8006be8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006bea:	e020      	b.n	8006c2e <rear_led_step+0xba>
		case  BACKWARD_LIGHTS:
			if(rear_led_anim_backward() == LED_STRIPE_OK){
 8006bec:	f000 fa9c 	bl	8007128 <rear_led_anim_backward>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d11d      	bne.n	8006c32 <rear_led_step+0xbe>
				res = LED_STRIPE_OK;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006bfa:	e01a      	b.n	8006c32 <rear_led_step+0xbe>
		case  ARROW_LEFT:
			if(rear_led_anim_arrow_left() == LED_STRIPE_OK){
 8006bfc:	f000 f9e8 	bl	8006fd0 <rear_led_anim_arrow_left>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d117      	bne.n	8006c36 <rear_led_step+0xc2>
				res = LED_STRIPE_OK;
 8006c06:	2300      	movs	r3, #0
 8006c08:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006c0a:	e014      	b.n	8006c36 <rear_led_step+0xc2>
		case  ARROW_RIGHT:
			if(rear_led_anim_arrow_right() == LED_STRIPE_OK){
 8006c0c:	f000 f934 	bl	8006e78 <rear_led_anim_arrow_right>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d111      	bne.n	8006c3a <rear_led_step+0xc6>
				res = LED_STRIPE_OK;
 8006c16:	2300      	movs	r3, #0
 8006c18:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006c1a:	e00e      	b.n	8006c3a <rear_led_step+0xc6>

		default:
			rear_led_off();
 8006c1c:	f000 f85c 	bl	8006cd8 <rear_led_off>
			res = LED_STRIPE_ERR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	73fb      	strb	r3, [r7, #15]
			break;
 8006c24:	e00a      	b.n	8006c3c <rear_led_step+0xc8>
			break;
 8006c26:	bf00      	nop
 8006c28:	e008      	b.n	8006c3c <rear_led_step+0xc8>
			break;
 8006c2a:	bf00      	nop
 8006c2c:	e006      	b.n	8006c3c <rear_led_step+0xc8>
			break;
 8006c2e:	bf00      	nop
 8006c30:	e004      	b.n	8006c3c <rear_led_step+0xc8>
			break;
 8006c32:	bf00      	nop
 8006c34:	e002      	b.n	8006c3c <rear_led_step+0xc8>
			break;
 8006c36:	bf00      	nop
 8006c38:	e000      	b.n	8006c3c <rear_led_step+0xc8>
			break;
 8006c3a:	bf00      	nop

	}
	return res;
 8006c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20001e94 	.word	0x20001e94

08006c4c <rear_sign_step>:



led_status_t rear_sign_step(uint8_t animation){
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	4603      	mov	r3, r0
 8006c54:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_sign.last_animation){
 8006c5a:	4b1e      	ldr	r3, [pc, #120]	@ (8006cd4 <rear_sign_step+0x88>)
 8006c5c:	7a1b      	ldrb	r3, [r3, #8]
 8006c5e:	79fa      	ldrb	r2, [r7, #7]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d005      	beq.n	8006c70 <rear_sign_step+0x24>
		rear_sign.step = 0;
 8006c64:	4b1b      	ldr	r3, [pc, #108]	@ (8006cd4 <rear_sign_step+0x88>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	815a      	strh	r2, [r3, #10]
		rear_sign.last_animation = animation;
 8006c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd4 <rear_sign_step+0x88>)
 8006c6c:	79fb      	ldrb	r3, [r7, #7]
 8006c6e:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8006c70:	79fb      	ldrb	r3, [r7, #7]
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d016      	beq.n	8006ca4 <rear_sign_step+0x58>
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	dc1c      	bgt.n	8006cb4 <rear_sign_step+0x68>
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d002      	beq.n	8006c84 <rear_sign_step+0x38>
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d008      	beq.n	8006c94 <rear_sign_step+0x48>
 8006c82:	e017      	b.n	8006cb4 <rear_sign_step+0x68>
		case OFF:
			if(rear_sign_off() == LED_STRIPE_OK){
 8006c84:	f000 f850 	bl	8006d28 <rear_sign_off>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d117      	bne.n	8006cbe <rear_sign_step+0x72>
				res = LED_STRIPE_OK;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006c92:	e014      	b.n	8006cbe <rear_sign_step+0x72>
		case WHITE:
			if(rear_sign_white() == LED_STRIPE_OK){
 8006c94:	f000 fa70 	bl	8007178 <rear_sign_white>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d111      	bne.n	8006cc2 <rear_sign_step+0x76>
				res = LED_STRIPE_OK;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006ca2:	e00e      	b.n	8006cc2 <rear_sign_step+0x76>
		case RED:
			if(rear_sign_red() == LED_STRIPE_OK){
 8006ca4:	f000 fa90 	bl	80071c8 <rear_sign_red>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10b      	bne.n	8006cc6 <rear_sign_step+0x7a>
				res = LED_STRIPE_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006cb2:	e008      	b.n	8006cc6 <rear_sign_step+0x7a>
		default:
			rear_sign_off();
 8006cb4:	f000 f838 	bl	8006d28 <rear_sign_off>
			res = LED_STRIPE_ERR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	73fb      	strb	r3, [r7, #15]
			break;
 8006cbc:	e004      	b.n	8006cc8 <rear_sign_step+0x7c>
			break;
 8006cbe:	bf00      	nop
 8006cc0:	e002      	b.n	8006cc8 <rear_sign_step+0x7c>
			break;
 8006cc2:	bf00      	nop
 8006cc4:	e000      	b.n	8006cc8 <rear_sign_step+0x7c>
			break;
 8006cc6:	bf00      	nop

	}
	return res;
 8006cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20001ea0 	.word	0x20001ea0

08006cd8 <rear_led_off>:

static led_status_t rear_led_off(void)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b082      	sub	sp, #8
 8006cdc:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006cde:	4b10      	ldr	r3, [pc, #64]	@ (8006d20 <rear_led_off+0x48>)
 8006ce0:	895b      	ldrh	r3, [r3, #10]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <rear_led_off+0x12>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	e016      	b.n	8006d18 <rear_led_off+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8006cea:	4b0d      	ldr	r3, [pc, #52]	@ (8006d20 <rear_led_off+0x48>)
 8006cec:	8898      	ldrh	r0, [r3, #4]
 8006cee:	4b0c      	ldr	r3, [pc, #48]	@ (8006d20 <rear_led_off+0x48>)
 8006cf0:	88d9      	ldrh	r1, [r3, #6]
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	9300      	str	r3, [sp, #0]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f000 fadf 	bl	80072bc <led_set_RGB_range>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d001      	beq.n	8006d08 <rear_led_off+0x30>
        return LED_STRIPE_ERR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	e007      	b.n	8006d18 <rear_led_off+0x40>

    g_led_bus.dirty = 1;
 8006d08:	4b06      	ldr	r3, [pc, #24]	@ (8006d24 <rear_led_off+0x4c>)
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006d10:	4b03      	ldr	r3, [pc, #12]	@ (8006d20 <rear_led_off+0x48>)
 8006d12:	2201      	movs	r2, #1
 8006d14:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	20001e94 	.word	0x20001e94
 8006d24:	20001e08 	.word	0x20001e08

08006d28 <rear_sign_off>:



static led_status_t rear_sign_off(void)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8006d2e:	4b10      	ldr	r3, [pc, #64]	@ (8006d70 <rear_sign_off+0x48>)
 8006d30:	895b      	ldrh	r3, [r3, #10]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <rear_sign_off+0x12>
 8006d36:	2300      	movs	r3, #0
 8006d38:	e016      	b.n	8006d68 <rear_sign_off+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 0, 0) != LED_STRIPE_OK)
 8006d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d70 <rear_sign_off+0x48>)
 8006d3c:	8898      	ldrh	r0, [r3, #4]
 8006d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006d70 <rear_sign_off+0x48>)
 8006d40:	88d9      	ldrh	r1, [r3, #6]
 8006d42:	2300      	movs	r3, #0
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	2300      	movs	r3, #0
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f000 fab7 	bl	80072bc <led_set_RGB_range>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d001      	beq.n	8006d58 <rear_sign_off+0x30>
        return LED_STRIPE_ERR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e007      	b.n	8006d68 <rear_sign_off+0x40>

    g_led_bus.dirty = 1;
 8006d58:	4b06      	ldr	r3, [pc, #24]	@ (8006d74 <rear_sign_off+0x4c>)
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8006d60:	4b03      	ldr	r3, [pc, #12]	@ (8006d70 <rear_sign_off+0x48>)
 8006d62:	2201      	movs	r2, #1
 8006d64:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	20001ea0 	.word	0x20001ea0
 8006d74:	20001e08 	.word	0x20001e08

08006d78 <rear_led_anim_stop>:

static led_status_t rear_led_anim_stop(void)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006d7e:	4b10      	ldr	r3, [pc, #64]	@ (8006dc0 <rear_led_anim_stop+0x48>)
 8006d80:	895b      	ldrh	r3, [r3, #10]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <rear_led_anim_stop+0x12>
 8006d86:	2300      	movs	r3, #0
 8006d88:	e016      	b.n	8006db8 <rear_led_anim_stop+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) != LED_STRIPE_OK)
 8006d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc0 <rear_led_anim_stop+0x48>)
 8006d8c:	8898      	ldrh	r0, [r3, #4]
 8006d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc0 <rear_led_anim_stop+0x48>)
 8006d90:	88d9      	ldrh	r1, [r3, #6]
 8006d92:	2300      	movs	r3, #0
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	2300      	movs	r3, #0
 8006d98:	22ff      	movs	r2, #255	@ 0xff
 8006d9a:	f000 fa8f 	bl	80072bc <led_set_RGB_range>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <rear_led_anim_stop+0x30>
        return LED_STRIPE_ERR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e007      	b.n	8006db8 <rear_led_anim_stop+0x40>

    g_led_bus.dirty = 1;
 8006da8:	4b06      	ldr	r3, [pc, #24]	@ (8006dc4 <rear_led_anim_stop+0x4c>)
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006db0:	4b03      	ldr	r3, [pc, #12]	@ (8006dc0 <rear_led_anim_stop+0x48>)
 8006db2:	2201      	movs	r2, #1
 8006db4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20001e94 	.word	0x20001e94
 8006dc4:	20001e08 	.word	0x20001e08

08006dc8 <rear_led_anim_backlights>:


static led_status_t rear_led_anim_backlights(void)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 8006dce:	4b28      	ldr	r3, [pc, #160]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006dd0:	895b      	ldrh	r3, [r3, #10]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d001      	beq.n	8006dda <rear_led_anim_backlights+0x12>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	e045      	b.n	8006e66 <rear_led_anim_backlights+0x9e>

    // spegni solo il range rear_led
    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8006dda:	4b25      	ldr	r3, [pc, #148]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006ddc:	8898      	ldrh	r0, [r3, #4]
 8006dde:	4b24      	ldr	r3, [pc, #144]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006de0:	88d9      	ldrh	r1, [r3, #6]
 8006de2:	2300      	movs	r3, #0
 8006de4:	9300      	str	r3, [sp, #0]
 8006de6:	2300      	movs	r3, #0
 8006de8:	2200      	movs	r2, #0
 8006dea:	f000 fa67 	bl	80072bc <led_set_RGB_range>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d001      	beq.n	8006df8 <rear_led_anim_backlights+0x30>
        return LED_STRIPE_ERR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e036      	b.n	8006e66 <rear_led_anim_backlights+0x9e>

    uint16_t len = rear_led.end - rear_led.start + 1;
 8006df8:	4b1d      	ldr	r3, [pc, #116]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006dfa:	88da      	ldrh	r2, [r3, #6]
 8006dfc:	4b1c      	ldr	r3, [pc, #112]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006dfe:	889b      	ldrh	r3, [r3, #4]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	3301      	adds	r3, #1
 8006e06:	80bb      	strh	r3, [r7, #4]
    uint16_t k = (len < 4) ? len : 4;
 8006e08:	88bb      	ldrh	r3, [r7, #4]
 8006e0a:	2b04      	cmp	r3, #4
 8006e0c:	bf28      	it	cs
 8006e0e:	2304      	movcs	r3, #4
 8006e10:	807b      	strh	r3, [r7, #2]

    for (uint16_t i = 0; i < k; i++) {
 8006e12:	2300      	movs	r3, #0
 8006e14:	80fb      	strh	r3, [r7, #6]
 8006e16:	e01a      	b.n	8006e4e <rear_led_anim_backlights+0x86>
        led_set_RGB((uint8_t)(rear_led.start + i), 100, 0, 0);
 8006e18:	4b15      	ldr	r3, [pc, #84]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006e1a:	889b      	ldrh	r3, [r3, #4]
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	88fb      	ldrh	r3, [r7, #6]
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	4413      	add	r3, r2
 8006e24:	b2d8      	uxtb	r0, r3
 8006e26:	2300      	movs	r3, #0
 8006e28:	2200      	movs	r2, #0
 8006e2a:	2164      	movs	r1, #100	@ 0x64
 8006e2c:	f000 fa08 	bl	8007240 <led_set_RGB>
        led_set_RGB((uint8_t)(rear_led.end - i),   100, 0, 0);
 8006e30:	4b0f      	ldr	r3, [pc, #60]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006e32:	88db      	ldrh	r3, [r3, #6]
 8006e34:	b2da      	uxtb	r2, r3
 8006e36:	88fb      	ldrh	r3, [r7, #6]
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	1ad3      	subs	r3, r2, r3
 8006e3c:	b2d8      	uxtb	r0, r3
 8006e3e:	2300      	movs	r3, #0
 8006e40:	2200      	movs	r2, #0
 8006e42:	2164      	movs	r1, #100	@ 0x64
 8006e44:	f000 f9fc 	bl	8007240 <led_set_RGB>
    for (uint16_t i = 0; i < k; i++) {
 8006e48:	88fb      	ldrh	r3, [r7, #6]
 8006e4a:	3301      	adds	r3, #1
 8006e4c:	80fb      	strh	r3, [r7, #6]
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	887b      	ldrh	r3, [r7, #2]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d3e0      	bcc.n	8006e18 <rear_led_anim_backlights+0x50>
    }

    g_led_bus.dirty = 1;
 8006e56:	4b07      	ldr	r3, [pc, #28]	@ (8006e74 <rear_led_anim_backlights+0xac>)
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8006e5e:	4b04      	ldr	r3, [pc, #16]	@ (8006e70 <rear_led_anim_backlights+0xa8>)
 8006e60:	2201      	movs	r2, #1
 8006e62:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3708      	adds	r7, #8
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	20001e94 	.word	0x20001e94
 8006e74:	20001e08 	.word	0x20001e08

08006e78 <rear_led_anim_arrow_right>:



static led_status_t rear_led_anim_arrow_right(void)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b088      	sub	sp, #32
 8006e7c:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8006e7e:	23ff      	movs	r3, #255	@ 0xff
 8006e80:	74fb      	strb	r3, [r7, #19]
 8006e82:	2350      	movs	r3, #80	@ 0x50
 8006e84:	74bb      	strb	r3, [r7, #18]
 8006e86:	2300      	movs	r3, #0
 8006e88:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8006e8a:	4b4f      	ldr	r3, [pc, #316]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006e8c:	889b      	ldrh	r3, [r3, #4]
 8006e8e:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8006e90:	4b4d      	ldr	r3, [pc, #308]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006e92:	88db      	ldrh	r3, [r3, #6]
 8006e94:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8006e96:	89ba      	ldrh	r2, [r7, #12]
 8006e98:	89fb      	ldrh	r3, [r7, #14]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8006ea2:	897b      	ldrh	r3, [r7, #10]
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	0fda      	lsrs	r2, r3, #31
 8006ea8:	4413      	add	r3, r2
 8006eaa:	105b      	asrs	r3, r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	89fb      	ldrh	r3, [r7, #14]
 8006eb0:	4413      	add	r3, r2
 8006eb2:	813b      	strh	r3, [r7, #8]

    const uint16_t left_len   = (uint16_t)(mid - full_start + 1);     /* numero LED met sinistra */
 8006eb4:	893a      	ldrh	r2, [r7, #8]
 8006eb6:	89fb      	ldrh	r3, [r7, #14]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 8006ec0:	88fb      	ldrh	r3, [r7, #6]
 8006ec2:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 8006ec4:	88bb      	ldrh	r3, [r7, #4]
 8006ec6:	330a      	adds	r3, #10
 8006ec8:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8006eca:	4b3f      	ldr	r3, [pc, #252]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006ecc:	895b      	ldrh	r3, [r3, #10]
 8006ece:	2b04      	cmp	r3, #4
 8006ed0:	d810      	bhi.n	8006ef4 <rear_led_anim_arrow_right+0x7c>
        if (rear_led.step == 0) {
 8006ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006ed4:	895b      	ldrh	r3, [r3, #10]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d165      	bne.n	8006fa6 <rear_led_anim_arrow_right+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);          /* spegni tutto il segmento */
 8006eda:	89b9      	ldrh	r1, [r7, #12]
 8006edc:	89f8      	ldrh	r0, [r7, #14]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f000 f9e9 	bl	80072bc <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8006eea:	4b38      	ldr	r3, [pc, #224]	@ (8006fcc <rear_led_anim_arrow_right+0x154>)
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006ef2:	e058      	b.n	8006fa6 <rear_led_anim_arrow_right+0x12e>
        }
    }
    /* 2) FILL: centro -> sinistra (parte da mid) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006ef4:	4b34      	ldr	r3, [pc, #208]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006ef6:	895a      	ldrh	r2, [r3, #10]
 8006ef8:	88bb      	ldrh	r3, [r7, #4]
 8006efa:	3305      	adds	r3, #5
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d229      	bcs.n	8006f56 <rear_led_anim_arrow_right+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..left_len */
 8006f02:	4b31      	ldr	r3, [pc, #196]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006f04:	895b      	ldrh	r3, [r3, #10]
 8006f06:	3b04      	subs	r3, #4
 8006f08:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006f0a:	89b9      	ldrh	r1, [r7, #12]
 8006f0c:	89f8      	ldrh	r0, [r7, #14]
 8006f0e:	2300      	movs	r3, #0
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	2300      	movs	r3, #0
 8006f14:	2200      	movs	r2, #0
 8006f16:	f000 f9d1 	bl	80072bc <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	82fb      	strh	r3, [r7, #22]
 8006f1e:	e00d      	b.n	8006f3c <rear_led_anim_arrow_right+0xc4>
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 8006f20:	893b      	ldrh	r3, [r7, #8]
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	8afb      	ldrh	r3, [r7, #22]
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	b2d8      	uxtb	r0, r3
 8006f2c:	7c7b      	ldrb	r3, [r7, #17]
 8006f2e:	7cba      	ldrb	r2, [r7, #18]
 8006f30:	7cf9      	ldrb	r1, [r7, #19]
 8006f32:	f000 f985 	bl	8007240 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8006f36:	8afb      	ldrh	r3, [r7, #22]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	82fb      	strh	r3, [r7, #22]
 8006f3c:	8afa      	ldrh	r2, [r7, #22]
 8006f3e:	883b      	ldrh	r3, [r7, #0]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d203      	bcs.n	8006f4c <rear_led_anim_arrow_right+0xd4>
 8006f44:	8afa      	ldrh	r2, [r7, #22]
 8006f46:	88fb      	ldrh	r3, [r7, #6]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d3e9      	bcc.n	8006f20 <rear_led_anim_arrow_right+0xa8>
        }
        g_led_bus.dirty = 1;
 8006f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8006fcc <rear_led_anim_arrow_right+0x154>)
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8006f54:	e027      	b.n	8006fa6 <rear_led_anim_arrow_right+0x12e>
    }
    /* 3) ON (FULL): met sinistra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8006f56:	4b1c      	ldr	r3, [pc, #112]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006f58:	895a      	ldrh	r2, [r3, #10]
 8006f5a:	88bb      	ldrh	r3, [r7, #4]
 8006f5c:	3305      	adds	r3, #5
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d120      	bne.n	8006fa6 <rear_led_anim_arrow_right+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8006f64:	89b9      	ldrh	r1, [r7, #12]
 8006f66:	89f8      	ldrh	r0, [r7, #14]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f000 f9a4 	bl	80072bc <led_set_RGB_range>
            for (uint16_t i = 0; i < left_len; i++) {
 8006f74:	2300      	movs	r3, #0
 8006f76:	82bb      	strh	r3, [r7, #20]
 8006f78:	e00d      	b.n	8006f96 <rear_led_anim_arrow_right+0x11e>
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 8006f7a:	893b      	ldrh	r3, [r7, #8]
 8006f7c:	b2da      	uxtb	r2, r3
 8006f7e:	8abb      	ldrh	r3, [r7, #20]
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	b2d8      	uxtb	r0, r3
 8006f86:	7c7b      	ldrb	r3, [r7, #17]
 8006f88:	7cba      	ldrb	r2, [r7, #18]
 8006f8a:	7cf9      	ldrb	r1, [r7, #19]
 8006f8c:	f000 f958 	bl	8007240 <led_set_RGB>
            for (uint16_t i = 0; i < left_len; i++) {
 8006f90:	8abb      	ldrh	r3, [r7, #20]
 8006f92:	3301      	adds	r3, #1
 8006f94:	82bb      	strh	r3, [r7, #20]
 8006f96:	8aba      	ldrh	r2, [r7, #20]
 8006f98:	88fb      	ldrh	r3, [r7, #6]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d3ed      	bcc.n	8006f7a <rear_led_anim_arrow_right+0x102>
            }
            g_led_bus.dirty = 1;
 8006f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8006fcc <rear_led_anim_arrow_right+0x154>)
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8006fa6:	4b08      	ldr	r3, [pc, #32]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006fa8:	895b      	ldrh	r3, [r3, #10]
 8006faa:	3301      	adds	r3, #1
 8006fac:	887a      	ldrh	r2, [r7, #2]
 8006fae:	fb93 f1f2 	sdiv	r1, r3, r2
 8006fb2:	fb01 f202 	mul.w	r2, r1, r2
 8006fb6:	1a9b      	subs	r3, r3, r2
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	4b03      	ldr	r3, [pc, #12]	@ (8006fc8 <rear_led_anim_arrow_right+0x150>)
 8006fbc:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3718      	adds	r7, #24
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	20001e94 	.word	0x20001e94
 8006fcc:	20001e08 	.word	0x20001e08

08006fd0 <rear_led_anim_arrow_left>:

static led_status_t rear_led_anim_arrow_left(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b088      	sub	sp, #32
 8006fd4:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 8006fd6:	23ff      	movs	r3, #255	@ 0xff
 8006fd8:	74fb      	strb	r3, [r7, #19]
 8006fda:	2350      	movs	r3, #80	@ 0x50
 8006fdc:	74bb      	strb	r3, [r7, #18]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 8006fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 8006fe4:	889b      	ldrh	r3, [r3, #4]
 8006fe6:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8006fe8:	4b4d      	ldr	r3, [pc, #308]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 8006fea:	88db      	ldrh	r3, [r3, #6]
 8006fec:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8006fee:	89ba      	ldrh	r2, [r7, #12]
 8006ff0:	89fb      	ldrh	r3, [r7, #14]
 8006ff2:	1ad3      	subs	r3, r2, r3
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	3301      	adds	r3, #1
 8006ff8:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8006ffa:	897b      	ldrh	r3, [r7, #10]
 8006ffc:	3b01      	subs	r3, #1
 8006ffe:	0fda      	lsrs	r2, r3, #31
 8007000:	4413      	add	r3, r2
 8007002:	105b      	asrs	r3, r3, #1
 8007004:	b29a      	uxth	r2, r3
 8007006:	89fb      	ldrh	r3, [r7, #14]
 8007008:	4413      	add	r3, r2
 800700a:	813b      	strh	r3, [r7, #8]

    const uint16_t right_len  = (uint16_t)(full_end - mid + 1);
 800700c:	89ba      	ldrh	r2, [r7, #12]
 800700e:	893b      	ldrh	r3, [r7, #8]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	b29b      	uxth	r3, r3
 8007014:	3301      	adds	r3, #1
 8007016:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 8007018:	88fb      	ldrh	r3, [r7, #6]
 800701a:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 800701c:	88bb      	ldrh	r3, [r7, #4]
 800701e:	330a      	adds	r3, #10
 8007020:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8007022:	4b3f      	ldr	r3, [pc, #252]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 8007024:	895b      	ldrh	r3, [r3, #10]
 8007026:	2b04      	cmp	r3, #4
 8007028:	d810      	bhi.n	800704c <rear_led_anim_arrow_left+0x7c>
        if (rear_led.step == 0) {
 800702a:	4b3d      	ldr	r3, [pc, #244]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 800702c:	895b      	ldrh	r3, [r3, #10]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d165      	bne.n	80070fe <rear_led_anim_arrow_left+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007032:	89b9      	ldrh	r1, [r7, #12]
 8007034:	89f8      	ldrh	r0, [r7, #14]
 8007036:	2300      	movs	r3, #0
 8007038:	9300      	str	r3, [sp, #0]
 800703a:	2300      	movs	r3, #0
 800703c:	2200      	movs	r2, #0
 800703e:	f000 f93d 	bl	80072bc <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8007042:	4b38      	ldr	r3, [pc, #224]	@ (8007124 <rear_led_anim_arrow_left+0x154>)
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 800704a:	e058      	b.n	80070fe <rear_led_anim_arrow_left+0x12e>
        }
    }
    /* 2) FILL: centro -> destra (parte da right_start = mid+1) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 800704c:	4b34      	ldr	r3, [pc, #208]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 800704e:	895a      	ldrh	r2, [r3, #10]
 8007050:	88bb      	ldrh	r3, [r7, #4]
 8007052:	3305      	adds	r3, #5
 8007054:	b29b      	uxth	r3, r3
 8007056:	429a      	cmp	r2, r3
 8007058:	d229      	bcs.n	80070ae <rear_led_anim_arrow_left+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..right_len */
 800705a:	4b31      	ldr	r3, [pc, #196]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 800705c:	895b      	ldrh	r3, [r3, #10]
 800705e:	3b04      	subs	r3, #4
 8007060:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007062:	89b9      	ldrh	r1, [r7, #12]
 8007064:	89f8      	ldrh	r0, [r7, #14]
 8007066:	2300      	movs	r3, #0
 8007068:	9300      	str	r3, [sp, #0]
 800706a:	2300      	movs	r3, #0
 800706c:	2200      	movs	r2, #0
 800706e:	f000 f925 	bl	80072bc <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8007072:	2300      	movs	r3, #0
 8007074:	82fb      	strh	r3, [r7, #22]
 8007076:	e00d      	b.n	8007094 <rear_led_anim_arrow_left+0xc4>
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 8007078:	893b      	ldrh	r3, [r7, #8]
 800707a:	b2da      	uxtb	r2, r3
 800707c:	8afb      	ldrh	r3, [r7, #22]
 800707e:	b2db      	uxtb	r3, r3
 8007080:	4413      	add	r3, r2
 8007082:	b2d8      	uxtb	r0, r3
 8007084:	7c7b      	ldrb	r3, [r7, #17]
 8007086:	7cba      	ldrb	r2, [r7, #18]
 8007088:	7cf9      	ldrb	r1, [r7, #19]
 800708a:	f000 f8d9 	bl	8007240 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 800708e:	8afb      	ldrh	r3, [r7, #22]
 8007090:	3301      	adds	r3, #1
 8007092:	82fb      	strh	r3, [r7, #22]
 8007094:	8afa      	ldrh	r2, [r7, #22]
 8007096:	883b      	ldrh	r3, [r7, #0]
 8007098:	429a      	cmp	r2, r3
 800709a:	d203      	bcs.n	80070a4 <rear_led_anim_arrow_left+0xd4>
 800709c:	8afa      	ldrh	r2, [r7, #22]
 800709e:	88fb      	ldrh	r3, [r7, #6]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d3e9      	bcc.n	8007078 <rear_led_anim_arrow_left+0xa8>
        }
        g_led_bus.dirty = 1;
 80070a4:	4b1f      	ldr	r3, [pc, #124]	@ (8007124 <rear_led_anim_arrow_left+0x154>)
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 80070ac:	e027      	b.n	80070fe <rear_led_anim_arrow_left+0x12e>
    }
    /* 3) ON (FULL): met destra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 80070ae:	4b1c      	ldr	r3, [pc, #112]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 80070b0:	895a      	ldrh	r2, [r3, #10]
 80070b2:	88bb      	ldrh	r3, [r7, #4]
 80070b4:	3305      	adds	r3, #5
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d120      	bne.n	80070fe <rear_led_anim_arrow_left+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 80070bc:	89b9      	ldrh	r1, [r7, #12]
 80070be:	89f8      	ldrh	r0, [r7, #14]
 80070c0:	2300      	movs	r3, #0
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	2300      	movs	r3, #0
 80070c6:	2200      	movs	r2, #0
 80070c8:	f000 f8f8 	bl	80072bc <led_set_RGB_range>
            for (uint16_t i = 0; i < right_len; i++) {
 80070cc:	2300      	movs	r3, #0
 80070ce:	82bb      	strh	r3, [r7, #20]
 80070d0:	e00d      	b.n	80070ee <rear_led_anim_arrow_left+0x11e>
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 80070d2:	893b      	ldrh	r3, [r7, #8]
 80070d4:	b2da      	uxtb	r2, r3
 80070d6:	8abb      	ldrh	r3, [r7, #20]
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	4413      	add	r3, r2
 80070dc:	b2d8      	uxtb	r0, r3
 80070de:	7c7b      	ldrb	r3, [r7, #17]
 80070e0:	7cba      	ldrb	r2, [r7, #18]
 80070e2:	7cf9      	ldrb	r1, [r7, #19]
 80070e4:	f000 f8ac 	bl	8007240 <led_set_RGB>
            for (uint16_t i = 0; i < right_len; i++) {
 80070e8:	8abb      	ldrh	r3, [r7, #20]
 80070ea:	3301      	adds	r3, #1
 80070ec:	82bb      	strh	r3, [r7, #20]
 80070ee:	8aba      	ldrh	r2, [r7, #20]
 80070f0:	88fb      	ldrh	r3, [r7, #6]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d3ed      	bcc.n	80070d2 <rear_led_anim_arrow_left+0x102>
            }
            g_led_bus.dirty = 1;
 80070f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007124 <rear_led_anim_arrow_left+0x154>)
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 80070fe:	4b08      	ldr	r3, [pc, #32]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 8007100:	895b      	ldrh	r3, [r3, #10]
 8007102:	3301      	adds	r3, #1
 8007104:	887a      	ldrh	r2, [r7, #2]
 8007106:	fb93 f1f2 	sdiv	r1, r3, r2
 800710a:	fb01 f202 	mul.w	r2, r1, r2
 800710e:	1a9b      	subs	r3, r3, r2
 8007110:	b29a      	uxth	r2, r3
 8007112:	4b03      	ldr	r3, [pc, #12]	@ (8007120 <rear_led_anim_arrow_left+0x150>)
 8007114:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3718      	adds	r7, #24
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	20001e94 	.word	0x20001e94
 8007124:	20001e08 	.word	0x20001e08

08007128 <rear_led_anim_backward>:


static led_status_t rear_led_anim_backward(void)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800712e:	4b10      	ldr	r3, [pc, #64]	@ (8007170 <rear_led_anim_backward+0x48>)
 8007130:	895b      	ldrh	r3, [r3, #10]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d001      	beq.n	800713a <rear_led_anim_backward+0x12>
 8007136:	2300      	movs	r3, #0
 8007138:	e016      	b.n	8007168 <rear_led_anim_backward+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 180, 180) != LED_STRIPE_OK)
 800713a:	4b0d      	ldr	r3, [pc, #52]	@ (8007170 <rear_led_anim_backward+0x48>)
 800713c:	8898      	ldrh	r0, [r3, #4]
 800713e:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <rear_led_anim_backward+0x48>)
 8007140:	88d9      	ldrh	r1, [r3, #6]
 8007142:	23b4      	movs	r3, #180	@ 0xb4
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	23b4      	movs	r3, #180	@ 0xb4
 8007148:	22ff      	movs	r2, #255	@ 0xff
 800714a:	f000 f8b7 	bl	80072bc <led_set_RGB_range>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d001      	beq.n	8007158 <rear_led_anim_backward+0x30>
        return LED_STRIPE_ERR;
 8007154:	2301      	movs	r3, #1
 8007156:	e007      	b.n	8007168 <rear_led_anim_backward+0x40>

    g_led_bus.dirty = 1;
 8007158:	4b06      	ldr	r3, [pc, #24]	@ (8007174 <rear_led_anim_backward+0x4c>)
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007160:	4b03      	ldr	r3, [pc, #12]	@ (8007170 <rear_led_anim_backward+0x48>)
 8007162:	2201      	movs	r2, #1
 8007164:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	20001e94 	.word	0x20001e94
 8007174:	20001e08 	.word	0x20001e08

08007178 <rear_sign_white>:


static led_status_t rear_sign_white(void)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 800717e:	4b10      	ldr	r3, [pc, #64]	@ (80071c0 <rear_sign_white+0x48>)
 8007180:	895b      	ldrh	r3, [r3, #10]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <rear_sign_white+0x12>
 8007186:	2300      	movs	r3, #0
 8007188:	e016      	b.n	80071b8 <rear_sign_white+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 255) != LED_STRIPE_OK)
 800718a:	4b0d      	ldr	r3, [pc, #52]	@ (80071c0 <rear_sign_white+0x48>)
 800718c:	8898      	ldrh	r0, [r3, #4]
 800718e:	4b0c      	ldr	r3, [pc, #48]	@ (80071c0 <rear_sign_white+0x48>)
 8007190:	88d9      	ldrh	r1, [r3, #6]
 8007192:	23ff      	movs	r3, #255	@ 0xff
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	23ff      	movs	r3, #255	@ 0xff
 8007198:	22ff      	movs	r2, #255	@ 0xff
 800719a:	f000 f88f 	bl	80072bc <led_set_RGB_range>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d001      	beq.n	80071a8 <rear_sign_white+0x30>
        return LED_STRIPE_ERR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e007      	b.n	80071b8 <rear_sign_white+0x40>

    g_led_bus.dirty = 1;
 80071a8:	4b06      	ldr	r3, [pc, #24]	@ (80071c4 <rear_sign_white+0x4c>)
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80071b0:	4b03      	ldr	r3, [pc, #12]	@ (80071c0 <rear_sign_white+0x48>)
 80071b2:	2201      	movs	r2, #1
 80071b4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	20001ea0 	.word	0x20001ea0
 80071c4:	20001e08 	.word	0x20001e08

080071c8 <rear_sign_red>:

static led_status_t rear_sign_red(void)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80071ce:	4b10      	ldr	r3, [pc, #64]	@ (8007210 <rear_sign_red+0x48>)
 80071d0:	895b      	ldrh	r3, [r3, #10]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <rear_sign_red+0x12>
 80071d6:	2300      	movs	r3, #0
 80071d8:	e016      	b.n	8007208 <rear_sign_red+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 0, 0) != LED_STRIPE_OK)
 80071da:	4b0d      	ldr	r3, [pc, #52]	@ (8007210 <rear_sign_red+0x48>)
 80071dc:	8898      	ldrh	r0, [r3, #4]
 80071de:	4b0c      	ldr	r3, [pc, #48]	@ (8007210 <rear_sign_red+0x48>)
 80071e0:	88d9      	ldrh	r1, [r3, #6]
 80071e2:	2300      	movs	r3, #0
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	2300      	movs	r3, #0
 80071e8:	22ff      	movs	r2, #255	@ 0xff
 80071ea:	f000 f867 	bl	80072bc <led_set_RGB_range>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <rear_sign_red+0x30>
        return LED_STRIPE_ERR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e007      	b.n	8007208 <rear_sign_red+0x40>

    g_led_bus.dirty = 1;
 80071f8:	4b06      	ldr	r3, [pc, #24]	@ (8007214 <rear_sign_red+0x4c>)
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007200:	4b03      	ldr	r3, [pc, #12]	@ (8007210 <rear_sign_red+0x48>)
 8007202:	2201      	movs	r2, #1
 8007204:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20001ea0 	.word	0x20001ea0
 8007214:	20001e08 	.word	0x20001e08

08007218 <scale8>:





static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	4603      	mov	r3, r0
 8007220:	460a      	mov	r2, r1
 8007222:	71fb      	strb	r3, [r7, #7]
 8007224:	4613      	mov	r3, r2
 8007226:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 8007228:	79fb      	ldrb	r3, [r7, #7]
 800722a:	79ba      	ldrb	r2, [r7, #6]
 800722c:	fb02 f303 	mul.w	r3, r2, r3
 8007230:	121b      	asrs	r3, r3, #8
 8007232:	b2db      	uxtb	r3, r3
}
 8007234:	4618      	mov	r0, r3
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <led_set_RGB>:



led_status_t led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8007240:	b590      	push	{r4, r7, lr}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	4604      	mov	r4, r0
 8007248:	4608      	mov	r0, r1
 800724a:	4611      	mov	r1, r2
 800724c:	461a      	mov	r2, r3
 800724e:	4623      	mov	r3, r4
 8007250:	71fb      	strb	r3, [r7, #7]
 8007252:	4603      	mov	r3, r0
 8007254:	71bb      	strb	r3, [r7, #6]
 8007256:	460b      	mov	r3, r1
 8007258:	717b      	strb	r3, [r7, #5]
 800725a:	4613      	mov	r3, r2
 800725c:	713b      	strb	r3, [r7, #4]



  g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g); // g;
 800725e:	4b16      	ldr	r3, [pc, #88]	@ (80072b8 <led_set_RGB+0x78>)
 8007260:	7c19      	ldrb	r1, [r3, #16]
 8007262:	79fa      	ldrb	r2, [r7, #7]
 8007264:	4613      	mov	r3, r2
 8007266:	005b      	lsls	r3, r3, #1
 8007268:	189c      	adds	r4, r3, r2
 800726a:	797b      	ldrb	r3, [r7, #5]
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff ffd3 	bl	8007218 <scale8>
 8007272:	4603      	mov	r3, r0
 8007274:	461a      	mov	r2, r3
 8007276:	4b10      	ldr	r3, [pc, #64]	@ (80072b8 <led_set_RGB+0x78>)
 8007278:	4423      	add	r3, r4
 800727a:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 1] = r;
 800727c:	79fa      	ldrb	r2, [r7, #7]
 800727e:	4613      	mov	r3, r2
 8007280:	005b      	lsls	r3, r3, #1
 8007282:	4413      	add	r3, r2
 8007284:	3301      	adds	r3, #1
 8007286:	4a0c      	ldr	r2, [pc, #48]	@ (80072b8 <led_set_RGB+0x78>)
 8007288:	4413      	add	r3, r2
 800728a:	79ba      	ldrb	r2, [r7, #6]
 800728c:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 2] = scale8(b, g_led_bus.cfg.scale_b); // b;
 800728e:	4b0a      	ldr	r3, [pc, #40]	@ (80072b8 <led_set_RGB+0x78>)
 8007290:	7c99      	ldrb	r1, [r3, #18]
 8007292:	79fa      	ldrb	r2, [r7, #7]
 8007294:	4613      	mov	r3, r2
 8007296:	005b      	lsls	r3, r3, #1
 8007298:	4413      	add	r3, r2
 800729a:	1c9c      	adds	r4, r3, #2
 800729c:	793b      	ldrb	r3, [r7, #4]
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff ffba 	bl	8007218 <scale8>
 80072a4:	4603      	mov	r3, r0
 80072a6:	461a      	mov	r2, r3
 80072a8:	4b03      	ldr	r3, [pc, #12]	@ (80072b8 <led_set_RGB+0x78>)
 80072aa:	4423      	add	r3, r4
 80072ac:	751a      	strb	r2, [r3, #20]

  return LED_STRIPE_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd90      	pop	{r4, r7, pc}
 80072b8:	20001e08 	.word	0x20001e08

080072bc <led_set_RGB_range>:

  return LED_STRIPE_OK;
}


led_status_t led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b) {
 80072bc:	b590      	push	{r4, r7, lr}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	4604      	mov	r4, r0
 80072c4:	4608      	mov	r0, r1
 80072c6:	4611      	mov	r1, r2
 80072c8:	461a      	mov	r2, r3
 80072ca:	4623      	mov	r3, r4
 80072cc:	80fb      	strh	r3, [r7, #6]
 80072ce:	4603      	mov	r3, r0
 80072d0:	80bb      	strh	r3, [r7, #4]
 80072d2:	460b      	mov	r3, r1
 80072d4:	70fb      	strb	r3, [r7, #3]
 80072d6:	4613      	mov	r3, r2
 80072d8:	70bb      	strb	r3, [r7, #2]
    if (start > end) return LED_STRIPE_ERR;
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	88bb      	ldrh	r3, [r7, #4]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d901      	bls.n	80072e6 <led_set_RGB_range+0x2a>
 80072e2:	2301      	movs	r3, #1
 80072e4:	e01c      	b.n	8007320 <led_set_RGB_range+0x64>
    if (end >= NUM_PIXELS) return LED_STRIPE_ERR;
 80072e6:	88bb      	ldrh	r3, [r7, #4]
 80072e8:	2b14      	cmp	r3, #20
 80072ea:	d901      	bls.n	80072f0 <led_set_RGB_range+0x34>
 80072ec:	2301      	movs	r3, #1
 80072ee:	e017      	b.n	8007320 <led_set_RGB_range+0x64>

    for (uint16_t i = start; i <= end; i++) {
 80072f0:	88fb      	ldrh	r3, [r7, #6]
 80072f2:	81fb      	strh	r3, [r7, #14]
 80072f4:	e00f      	b.n	8007316 <led_set_RGB_range+0x5a>
        if (led_set_RGB((uint8_t)i, r, g, b) != LED_STRIPE_OK) {
 80072f6:	89fb      	ldrh	r3, [r7, #14]
 80072f8:	b2d8      	uxtb	r0, r3
 80072fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80072fe:	78ba      	ldrb	r2, [r7, #2]
 8007300:	78f9      	ldrb	r1, [r7, #3]
 8007302:	f7ff ff9d 	bl	8007240 <led_set_RGB>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <led_set_RGB_range+0x54>
            return LED_STRIPE_ERR;
 800730c:	2301      	movs	r3, #1
 800730e:	e007      	b.n	8007320 <led_set_RGB_range+0x64>
    for (uint16_t i = start; i <= end; i++) {
 8007310:	89fb      	ldrh	r3, [r7, #14]
 8007312:	3301      	adds	r3, #1
 8007314:	81fb      	strh	r3, [r7, #14]
 8007316:	89fa      	ldrh	r2, [r7, #14]
 8007318:	88bb      	ldrh	r3, [r7, #4]
 800731a:	429a      	cmp	r2, r3
 800731c:	d9eb      	bls.n	80072f6 <led_set_RGB_range+0x3a>
        }
    }
    return LED_STRIPE_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3714      	adds	r7, #20
 8007324:	46bd      	mov	sp, r7
 8007326:	bd90      	pop	{r4, r7, pc}

08007328 <led_render>:

// Shuttle the data to the LEDs!
led_status_t led_render() {
 8007328:	b580      	push	{r7, lr}
 800732a:	b082      	sub	sp, #8
 800732c:	af00      	add	r7, sp, #0

  if(!g_led_bus.dirty) return LED_STRIPE_OK;
 800732e:	4b73      	ldr	r3, [pc, #460]	@ (80074fc <led_render+0x1d4>)
 8007330:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d101      	bne.n	800733e <led_render+0x16>
 800733a:	2300      	movs	r3, #0
 800733c:	e0d9      	b.n	80074f2 <led_render+0x1ca>

  if(g_led_bus.wr_buf_p != 0 || g_led_bus.cfg.hdma->State != HAL_DMA_STATE_READY) {
 800733e:	4b6f      	ldr	r3, [pc, #444]	@ (80074fc <led_render+0x1d4>)
 8007340:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007344:	2b00      	cmp	r3, #0
 8007346:	d106      	bne.n	8007356 <led_render+0x2e>
 8007348:	4b6c      	ldr	r3, [pc, #432]	@ (80074fc <led_render+0x1d4>)
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007350:	b2db      	uxtb	r3, r3
 8007352:	2b01      	cmp	r3, #1
 8007354:	d01c      	beq.n	8007390 <led_render+0x68>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007356:	2300      	movs	r3, #0
 8007358:	71fb      	strb	r3, [r7, #7]
 800735a:	e008      	b.n	800736e <led_render+0x46>
 800735c:	79fb      	ldrb	r3, [r7, #7]
 800735e:	4a67      	ldr	r2, [pc, #412]	@ (80074fc <led_render+0x1d4>)
 8007360:	4413      	add	r3, r2
 8007362:	2200      	movs	r2, #0
 8007364:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007368:	79fb      	ldrb	r3, [r7, #7]
 800736a:	3301      	adds	r3, #1
 800736c:	71fb      	strb	r3, [r7, #7]
 800736e:	79fb      	ldrb	r3, [r7, #7]
 8007370:	2b2f      	cmp	r3, #47	@ 0x2f
 8007372:	d9f3      	bls.n	800735c <led_render+0x34>
    g_led_bus.wr_buf_p = 0;
 8007374:	4b61      	ldr	r3, [pc, #388]	@ (80074fc <led_render+0x1d4>)
 8007376:	2200      	movs	r2, #0
 8007378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 800737c:	4b5f      	ldr	r3, [pc, #380]	@ (80074fc <led_render+0x1d4>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a5e      	ldr	r2, [pc, #376]	@ (80074fc <led_render+0x1d4>)
 8007382:	6892      	ldr	r2, [r2, #8]
 8007384:	4611      	mov	r1, r2
 8007386:	4618      	mov	r0, r3
 8007388:	f006 fa74 	bl	800d874 <HAL_TIM_PWM_Stop_DMA>
    return LED_STRIPE_OK;
 800738c:	2300      	movs	r3, #0
 800738e:	e0b0      	b.n	80074f2 <led_render+0x1ca>

  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007390:	2300      	movs	r3, #0
 8007392:	603b      	str	r3, [r7, #0]
 8007394:	e098      	b.n	80074c8 <led_render+0x1a0>
	  g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[0] << i) & 0x80) > 0);
 8007396:	4b59      	ldr	r3, [pc, #356]	@ (80074fc <led_render+0x1d4>)
 8007398:	89db      	ldrh	r3, [r3, #14]
 800739a:	461a      	mov	r2, r3
 800739c:	4b57      	ldr	r3, [pc, #348]	@ (80074fc <led_render+0x1d4>)
 800739e:	7d1b      	ldrb	r3, [r3, #20]
 80073a0:	4619      	mov	r1, r3
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	fa01 f303 	lsl.w	r3, r1, r3
 80073a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	bfcc      	ite	gt
 80073b0:	2301      	movgt	r3, #1
 80073b2:	2300      	movle	r3, #0
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	fa02 f303 	lsl.w	r3, r2, r3
 80073ba:	b2d9      	uxtb	r1, r3
 80073bc:	4a4f      	ldr	r2, [pc, #316]	@ (80074fc <led_render+0x1d4>)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	4413      	add	r3, r2
 80073c2:	3353      	adds	r3, #83	@ 0x53
 80073c4:	460a      	mov	r2, r1
 80073c6:	701a      	strb	r2, [r3, #0]
	  g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[1] << i) & 0x80) > 0);
 80073c8:	4b4c      	ldr	r3, [pc, #304]	@ (80074fc <led_render+0x1d4>)
 80073ca:	89db      	ldrh	r3, [r3, #14]
 80073cc:	461a      	mov	r2, r3
 80073ce:	4b4b      	ldr	r3, [pc, #300]	@ (80074fc <led_render+0x1d4>)
 80073d0:	7d5b      	ldrb	r3, [r3, #21]
 80073d2:	4619      	mov	r1, r3
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	fa01 f303 	lsl.w	r3, r1, r3
 80073da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073de:	2b00      	cmp	r3, #0
 80073e0:	bfcc      	ite	gt
 80073e2:	2301      	movgt	r3, #1
 80073e4:	2300      	movle	r3, #0
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	409a      	lsls	r2, r3
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	3308      	adds	r3, #8
 80073ee:	b2d1      	uxtb	r1, r2
 80073f0:	4a42      	ldr	r2, [pc, #264]	@ (80074fc <led_render+0x1d4>)
 80073f2:	4413      	add	r3, r2
 80073f4:	460a      	mov	r2, r1
 80073f6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[2] << i) & 0x80) > 0);
 80073fa:	4b40      	ldr	r3, [pc, #256]	@ (80074fc <led_render+0x1d4>)
 80073fc:	89db      	ldrh	r3, [r3, #14]
 80073fe:	461a      	mov	r2, r3
 8007400:	4b3e      	ldr	r3, [pc, #248]	@ (80074fc <led_render+0x1d4>)
 8007402:	7d9b      	ldrb	r3, [r3, #22]
 8007404:	4619      	mov	r1, r3
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	fa01 f303 	lsl.w	r3, r1, r3
 800740c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007410:	2b00      	cmp	r3, #0
 8007412:	bfcc      	ite	gt
 8007414:	2301      	movgt	r3, #1
 8007416:	2300      	movle	r3, #0
 8007418:	b2db      	uxtb	r3, r3
 800741a:	409a      	lsls	r2, r3
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	3310      	adds	r3, #16
 8007420:	b2d1      	uxtb	r1, r2
 8007422:	4a36      	ldr	r2, [pc, #216]	@ (80074fc <led_render+0x1d4>)
 8007424:	4413      	add	r3, r2
 8007426:	460a      	mov	r2, r1
 8007428:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3] << i) & 0x80) > 0);
 800742c:	4b33      	ldr	r3, [pc, #204]	@ (80074fc <led_render+0x1d4>)
 800742e:	89db      	ldrh	r3, [r3, #14]
 8007430:	461a      	mov	r2, r3
 8007432:	4b32      	ldr	r3, [pc, #200]	@ (80074fc <led_render+0x1d4>)
 8007434:	7ddb      	ldrb	r3, [r3, #23]
 8007436:	4619      	mov	r1, r3
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	fa01 f303 	lsl.w	r3, r1, r3
 800743e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007442:	2b00      	cmp	r3, #0
 8007444:	bfcc      	ite	gt
 8007446:	2301      	movgt	r3, #1
 8007448:	2300      	movle	r3, #0
 800744a:	b2db      	uxtb	r3, r3
 800744c:	409a      	lsls	r2, r3
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	3318      	adds	r3, #24
 8007452:	b2d1      	uxtb	r1, r2
 8007454:	4a29      	ldr	r2, [pc, #164]	@ (80074fc <led_render+0x1d4>)
 8007456:	4413      	add	r3, r2
 8007458:	460a      	mov	r2, r1
 800745a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[4] << i) & 0x80) > 0);
 800745e:	4b27      	ldr	r3, [pc, #156]	@ (80074fc <led_render+0x1d4>)
 8007460:	89db      	ldrh	r3, [r3, #14]
 8007462:	461a      	mov	r2, r3
 8007464:	4b25      	ldr	r3, [pc, #148]	@ (80074fc <led_render+0x1d4>)
 8007466:	7e1b      	ldrb	r3, [r3, #24]
 8007468:	4619      	mov	r1, r3
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	fa01 f303 	lsl.w	r3, r1, r3
 8007470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007474:	2b00      	cmp	r3, #0
 8007476:	bfcc      	ite	gt
 8007478:	2301      	movgt	r3, #1
 800747a:	2300      	movle	r3, #0
 800747c:	b2db      	uxtb	r3, r3
 800747e:	409a      	lsls	r2, r3
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	3320      	adds	r3, #32
 8007484:	b2d1      	uxtb	r1, r2
 8007486:	4a1d      	ldr	r2, [pc, #116]	@ (80074fc <led_render+0x1d4>)
 8007488:	4413      	add	r3, r2
 800748a:	460a      	mov	r2, r1
 800748c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[5] << i) & 0x80) > 0);
 8007490:	4b1a      	ldr	r3, [pc, #104]	@ (80074fc <led_render+0x1d4>)
 8007492:	89db      	ldrh	r3, [r3, #14]
 8007494:	461a      	mov	r2, r3
 8007496:	4b19      	ldr	r3, [pc, #100]	@ (80074fc <led_render+0x1d4>)
 8007498:	7e5b      	ldrb	r3, [r3, #25]
 800749a:	4619      	mov	r1, r3
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	fa01 f303 	lsl.w	r3, r1, r3
 80074a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	bfcc      	ite	gt
 80074aa:	2301      	movgt	r3, #1
 80074ac:	2300      	movle	r3, #0
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	409a      	lsls	r2, r3
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	3328      	adds	r3, #40	@ 0x28
 80074b6:	b2d1      	uxtb	r1, r2
 80074b8:	4a10      	ldr	r2, [pc, #64]	@ (80074fc <led_render+0x1d4>)
 80074ba:	4413      	add	r3, r2
 80074bc:	460a      	mov	r2, r1
 80074be:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	3301      	adds	r3, #1
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	2b07      	cmp	r3, #7
 80074cc:	f67f af63 	bls.w	8007396 <led_render+0x6e>
  }

  g_led_bus.dirty = 0;
 80074d0:	4b0a      	ldr	r3, [pc, #40]	@ (80074fc <led_render+0x1d4>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
  HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 80074d8:	4b08      	ldr	r3, [pc, #32]	@ (80074fc <led_render+0x1d4>)
 80074da:	6818      	ldr	r0, [r3, #0]
 80074dc:	4b07      	ldr	r3, [pc, #28]	@ (80074fc <led_render+0x1d4>)
 80074de:	6899      	ldr	r1, [r3, #8]
 80074e0:	2330      	movs	r3, #48	@ 0x30
 80074e2:	4a07      	ldr	r2, [pc, #28]	@ (8007500 <led_render+0x1d8>)
 80074e4:	f005 ff9a 	bl	800d41c <HAL_TIM_PWM_Start_DMA>
  g_led_bus.wr_buf_p = 2; // Since we're ready for the next buffer
 80074e8:	4b04      	ldr	r3, [pc, #16]	@ (80074fc <led_render+0x1d4>)
 80074ea:	2202      	movs	r2, #2
 80074ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return LED_STRIPE_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3708      	adds	r7, #8
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	20001e08 	.word	0x20001e08
 8007500:	20001e5b 	.word	0x20001e5b

08007504 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:





void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8007504:	b480      	push	{r7}
 8007506:	b085      	sub	sp, #20
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]


	// DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 800750c:	4b4d      	ldr	r3, [pc, #308]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800750e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007512:	2b14      	cmp	r3, #20
 8007514:	d874      	bhi.n	8007600 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>
    // We're in. Fill the even buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007516:	2300      	movs	r3, #0
 8007518:	60fb      	str	r3, [r7, #12]
 800751a:	e066      	b.n	80075ea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe6>
    	g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 800751c:	4b49      	ldr	r3, [pc, #292]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800751e:	89db      	ldrh	r3, [r3, #14]
 8007520:	4619      	mov	r1, r3
 8007522:	4b48      	ldr	r3, [pc, #288]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007524:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007528:	4613      	mov	r3, r2
 800752a:	005b      	lsls	r3, r3, #1
 800752c:	4413      	add	r3, r2
 800752e:	4a45      	ldr	r2, [pc, #276]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007530:	4413      	add	r3, r2
 8007532:	7d1b      	ldrb	r3, [r3, #20]
 8007534:	461a      	mov	r2, r3
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	fa02 f303 	lsl.w	r3, r2, r3
 800753c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007540:	2b00      	cmp	r3, #0
 8007542:	bfcc      	ite	gt
 8007544:	2301      	movgt	r3, #1
 8007546:	2300      	movle	r3, #0
 8007548:	b2db      	uxtb	r3, r3
 800754a:	fa01 f303 	lsl.w	r3, r1, r3
 800754e:	b2d9      	uxtb	r1, r3
 8007550:	4a3c      	ldr	r2, [pc, #240]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	4413      	add	r3, r2
 8007556:	3353      	adds	r3, #83	@ 0x53
 8007558:	460a      	mov	r2, r1
 800755a:	701a      	strb	r2, [r3, #0]
    	g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 800755c:	4b39      	ldr	r3, [pc, #228]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800755e:	89db      	ldrh	r3, [r3, #14]
 8007560:	4619      	mov	r1, r3
 8007562:	4b38      	ldr	r3, [pc, #224]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007564:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007568:	4613      	mov	r3, r2
 800756a:	005b      	lsls	r3, r3, #1
 800756c:	4413      	add	r3, r2
 800756e:	3301      	adds	r3, #1
 8007570:	4a34      	ldr	r2, [pc, #208]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007572:	4413      	add	r3, r2
 8007574:	7d1b      	ldrb	r3, [r3, #20]
 8007576:	461a      	mov	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007582:	2b00      	cmp	r3, #0
 8007584:	bfcc      	ite	gt
 8007586:	2301      	movgt	r3, #1
 8007588:	2300      	movle	r3, #0
 800758a:	b2db      	uxtb	r3, r3
 800758c:	fa01 f203 	lsl.w	r2, r1, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	3308      	adds	r3, #8
 8007594:	b2d1      	uxtb	r1, r2
 8007596:	4a2b      	ldr	r2, [pc, #172]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007598:	4413      	add	r3, r2
 800759a:	460a      	mov	r2, r1
 800759c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 80075a0:	4b28      	ldr	r3, [pc, #160]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80075a2:	89db      	ldrh	r3, [r3, #14]
 80075a4:	4619      	mov	r1, r3
 80075a6:	4b27      	ldr	r3, [pc, #156]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80075a8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80075ac:	4613      	mov	r3, r2
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	4413      	add	r3, r2
 80075b2:	3302      	adds	r3, #2
 80075b4:	4a23      	ldr	r2, [pc, #140]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80075b6:	4413      	add	r3, r2
 80075b8:	7d1b      	ldrb	r3, [r3, #20]
 80075ba:	461a      	mov	r2, r3
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	fa02 f303 	lsl.w	r3, r2, r3
 80075c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	bfcc      	ite	gt
 80075ca:	2301      	movgt	r3, #1
 80075cc:	2300      	movle	r3, #0
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	fa01 f203 	lsl.w	r2, r1, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	3310      	adds	r3, #16
 80075d8:	b2d1      	uxtb	r1, r2
 80075da:	4a1a      	ldr	r2, [pc, #104]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80075dc:	4413      	add	r3, r2
 80075de:	460a      	mov	r2, r1
 80075e0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3301      	adds	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b07      	cmp	r3, #7
 80075ee:	d995      	bls.n	800751c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 80075f0:	4b14      	ldr	r3, [pc, #80]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80075f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075f6:	3301      	adds	r3, #1
 80075f8:	4a12      	ldr	r2, [pc, #72]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 80075fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p++;
  }

}
 80075fe:	e01a      	b.n	8007636 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007600:	4b10      	ldr	r3, [pc, #64]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007602:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007606:	2b16      	cmp	r3, #22
 8007608:	d815      	bhi.n	8007636 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
 800760a:	2300      	movs	r3, #0
 800760c:	72fb      	strb	r3, [r7, #11]
 800760e:	e008      	b.n	8007622 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11e>
 8007610:	7afb      	ldrb	r3, [r7, #11]
 8007612:	4a0c      	ldr	r2, [pc, #48]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007614:	4413      	add	r3, r2
 8007616:	2200      	movs	r2, #0
 8007618:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800761c:	7afb      	ldrb	r3, [r7, #11]
 800761e:	3301      	adds	r3, #1
 8007620:	72fb      	strb	r3, [r7, #11]
 8007622:	7afb      	ldrb	r3, [r7, #11]
 8007624:	2b17      	cmp	r3, #23
 8007626:	d9f3      	bls.n	8007610 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
    g_led_bus.wr_buf_p++;
 8007628:	4b06      	ldr	r3, [pc, #24]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 800762a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800762e:	3301      	adds	r3, #1
 8007630:	4a04      	ldr	r2, [pc, #16]	@ (8007644 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007632:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007636:	bf00      	nop
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	20001e08 	.word	0x20001e08

08007648 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]

  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007650:	4b53      	ldr	r3, [pc, #332]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007652:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007656:	2b14      	cmp	r3, #20
 8007658:	d875      	bhi.n	8007746 <HAL_TIM_PWM_PulseFinishedCallback+0xfe>
    // We're in. Fill the odd buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 800765a:	2300      	movs	r3, #0
 800765c:	60fb      	str	r3, [r7, #12]
 800765e:	e067      	b.n	8007730 <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    	g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007660:	4b4f      	ldr	r3, [pc, #316]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007662:	89db      	ldrh	r3, [r3, #14]
 8007664:	4619      	mov	r1, r3
 8007666:	4b4e      	ldr	r3, [pc, #312]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007668:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800766c:	4613      	mov	r3, r2
 800766e:	005b      	lsls	r3, r3, #1
 8007670:	4413      	add	r3, r2
 8007672:	4a4b      	ldr	r2, [pc, #300]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007674:	4413      	add	r3, r2
 8007676:	7d1b      	ldrb	r3, [r3, #20]
 8007678:	461a      	mov	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	fa02 f303 	lsl.w	r3, r2, r3
 8007680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007684:	2b00      	cmp	r3, #0
 8007686:	bfcc      	ite	gt
 8007688:	2301      	movgt	r3, #1
 800768a:	2300      	movle	r3, #0
 800768c:	b2db      	uxtb	r3, r3
 800768e:	fa01 f203 	lsl.w	r2, r1, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	3318      	adds	r3, #24
 8007696:	b2d1      	uxtb	r1, r2
 8007698:	4a41      	ldr	r2, [pc, #260]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800769a:	4413      	add	r3, r2
 800769c:	460a      	mov	r2, r1
 800769e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 80076a2:	4b3f      	ldr	r3, [pc, #252]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076a4:	89db      	ldrh	r3, [r3, #14]
 80076a6:	4619      	mov	r1, r3
 80076a8:	4b3d      	ldr	r3, [pc, #244]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076aa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80076ae:	4613      	mov	r3, r2
 80076b0:	005b      	lsls	r3, r3, #1
 80076b2:	4413      	add	r3, r2
 80076b4:	3301      	adds	r3, #1
 80076b6:	4a3a      	ldr	r2, [pc, #232]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076b8:	4413      	add	r3, r2
 80076ba:	7d1b      	ldrb	r3, [r3, #20]
 80076bc:	461a      	mov	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	fa02 f303 	lsl.w	r3, r2, r3
 80076c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	bfcc      	ite	gt
 80076cc:	2301      	movgt	r3, #1
 80076ce:	2300      	movle	r3, #0
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	fa01 f203 	lsl.w	r2, r1, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	3320      	adds	r3, #32
 80076da:	b2d1      	uxtb	r1, r2
 80076dc:	4a30      	ldr	r2, [pc, #192]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076de:	4413      	add	r3, r2
 80076e0:	460a      	mov	r2, r1
 80076e2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 80076e6:	4b2e      	ldr	r3, [pc, #184]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076e8:	89db      	ldrh	r3, [r3, #14]
 80076ea:	4619      	mov	r1, r3
 80076ec:	4b2c      	ldr	r3, [pc, #176]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076ee:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80076f2:	4613      	mov	r3, r2
 80076f4:	005b      	lsls	r3, r3, #1
 80076f6:	4413      	add	r3, r2
 80076f8:	3302      	adds	r3, #2
 80076fa:	4a29      	ldr	r2, [pc, #164]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 80076fc:	4413      	add	r3, r2
 80076fe:	7d1b      	ldrb	r3, [r3, #20]
 8007700:	461a      	mov	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	fa02 f303 	lsl.w	r3, r2, r3
 8007708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800770c:	2b00      	cmp	r3, #0
 800770e:	bfcc      	ite	gt
 8007710:	2301      	movgt	r3, #1
 8007712:	2300      	movle	r3, #0
 8007714:	b2db      	uxtb	r3, r3
 8007716:	fa01 f203 	lsl.w	r2, r1, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	3328      	adds	r3, #40	@ 0x28
 800771e:	b2d1      	uxtb	r1, r2
 8007720:	4a1f      	ldr	r2, [pc, #124]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007722:	4413      	add	r3, r2
 8007724:	460a      	mov	r2, r1
 8007726:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	3301      	adds	r3, #1
 800772e:	60fb      	str	r3, [r7, #12]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2b07      	cmp	r3, #7
 8007734:	d994      	bls.n	8007660 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 8007736:	4b1a      	ldr	r3, [pc, #104]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007738:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800773c:	3301      	adds	r3, #1
 800773e:	4a18      	ldr	r2, [pc, #96]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007740:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // We're done. Lean back and until next time!
	g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);

  }
}
 8007744:	e027      	b.n	8007796 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007746:	4b16      	ldr	r3, [pc, #88]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007748:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800774c:	2b16      	cmp	r3, #22
 800774e:	d816      	bhi.n	800777e <HAL_TIM_PWM_PulseFinishedCallback+0x136>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007750:	2318      	movs	r3, #24
 8007752:	72fb      	strb	r3, [r7, #11]
 8007754:	e008      	b.n	8007768 <HAL_TIM_PWM_PulseFinishedCallback+0x120>
 8007756:	7afb      	ldrb	r3, [r7, #11]
 8007758:	4a11      	ldr	r2, [pc, #68]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800775a:	4413      	add	r3, r2
 800775c:	2200      	movs	r2, #0
 800775e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007762:	7afb      	ldrb	r3, [r7, #11]
 8007764:	3301      	adds	r3, #1
 8007766:	72fb      	strb	r3, [r7, #11]
 8007768:	7afb      	ldrb	r3, [r7, #11]
 800776a:	2b2f      	cmp	r3, #47	@ 0x2f
 800776c:	d9f3      	bls.n	8007756 <HAL_TIM_PWM_PulseFinishedCallback+0x10e>
    ++g_led_bus.wr_buf_p;
 800776e:	4b0c      	ldr	r3, [pc, #48]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007770:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007774:	3301      	adds	r3, #1
 8007776:	4a0a      	ldr	r2, [pc, #40]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007778:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 800777c:	e00b      	b.n	8007796 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
	g_led_bus.wr_buf_p = 0;
 800777e:	4b08      	ldr	r3, [pc, #32]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007780:	2200      	movs	r2, #0
 8007782:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8007786:	4b06      	ldr	r3, [pc, #24]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a05      	ldr	r2, [pc, #20]	@ (80077a0 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800778c:	6892      	ldr	r2, [r2, #8]
 800778e:	4611      	mov	r1, r2
 8007790:	4618      	mov	r0, r3
 8007792:	f006 f86f 	bl	800d874 <HAL_TIM_PWM_Stop_DMA>
}
 8007796:	bf00      	nop
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	20001e08 	.word	0x20001e08

080077a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80077a8:	f001 fc03 	bl	8008fb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80077ac:	f000 f828 	bl	8007800 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80077b0:	f7fe ff38 	bl	8006624 <MX_GPIO_Init>
  MX_DMA_Init();
 80077b4:	f7fe fdec 	bl	8006390 <MX_DMA_Init>
  MX_CRC_Init();
 80077b8:	f7fe fd44 	bl	8006244 <MX_CRC_Init>
  MX_TIM3_Init();
 80077bc:	f000 fe70 	bl	80084a0 <MX_TIM3_Init>
  MX_ADC1_Init();
 80077c0:	f7fd f8b8 	bl	8004934 <MX_ADC1_Init>
  MX_TIM1_Init();
 80077c4:	f000 fdc4 	bl	8008350 <MX_TIM1_Init>
  MX_TIM5_Init();
 80077c8:	f000 ff36 	bl	8008638 <MX_TIM5_Init>
  MX_TIM8_Init();
 80077cc:	f000 ff8a 	bl	80086e4 <MX_TIM8_Init>
  MX_TIM20_Init();
 80077d0:	f001 f85a 	bl	8008888 <MX_TIM20_Init>
  MX_TIM4_Init();
 80077d4:	f000 fee0 	bl	8008598 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80077d8:	f001 fab8 	bl	8008d4c <MX_USART3_UART_Init>
  MX_TIM17_Init();
 80077dc:	f000 ffdc 	bl	8008798 <MX_TIM17_Init>
  MX_TIM2_Init();
 80077e0:	f000 fe10 	bl	8008404 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80077e4:	4805      	ldr	r0, [pc, #20]	@ (80077fc <main+0x58>)
 80077e6:	f005 fad5 	bl	800cd94 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80077ea:	f009 fbbd 	bl	8010f68 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80077ee:	f7fd fa67 	bl	8004cc0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80077f2:	f009 fbdd 	bl	8010fb0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80077f6:	bf00      	nop
 80077f8:	e7fd      	b.n	80077f6 <main+0x52>
 80077fa:	bf00      	nop
 80077fc:	20001f50 	.word	0x20001f50

08007800 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b094      	sub	sp, #80	@ 0x50
 8007804:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007806:	f107 0318 	add.w	r3, r7, #24
 800780a:	2238      	movs	r2, #56	@ 0x38
 800780c:	2100      	movs	r1, #0
 800780e:	4618      	mov	r0, r3
 8007810:	f00d fabd 	bl	8014d8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007814:	1d3b      	adds	r3, r7, #4
 8007816:	2200      	movs	r2, #0
 8007818:	601a      	str	r2, [r3, #0]
 800781a:	605a      	str	r2, [r3, #4]
 800781c:	609a      	str	r2, [r3, #8]
 800781e:	60da      	str	r2, [r3, #12]
 8007820:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007822:	2000      	movs	r0, #0
 8007824:	f004 f9fc 	bl	800bc20 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007828:	2302      	movs	r3, #2
 800782a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800782c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007830:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007832:	2340      	movs	r3, #64	@ 0x40
 8007834:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007836:	2302      	movs	r3, #2
 8007838:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800783a:	2302      	movs	r3, #2
 800783c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800783e:	2304      	movs	r3, #4
 8007840:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8007842:	2355      	movs	r3, #85	@ 0x55
 8007844:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007846:	2302      	movs	r3, #2
 8007848:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800784a:	2302      	movs	r3, #2
 800784c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800784e:	2302      	movs	r3, #2
 8007850:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007852:	f107 0318 	add.w	r3, r7, #24
 8007856:	4618      	mov	r0, r3
 8007858:	f004 fa96 	bl	800bd88 <HAL_RCC_OscConfig>
 800785c:	4603      	mov	r3, r0
 800785e:	2b00      	cmp	r3, #0
 8007860:	d001      	beq.n	8007866 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8007862:	f000 f841 	bl	80078e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007866:	230f      	movs	r3, #15
 8007868:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800786a:	2303      	movs	r3, #3
 800786c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800786e:	2300      	movs	r3, #0
 8007870:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007872:	2300      	movs	r3, #0
 8007874:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007876:	2300      	movs	r3, #0
 8007878:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800787a:	1d3b      	adds	r3, r7, #4
 800787c:	2104      	movs	r1, #4
 800787e:	4618      	mov	r0, r3
 8007880:	f004 fd94 	bl	800c3ac <HAL_RCC_ClockConfig>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800788a:	f000 f82d 	bl	80078e8 <Error_Handler>
  }
}
 800788e:	bf00      	nop
 8007890:	3750      	adds	r7, #80	@ 0x50
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8007896:	b480      	push	{r7}
 8007898:	b085      	sub	sp, #20
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
 800789e:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80078a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a4:	f383 8811 	msr	BASEPRI, r3
 80078a8:	f3bf 8f6f 	isb	sy
 80078ac:	f3bf 8f4f 	dsb	sy
 80078b0:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80078b2:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 80078b4:	bf00      	nop
 80078b6:	e7fd      	b.n	80078b4 <vApplicationStackOverflowHook+0x1e>

080078b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b082      	sub	sp, #8
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a06      	ldr	r2, [pc, #24]	@ (80078e0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d101      	bne.n	80078ce <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80078ca:	f001 fb8b 	bl	8008fe4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 80078ce:	6879      	ldr	r1, [r7, #4]
 80078d0:	4804      	ldr	r0, [pc, #16]	@ (80078e4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80078d2:	f7fe fd41 	bl	8006358 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 80078d6:	bf00      	nop
 80078d8:	3708      	adds	r7, #8
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	40001000 	.word	0x40001000
 80078e4:	20000408 	.word	0x20000408

080078e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80078e8:	b480      	push	{r7}
 80078ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80078ec:	b672      	cpsid	i
}
 80078ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80078f0:	bf00      	nop
 80078f2:	e7fd      	b.n	80078f0 <Error_Handler+0x8>

080078f4 <clip_duty>:
#include "motor.h"
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty){
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	4603      	mov	r3, r0
 80078fc:	71fb      	strb	r3, [r7, #7]
    if (duty > MOTOR_MAX_DUTY){
 80078fe:	79fb      	ldrb	r3, [r7, #7]
 8007900:	2b64      	cmp	r3, #100	@ 0x64
 8007902:	d901      	bls.n	8007908 <clip_duty+0x14>
    	return MOTOR_MAX_DUTY;
 8007904:	2364      	movs	r3, #100	@ 0x64
 8007906:	e000      	b.n	800790a <clip_duty+0x16>
    }

    return duty;
 8007908:	79fb      	ldrb	r3, [r7, #7]
}
 800790a:	4618      	mov	r0, r3
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
	...

08007918 <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 8007918:	b590      	push	{r4, r7, lr}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	460b      	mov	r3, r1
 8007922:	70fb      	strb	r3, [r7, #3]
 8007924:	4613      	mov	r3, r2
 8007926:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 8007928:	78fb      	ldrb	r3, [r7, #3]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d103      	bne.n	8007936 <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	891b      	ldrh	r3, [r3, #8]
 8007932:	81fb      	strh	r3, [r7, #14]
 8007934:	e04d      	b.n	80079d2 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 8007936:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800793a:	2b01      	cmp	r3, #1
 800793c:	d120      	bne.n	8007980 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	891c      	ldrh	r4, [r3, #8]
 8007942:	78fb      	ldrb	r3, [r7, #3]
 8007944:	ee07 3a90 	vmov	s15, r3
 8007948:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	895b      	ldrh	r3, [r3, #10]
 8007950:	ee07 3a90 	vmov	s15, r3
 8007954:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80079dc <compute_pwm+0xc4>
 8007960:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007964:	eeb0 0a47 	vmov.f32	s0, s14
 8007968:	f00f fa14 	bl	8016d94 <roundf>
 800796c:	eef0 7a40 	vmov.f32	s15, s0
 8007970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007974:	ee17 3a90 	vmov	r3, s15
 8007978:	b29b      	uxth	r3, r3
 800797a:	4423      	add	r3, r4
 800797c:	81fb      	strh	r3, [r7, #14]
 800797e:	e028      	b.n	80079d2 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 8007980:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007988:	d120      	bne.n	80079cc <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	891c      	ldrh	r4, [r3, #8]
 800798e:	78fb      	ldrb	r3, [r7, #3]
 8007990:	ee07 3a90 	vmov	s15, r3
 8007994:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	899b      	ldrh	r3, [r3, #12]
 800799c:	ee07 3a90 	vmov	s15, r3
 80079a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80079a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079a8:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 80079dc <compute_pwm+0xc4>
 80079ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80079b0:	eeb0 0a47 	vmov.f32	s0, s14
 80079b4:	f00f f9ee 	bl	8016d94 <roundf>
 80079b8:	eef0 7a40 	vmov.f32	s15, s0
 80079bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079c0:	ee17 3a90 	vmov	r3, s15
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	1ae3      	subs	r3, r4, r3
 80079c8:	81fb      	strh	r3, [r7, #14]
 80079ca:	e002      	b.n	80079d2 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	891b      	ldrh	r3, [r3, #8]
 80079d0:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 80079d2:	89fb      	ldrh	r3, [r7, #14]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd90      	pop	{r4, r7, pc}
 80079dc:	42c80000 	.word	0x42c80000

080079e0 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	460b      	mov	r3, r1
 80079ea:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d105      	bne.n	8007a00 <apply_pwm+0x20>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	887a      	ldrh	r2, [r7, #2]
 80079fc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80079fe:	e02c      	b.n	8007a5a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	2b04      	cmp	r3, #4
 8007a06:	d105      	bne.n	8007a14 <apply_pwm+0x34>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	887b      	ldrh	r3, [r7, #2]
 8007a10:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8007a12:	e022      	b.n	8007a5a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	2b08      	cmp	r3, #8
 8007a1a:	d105      	bne.n	8007a28 <apply_pwm+0x48>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	887b      	ldrh	r3, [r7, #2]
 8007a24:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8007a26:	e018      	b.n	8007a5a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	2b0c      	cmp	r3, #12
 8007a2e:	d105      	bne.n	8007a3c <apply_pwm+0x5c>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	887b      	ldrh	r3, [r7, #2]
 8007a38:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8007a3a:	e00e      	b.n	8007a5a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	2b10      	cmp	r3, #16
 8007a42:	d105      	bne.n	8007a50 <apply_pwm+0x70>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	887b      	ldrh	r3, [r7, #2]
 8007a4c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8007a4e:	e004      	b.n	8007a5a <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	887b      	ldrh	r3, [r7, #2]
 8007a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8007a5a:	bf00      	nop
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib){
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b084      	sub	sp, #16
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	60f8      	str	r0, [r7, #12]
 8007a6e:	60b9      	str	r1, [r7, #8]
 8007a70:	607a      	str	r2, [r7, #4]
 8007a72:	603b      	str	r3, [r7, #0]
	if ((motor == NULL) || (htim == NULL) || (calib == NULL)){
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d005      	beq.n	8007a86 <motor_init+0x20>
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d002      	beq.n	8007a86 <motor_init+0x20>
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d102      	bne.n	8007a8c <motor_init+0x26>
        return MOTOR_ERR;
 8007a86:	f04f 33ff 	mov.w	r3, #4294967295
 8007a8a:	e017      	b.n	8007abc <motor_init+0x56>
    }

    motor->htim   = htim;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	601a      	str	r2, [r3, #0]
    motor->channel = channel;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	605a      	str	r2, [r3, #4]
    motor->calib  = *calib;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	3308      	adds	r3, #8
 8007a9e:	6810      	ldr	r0, [r2, #0]
 8007aa0:	6018      	str	r0, [r3, #0]
 8007aa2:	8892      	ldrh	r2, [r2, #4]
 8007aa4:	809a      	strh	r2, [r3, #4]

    apply_pwm(motor, calib->pwm_stop);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	881b      	ldrh	r3, [r3, #0]
 8007aaa:	4619      	mov	r1, r3
 8007aac:	68f8      	ldr	r0, [r7, #12]
 8007aae:	f7ff ff97 	bl	80079e0 <apply_pwm>
    HAL_TIM_PWM_Start(htim, channel);
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	68b8      	ldr	r0, [r7, #8]
 8007ab6:	f005 fb03 	bl	800d0c0 <HAL_TIM_PWM_Start>

    return MOTOR_OK;
 8007aba:	2300      	movs	r3, #0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <motor_set>:

Motor_Status_t motor_set(Motor_t* motor, uint8_t duty, Motor_Direction_t dir){
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	460b      	mov	r3, r1
 8007ace:	70fb      	strb	r3, [r7, #3]
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	70bb      	strb	r3, [r7, #2]
	if (motor == NULL){
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d102      	bne.n	8007ae0 <motor_set+0x1c>
        return MOTOR_ERR;
 8007ada:	f04f 33ff 	mov.w	r3, #4294967295
 8007ade:	e012      	b.n	8007b06 <motor_set+0x42>
    }

    duty = clip_duty(duty);
 8007ae0:	78fb      	ldrb	r3, [r7, #3]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7ff ff06 	bl	80078f4 <clip_duty>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	70fb      	strb	r3, [r7, #3]
    apply_pwm(motor, compute_pwm(motor, duty, dir));
 8007aec:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8007af0:	78fb      	ldrb	r3, [r7, #3]
 8007af2:	4619      	mov	r1, r3
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f7ff ff0f 	bl	8007918 <compute_pwm>
 8007afa:	4603      	mov	r3, r0
 8007afc:	4619      	mov	r1, r3
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f7ff ff6e 	bl	80079e0 <apply_pwm>

    return MOTOR_OK;
 8007b04:	2300      	movs	r3, #0
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3708      	adds	r7, #8
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}

08007b0e <PID_Law_init>:
#include "pid_law.h"
#include <stddef.h>

pid_law_status PID_Law_init(PID_Law_t* pid, float a1, float b0, float b1){
 8007b0e:	b480      	push	{r7}
 8007b10:	b085      	sub	sp, #20
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	60f8      	str	r0, [r7, #12]
 8007b16:	ed87 0a02 	vstr	s0, [r7, #8]
 8007b1a:	edc7 0a01 	vstr	s1, [r7, #4]
 8007b1e:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL){
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d102      	bne.n	8007b2e <PID_Law_init+0x20>
    	return PID_LAW_ERR;
 8007b28:	f04f 33ff 	mov.w	r3, #4294967295
 8007b2c:	e011      	b.n	8007b52 <PID_Law_init+0x44>
    }

    pid->a1 = a1;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	68ba      	ldr	r2, [r7, #8]
 8007b32:	601a      	str	r2, [r3, #0]
    pid->b0 = b0;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	605a      	str	r2, [r3, #4]
    pid->b1 = b1;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	609a      	str	r2, [r3, #8]

    pid->u_prev = 0.0f;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	60da      	str	r2, [r3, #12]
    pid->e_prev = 0.0f;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f04f 0200 	mov.w	r2, #0
 8007b4e:	611a      	str	r2, [r3, #16]

    return PID_LAW_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
	...

08007b60 <PID_Law_compute>:

pid_law_status PID_Law_compute(PID_Law_t* pid, float setpoint, float feedback, float* u_out){
 8007b60:	b480      	push	{r7}
 8007b62:	b087      	sub	sp, #28
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	ed87 0a02 	vstr	s0, [r7, #8]
 8007b6c:	edc7 0a01 	vstr	s1, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
    if (pid == NULL || u_out == NULL){
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d002      	beq.n	8007b7e <PID_Law_compute+0x1e>
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d102      	bne.n	8007b84 <PID_Law_compute+0x24>
    	return PID_LAW_ERR;
 8007b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b82:	e045      	b.n	8007c10 <PID_Law_compute+0xb0>
    }

    float e = setpoint - feedback;
 8007b84:	ed97 7a02 	vldr	s14, [r7, #8]
 8007b88:	edd7 7a01 	vldr	s15, [r7, #4]
 8007b8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007b90:	edc7 7a04 	vstr	s15, [r7, #16]

    float u = pid->a1 * pid->u_prev
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	ed93 7a00 	vldr	s14, [r3]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	edd3 7a03 	vldr	s15, [r3, #12]
 8007ba0:	ee27 7a27 	vmul.f32	s14, s14, s15
            + pid->b0 * e
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	edd3 6a01 	vldr	s13, [r3, #4]
 8007baa:	edd7 7a04 	vldr	s15, [r7, #16]
 8007bae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007bb2:	ee37 7a27 	vadd.f32	s14, s14, s15
            + pid->b1 * pid->e_prev;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	edd3 6a02 	vldr	s13, [r3, #8]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	edd3 7a04 	vldr	s15, [r3, #16]
 8007bc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float u = pid->a1 * pid->u_prev
 8007bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007bca:	edc7 7a05 	vstr	s15, [r7, #20]

    if (u > U_MAX){
 8007bce:	edd7 7a05 	vldr	s15, [r7, #20]
 8007bd2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8007bd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bde:	dd02      	ble.n	8007be6 <PID_Law_compute+0x86>
    	u = U_MAX;
 8007be0:	4b0e      	ldr	r3, [pc, #56]	@ (8007c1c <PID_Law_compute+0xbc>)
 8007be2:	617b      	str	r3, [r7, #20]
 8007be4:	e00a      	b.n	8007bfc <PID_Law_compute+0x9c>
    }
    else if (u < U_MIN){
 8007be6:	edd7 7a05 	vldr	s15, [r7, #20]
 8007bea:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8007bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bf6:	d501      	bpl.n	8007bfc <PID_Law_compute+0x9c>
    	u = U_MIN;
 8007bf8:	4b09      	ldr	r3, [pc, #36]	@ (8007c20 <PID_Law_compute+0xc0>)
 8007bfa:	617b      	str	r3, [r7, #20]
    }

    pid->u_prev = u;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	60da      	str	r2, [r3, #12]
    pid->e_prev = e;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	693a      	ldr	r2, [r7, #16]
 8007c06:	611a      	str	r2, [r3, #16]

    *u_out = u;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	601a      	str	r2, [r3, #0]

    return PID_LAW_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	41400000 	.word	0x41400000
 8007c20:	c1400000 	.word	0xc1400000

08007c24 <ramp>:
#include "ramp.h"

float ramp(float current, float target, float step)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	ed87 0a03 	vstr	s0, [r7, #12]
 8007c2e:	edc7 0a02 	vstr	s1, [r7, #8]
 8007c32:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step) {
 8007c36:	ed97 7a02 	vldr	s14, [r7, #8]
 8007c3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c42:	ed97 7a03 	vldr	s14, [r7, #12]
 8007c46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c4e:	d506      	bpl.n	8007c5e <ramp+0x3a>
        return current + step;
 8007c50:	ed97 7a03 	vldr	s14, [r7, #12]
 8007c54:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007c5c:	e015      	b.n	8007c8a <ramp+0x66>
    }
    else if (current > target + step) {
 8007c5e:	ed97 7a02 	vldr	s14, [r7, #8]
 8007c62:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007c6a:	ed97 7a03 	vldr	s14, [r7, #12]
 8007c6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c76:	dd06      	ble.n	8007c86 <ramp+0x62>
        return current - step;
 8007c78:	ed97 7a03 	vldr	s14, [r7, #12]
 8007c7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8007c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c84:	e001      	b.n	8007c8a <ramp+0x66>
    }
    else {
        return target;
 8007c86:	edd7 7a02 	vldr	s15, [r7, #8]
    }
}
 8007c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8007c8e:	3714      	adds	r7, #20
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007c9e:	4b12      	ldr	r3, [pc, #72]	@ (8007ce8 <HAL_MspInit+0x50>)
 8007ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ca2:	4a11      	ldr	r2, [pc, #68]	@ (8007ce8 <HAL_MspInit+0x50>)
 8007ca4:	f043 0301 	orr.w	r3, r3, #1
 8007ca8:	6613      	str	r3, [r2, #96]	@ 0x60
 8007caa:	4b0f      	ldr	r3, [pc, #60]	@ (8007ce8 <HAL_MspInit+0x50>)
 8007cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	607b      	str	r3, [r7, #4]
 8007cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ce8 <HAL_MspInit+0x50>)
 8007cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cba:	4a0b      	ldr	r2, [pc, #44]	@ (8007ce8 <HAL_MspInit+0x50>)
 8007cbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cc2:	4b09      	ldr	r3, [pc, #36]	@ (8007ce8 <HAL_MspInit+0x50>)
 8007cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cca:	603b      	str	r3, [r7, #0]
 8007ccc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007cce:	2200      	movs	r2, #0
 8007cd0:	210f      	movs	r1, #15
 8007cd2:	f06f 0001 	mvn.w	r0, #1
 8007cd6:	f003 f86b 	bl	800adb0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8007cda:	f004 f845 	bl	800bd68 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007cde:	bf00      	nop
 8007ce0:	3708      	adds	r7, #8
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	40021000 	.word	0x40021000

08007cec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b08c      	sub	sp, #48	@ 0x30
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007cfc:	4b2c      	ldr	r3, [pc, #176]	@ (8007db0 <HAL_InitTick+0xc4>)
 8007cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d00:	4a2b      	ldr	r2, [pc, #172]	@ (8007db0 <HAL_InitTick+0xc4>)
 8007d02:	f043 0310 	orr.w	r3, r3, #16
 8007d06:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d08:	4b29      	ldr	r3, [pc, #164]	@ (8007db0 <HAL_InitTick+0xc4>)
 8007d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d0c:	f003 0310 	and.w	r3, r3, #16
 8007d10:	60bb      	str	r3, [r7, #8]
 8007d12:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007d14:	f107 020c 	add.w	r2, r7, #12
 8007d18:	f107 0310 	add.w	r3, r7, #16
 8007d1c:	4611      	mov	r1, r2
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f004 fd1a 	bl	800c758 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8007d24:	f004 fcec 	bl	800c700 <HAL_RCC_GetPCLK1Freq>
 8007d28:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2c:	4a21      	ldr	r2, [pc, #132]	@ (8007db4 <HAL_InitTick+0xc8>)
 8007d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d32:	0c9b      	lsrs	r3, r3, #18
 8007d34:	3b01      	subs	r3, #1
 8007d36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007d38:	4b1f      	ldr	r3, [pc, #124]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d3a:	4a20      	ldr	r2, [pc, #128]	@ (8007dbc <HAL_InitTick+0xd0>)
 8007d3c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8007d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8007d44:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007d46:	4a1c      	ldr	r2, [pc, #112]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d4e:	2200      	movs	r2, #0
 8007d50:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d52:	4b19      	ldr	r3, [pc, #100]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d54:	2200      	movs	r2, #0
 8007d56:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8007d58:	4817      	ldr	r0, [pc, #92]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d5a:	f004 ffc3 	bl	800cce4 <HAL_TIM_Base_Init>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8007d64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d11b      	bne.n	8007da4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007d6c:	4812      	ldr	r0, [pc, #72]	@ (8007db8 <HAL_InitTick+0xcc>)
 8007d6e:	f005 f8a9 	bl	800cec4 <HAL_TIM_Base_Start_IT>
 8007d72:	4603      	mov	r3, r0
 8007d74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8007d78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d111      	bne.n	8007da4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007d80:	2036      	movs	r0, #54	@ 0x36
 8007d82:	f003 f82f 	bl	800ade4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2b0f      	cmp	r3, #15
 8007d8a:	d808      	bhi.n	8007d9e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	6879      	ldr	r1, [r7, #4]
 8007d90:	2036      	movs	r0, #54	@ 0x36
 8007d92:	f003 f80d 	bl	800adb0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007d96:	4a0a      	ldr	r2, [pc, #40]	@ (8007dc0 <HAL_InitTick+0xd4>)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6013      	str	r3, [r2, #0]
 8007d9c:	e002      	b.n	8007da4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8007da4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3730      	adds	r7, #48	@ 0x30
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	40021000 	.word	0x40021000
 8007db4:	431bde83 	.word	0x431bde83
 8007db8:	20001eac 	.word	0x20001eac
 8007dbc:	40001000 	.word	0x40001000
 8007dc0:	20000058 	.word	0x20000058

08007dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007dc8:	bf00      	nop
 8007dca:	e7fd      	b.n	8007dc8 <NMI_Handler+0x4>

08007dcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007dd0:	bf00      	nop
 8007dd2:	e7fd      	b.n	8007dd0 <HardFault_Handler+0x4>

08007dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007dd8:	bf00      	nop
 8007dda:	e7fd      	b.n	8007dd8 <MemManage_Handler+0x4>

08007ddc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007de0:	bf00      	nop
 8007de2:	e7fd      	b.n	8007de0 <BusFault_Handler+0x4>

08007de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007de4:	b480      	push	{r7}
 8007de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007de8:	bf00      	nop
 8007dea:	e7fd      	b.n	8007de8 <UsageFault_Handler+0x4>

08007dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007dec:	b480      	push	{r7}
 8007dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007df0:	bf00      	nop
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr
	...

08007dfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8007e00:	4802      	ldr	r0, [pc, #8]	@ (8007e0c <DMA1_Channel1_IRQHandler+0x10>)
 8007e02:	f003 fbe8 	bl	800b5d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007e06:	bf00      	nop
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20002258 	.word	0x20002258

08007e10 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8007e14:	4802      	ldr	r0, [pc, #8]	@ (8007e20 <DMA1_Channel2_IRQHandler+0x10>)
 8007e16:	f003 fbde 	bl	800b5d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8007e1a:	bf00      	nop
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	200022b8 	.word	0x200022b8

08007e24 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8007e28:	4802      	ldr	r0, [pc, #8]	@ (8007e34 <DMA1_Channel3_IRQHandler+0x10>)
 8007e2a:	f003 fbd4 	bl	800b5d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007e2e:	bf00      	nop
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	20002164 	.word	0x20002164

08007e38 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007e3c:	4802      	ldr	r0, [pc, #8]	@ (8007e48 <TIM4_IRQHandler+0x10>)
 8007e3e:	f005 ff4b 	bl	800dcd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007e42:	bf00      	nop
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	20001fe8 	.word	0x20001fe8

08007e4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007e50:	4802      	ldr	r0, [pc, #8]	@ (8007e5c <USART3_IRQHandler+0x10>)
 8007e52:	f007 fb7f 	bl	800f554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007e56:	bf00      	nop
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	200021c4 	.word	0x200021c4

08007e60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 8007e64:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007e68:	f003 fec2 	bl	800bbf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007e6c:	bf00      	nop
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007e74:	4802      	ldr	r0, [pc, #8]	@ (8007e80 <TIM6_DAC_IRQHandler+0x10>)
 8007e76:	f005 ff2f 	bl	800dcd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007e7a:	bf00      	nop
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	20001eac 	.word	0x20001eac

08007e84 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a08      	ldr	r2, [pc, #32]	@ (8007eb4 <HAL_UART_TxCpltCallback+0x30>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d10a      	bne.n	8007eac <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8007e96:	4808      	ldr	r0, [pc, #32]	@ (8007eb8 <HAL_UART_TxCpltCallback+0x34>)
 8007e98:	f007 fac6 	bl	800f428 <HAL_UART_DMAStop>
    	transmitted++;
 8007e9c:	4b07      	ldr	r3, [pc, #28]	@ (8007ebc <HAL_UART_TxCpltCallback+0x38>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	4a06      	ldr	r2, [pc, #24]	@ (8007ebc <HAL_UART_TxCpltCallback+0x38>)
 8007ea4:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8007ea6:	4b06      	ldr	r3, [pc, #24]	@ (8007ec0 <HAL_UART_TxCpltCallback+0x3c>)
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	701a      	strb	r2, [r3, #0]
    }
}
 8007eac:	bf00      	nop
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	40004800 	.word	0x40004800
 8007eb8:	200021c4 	.word	0x200021c4
 8007ebc:	20001efc 	.word	0x20001efc
 8007ec0:	20001d78 	.word	0x20001d78

08007ec4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8007efc <HAL_UART_RxCpltCallback+0x38>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d10d      	bne.n	8007ef2 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 8007ed6:	480a      	ldr	r0, [pc, #40]	@ (8007f00 <HAL_UART_RxCpltCallback+0x3c>)
 8007ed8:	f007 faa6 	bl	800f428 <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 8007edc:	4808      	ldr	r0, [pc, #32]	@ (8007f00 <HAL_UART_RxCpltCallback+0x3c>)
 8007ede:	f007 fea5 	bl	800fc2c <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 8007ee2:	4b08      	ldr	r3, [pc, #32]	@ (8007f04 <HAL_UART_RxCpltCallback+0x40>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	4a06      	ldr	r2, [pc, #24]	@ (8007f04 <HAL_UART_RxCpltCallback+0x40>)
 8007eea:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 8007eec:	4b06      	ldr	r3, [pc, #24]	@ (8007f08 <HAL_UART_RxCpltCallback+0x44>)
 8007eee:	2201      	movs	r2, #1
 8007ef0:	701a      	strb	r2, [r3, #0]
    }
}
 8007ef2:	bf00      	nop
 8007ef4:	3708      	adds	r7, #8
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}
 8007efa:	bf00      	nop
 8007efc:	40004800 	.word	0x40004800
 8007f00:	200021c4 	.word	0x200021c4
 8007f04:	20001ef8 	.word	0x20001ef8
 8007f08:	20001d79 	.word	0x20001d79

08007f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	af00      	add	r7, sp, #0
  return 1;
 8007f10:	2301      	movs	r3, #1
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <_kill>:

int _kill(int pid, int sig)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007f26:	f00c ffe3 	bl	8014ef0 <__errno>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2216      	movs	r2, #22
 8007f2e:	601a      	str	r2, [r3, #0]
  return -1;
 8007f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3708      	adds	r7, #8
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <_exit>:

void _exit (int status)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007f44:	f04f 31ff 	mov.w	r1, #4294967295
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f7ff ffe7 	bl	8007f1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8007f4e:	bf00      	nop
 8007f50:	e7fd      	b.n	8007f4e <_exit+0x12>

08007f52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007f52:	b580      	push	{r7, lr}
 8007f54:	b086      	sub	sp, #24
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	60f8      	str	r0, [r7, #12]
 8007f5a:	60b9      	str	r1, [r7, #8]
 8007f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f5e:	2300      	movs	r3, #0
 8007f60:	617b      	str	r3, [r7, #20]
 8007f62:	e00a      	b.n	8007f7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007f64:	f3af 8000 	nop.w
 8007f68:	4601      	mov	r1, r0
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	1c5a      	adds	r2, r3, #1
 8007f6e:	60ba      	str	r2, [r7, #8]
 8007f70:	b2ca      	uxtb	r2, r1
 8007f72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	3301      	adds	r3, #1
 8007f78:	617b      	str	r3, [r7, #20]
 8007f7a:	697a      	ldr	r2, [r7, #20]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	dbf0      	blt.n	8007f64 <_read+0x12>
  }

  return len;
 8007f82:	687b      	ldr	r3, [r7, #4]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3718      	adds	r7, #24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b086      	sub	sp, #24
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007f98:	2300      	movs	r3, #0
 8007f9a:	617b      	str	r3, [r7, #20]
 8007f9c:	e009      	b.n	8007fb2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	60ba      	str	r2, [r7, #8]
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	3301      	adds	r3, #1
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	dbf1      	blt.n	8007f9e <_write+0x12>
  }
  return len;
 8007fba:	687b      	ldr	r3, [r7, #4]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3718      	adds	r7, #24
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <_close>:

int _close(int file)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007fcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007fec:	605a      	str	r2, [r3, #4]
  return 0;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <_isatty>:

int _isatty(int file)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b083      	sub	sp, #12
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008004:	2301      	movs	r3, #1
}
 8008006:	4618      	mov	r0, r3
 8008008:	370c      	adds	r7, #12
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr

08008012 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008012:	b480      	push	{r7}
 8008014:	b085      	sub	sp, #20
 8008016:	af00      	add	r7, sp, #0
 8008018:	60f8      	str	r0, [r7, #12]
 800801a:	60b9      	str	r1, [r7, #8]
 800801c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b086      	sub	sp, #24
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008034:	4a14      	ldr	r2, [pc, #80]	@ (8008088 <_sbrk+0x5c>)
 8008036:	4b15      	ldr	r3, [pc, #84]	@ (800808c <_sbrk+0x60>)
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008040:	4b13      	ldr	r3, [pc, #76]	@ (8008090 <_sbrk+0x64>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d102      	bne.n	800804e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008048:	4b11      	ldr	r3, [pc, #68]	@ (8008090 <_sbrk+0x64>)
 800804a:	4a12      	ldr	r2, [pc, #72]	@ (8008094 <_sbrk+0x68>)
 800804c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800804e:	4b10      	ldr	r3, [pc, #64]	@ (8008090 <_sbrk+0x64>)
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4413      	add	r3, r2
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	429a      	cmp	r2, r3
 800805a:	d207      	bcs.n	800806c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800805c:	f00c ff48 	bl	8014ef0 <__errno>
 8008060:	4603      	mov	r3, r0
 8008062:	220c      	movs	r2, #12
 8008064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008066:	f04f 33ff 	mov.w	r3, #4294967295
 800806a:	e009      	b.n	8008080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800806c:	4b08      	ldr	r3, [pc, #32]	@ (8008090 <_sbrk+0x64>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008072:	4b07      	ldr	r3, [pc, #28]	@ (8008090 <_sbrk+0x64>)
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4413      	add	r3, r2
 800807a:	4a05      	ldr	r2, [pc, #20]	@ (8008090 <_sbrk+0x64>)
 800807c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800807e:	68fb      	ldr	r3, [r7, #12]
}
 8008080:	4618      	mov	r0, r3
 8008082:	3718      	adds	r7, #24
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	20020000 	.word	0x20020000
 800808c:	00000400 	.word	0x00000400
 8008090:	20001f00 	.word	0x20001f00
 8008094:	20006e50 	.word	0x20006e50

08008098 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008098:	b480      	push	{r7}
 800809a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800809c:	4b06      	ldr	r3, [pc, #24]	@ (80080b8 <SystemInit+0x20>)
 800809e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080a2:	4a05      	ldr	r2, [pc, #20]	@ (80080b8 <SystemInit+0x20>)
 80080a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80080a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80080ac:	bf00      	nop
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	e000ed00 	.word	0xe000ed00

080080bc <temp_cfg_channel_>:
#include "temp.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Temp_Status_t temp_cfg_channel_(temp_t *t)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
	//t == NULL ecc anche dopo
    if(t == NULL || t->hadc == NULL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <temp_cfg_channel_+0x16>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d102      	bne.n	80080d8 <temp_cfg_channel_+0x1c>
		return TEMP_ERR;
 80080d2:	f04f 33ff 	mov.w	r3, #4294967295
 80080d6:	e00e      	b.n	80080f6 <temp_cfg_channel_+0x3a>

    return (HAL_ADC_ConfigChannel(t->hadc, &t->channel_cfg) == HAL_OK) ? TEMP_OK : TEMP_ERR;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	3304      	adds	r3, #4
 80080e0:	4619      	mov	r1, r3
 80080e2:	4610      	mov	r0, r2
 80080e4:	f001 fdfe 	bl	8009ce4 <HAL_ADC_ConfigChannel>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d101      	bne.n	80080f2 <temp_cfg_channel_+0x36>
 80080ee:	2300      	movs	r3, #0
 80080f0:	e001      	b.n	80080f6 <temp_cfg_channel_+0x3a>
 80080f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <temp_read_once_>:

static Temp_Status_t temp_read_once_(temp_t *t, uint32_t *raw)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b082      	sub	sp, #8
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
 8008106:	6039      	str	r1, [r7, #0]
    if (t == NULL || raw == NULL) return TEMP_ERR;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <temp_read_once_+0x16>
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d102      	bne.n	800811a <temp_read_once_+0x1c>
 8008114:	f04f 33ff 	mov.w	r3, #4294967295
 8008118:	e02b      	b.n	8008172 <temp_read_once_+0x74>

    if (HAL_ADC_Start(t->hadc) != HAL_OK)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4618      	mov	r0, r3
 8008120:	f001 fbb4 	bl	800988c <HAL_ADC_Start>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d002      	beq.n	8008130 <temp_read_once_+0x32>
        return TEMP_ERR;
 800812a:	f04f 33ff 	mov.w	r3, #4294967295
 800812e:	e020      	b.n	8008172 <temp_read_once_+0x74>

    if (HAL_ADC_PollForConversion(t->hadc, t->timeout_ms) != HAL_OK) {
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008138:	4619      	mov	r1, r3
 800813a:	4610      	mov	r0, r2
 800813c:	f001 fcbe 	bl	8009abc <HAL_ADC_PollForConversion>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d007      	beq.n	8008156 <temp_read_once_+0x58>
        HAL_ADC_Stop(t->hadc);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4618      	mov	r0, r3
 800814c:	f001 fc82 	bl	8009a54 <HAL_ADC_Stop>
        return TEMP_ERR;
 8008150:	f04f 33ff 	mov.w	r3, #4294967295
 8008154:	e00d      	b.n	8008172 <temp_read_once_+0x74>
    }

    *raw = HAL_ADC_GetValue(t->hadc);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4618      	mov	r0, r3
 800815c:	f001 fdb4 	bl	8009cc8 <HAL_ADC_GetValue>
 8008160:	4602      	mov	r2, r0
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(t->hadc);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4618      	mov	r0, r3
 800816c:	f001 fc72 	bl	8009a54 <HAL_ADC_Stop>

    return TEMP_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <temp_raw_to_celsius_>:

static float temp_raw_to_celsius_(uint32_t raw)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
    float v_sense =((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	ee07 3a90 	vmov	s15, r3
 800818a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800818e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80081cc <temp_raw_to_celsius_+0x50>
 8008192:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008196:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80081d0 <temp_raw_to_celsius_+0x54>
 800819a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800819e:	edc7 7a03 	vstr	s15, [r7, #12]

    return ((v_sense - TEMP_V25_MV) / TEMP_SLOPE_MV_PER_C) + 25.0f;
 80081a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80081a6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80081d4 <temp_raw_to_celsius_+0x58>
 80081aa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80081ae:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 80081b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80081b6:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80081ba:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80081be:	eeb0 0a67 	vmov.f32	s0, s15
 80081c2:	3714      	adds	r7, #20
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr
 80081cc:	454e4000 	.word	0x454e4000
 80081d0:	457ff000 	.word	0x457ff000
 80081d4:	443e0000 	.word	0x443e0000

080081d8 <temp_read_raw_internal_>:

static Temp_Status_t temp_read_raw_internal_(temp_t *t, uint8_t samples, uint32_t *raw)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b088      	sub	sp, #32
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	460b      	mov	r3, r1
 80081e2:	607a      	str	r2, [r7, #4]
 80081e4:	72fb      	strb	r3, [r7, #11]
    if (t == NULL || raw == NULL || samples == 0) return TEMP_ERR;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d005      	beq.n	80081f8 <temp_read_raw_internal_+0x20>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <temp_read_raw_internal_+0x20>
 80081f2:	7afb      	ldrb	r3, [r7, #11]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d102      	bne.n	80081fe <temp_read_raw_internal_+0x26>
 80081f8:	f04f 33ff 	mov.w	r3, #4294967295
 80081fc:	e02f      	b.n	800825e <temp_read_raw_internal_+0x86>

    if (temp_cfg_channel_(t) != TEMP_OK)
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f7ff ff5c 	bl	80080bc <temp_cfg_channel_>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d002      	beq.n	8008210 <temp_read_raw_internal_+0x38>
        return TEMP_ERR;
 800820a:	f04f 33ff 	mov.w	r3, #4294967295
 800820e:	e026      	b.n	800825e <temp_read_raw_internal_+0x86>

    uint32_t acc = 0U;
 8008210:	2300      	movs	r3, #0
 8008212:	61fb      	str	r3, [r7, #28]
    uint32_t sample;

    for (uint8_t i = 0; i < samples; i++) {
 8008214:	2300      	movs	r3, #0
 8008216:	76fb      	strb	r3, [r7, #27]
 8008218:	e012      	b.n	8008240 <temp_read_raw_internal_+0x68>
        if (temp_read_once_(t, &sample) != TEMP_OK)
 800821a:	f107 0314 	add.w	r3, r7, #20
 800821e:	4619      	mov	r1, r3
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f7ff ff6c 	bl	80080fe <temp_read_once_>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d002      	beq.n	8008232 <temp_read_raw_internal_+0x5a>
            return TEMP_ERR;
 800822c:	f04f 33ff 	mov.w	r3, #4294967295
 8008230:	e015      	b.n	800825e <temp_read_raw_internal_+0x86>
        acc += sample;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	69fa      	ldr	r2, [r7, #28]
 8008236:	4413      	add	r3, r2
 8008238:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 800823a:	7efb      	ldrb	r3, [r7, #27]
 800823c:	3301      	adds	r3, #1
 800823e:	76fb      	strb	r3, [r7, #27]
 8008240:	7efa      	ldrb	r2, [r7, #27]
 8008242:	7afb      	ldrb	r3, [r7, #11]
 8008244:	429a      	cmp	r2, r3
 8008246:	d3e8      	bcc.n	800821a <temp_read_raw_internal_+0x42>
    }

    *raw = acc / samples;
 8008248:	7afb      	ldrb	r3, [r7, #11]
 800824a:	69fa      	ldr	r2, [r7, #28]
 800824c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	601a      	str	r2, [r3, #0]
    t->raw_last = *raw;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	629a      	str	r2, [r3, #40]	@ 0x28

    return TEMP_OK;
 800825c:	2300      	movs	r3, #0
}
 800825e:	4618      	mov	r0, r3
 8008260:	3720      	adds	r7, #32
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <temp_init>:

/* ================== PUBLIC API ================== */

Temp_Status_t temp_init(temp_t *t, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef* channel_cfg, uint32_t timeout_ms)
{
 8008266:	b5b0      	push	{r4, r5, r7, lr}
 8008268:	b084      	sub	sp, #16
 800826a:	af00      	add	r7, sp, #0
 800826c:	60f8      	str	r0, [r7, #12]
 800826e:	60b9      	str	r1, [r7, #8]
 8008270:	607a      	str	r2, [r7, #4]
 8008272:	603b      	str	r3, [r7, #0]
    if (t == NULL || hadc == NULL) return TEMP_ERR;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d002      	beq.n	8008280 <temp_init+0x1a>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d102      	bne.n	8008286 <temp_init+0x20>
 8008280:	f04f 33ff 	mov.w	r3, #4294967295
 8008284:	e025      	b.n	80082d2 <temp_init+0x6c>

    t->hadc          = hadc;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	68ba      	ldr	r2, [r7, #8]
 800828a:	601a      	str	r2, [r3, #0]
    t->channel_cfg   = *channel_cfg;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	1d1c      	adds	r4, r3, #4
 8008292:	4615      	mov	r5, r2
 8008294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008298:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800829c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    t->timeout_ms    = timeout_ms;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	683a      	ldr	r2, [r7, #0]
 80082a4:	625a      	str	r2, [r3, #36]	@ 0x24

    t->raw_last      = 0U;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2200      	movs	r2, #0
 80082aa:	629a      	str	r2, [r3, #40]	@ 0x28
    t->temp_c_last   = 0.0f;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f04f 0200 	mov.w	r2, #0
 80082b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* calibrazione ADC (una tantum) */
    if (HAL_ADCEx_Calibration_Start(t->hadc, t->channel_cfg.SingleDiff) != HAL_OK)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	691b      	ldr	r3, [r3, #16]
 80082bc:	4619      	mov	r1, r3
 80082be:	4610      	mov	r0, r2
 80082c0:	f002 fb54 	bl	800a96c <HAL_ADCEx_Calibration_Start>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d002      	beq.n	80082d0 <temp_init+0x6a>
        return TEMP_ERR;
 80082ca:	f04f 33ff 	mov.w	r3, #4294967295
 80082ce:	e000      	b.n	80082d2 <temp_init+0x6c>

    return TEMP_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bdb0      	pop	{r4, r5, r7, pc}

080082da <temp_read_raw_once>:

Temp_Status_t temp_read_raw_once(temp_t *t, uint32_t *raw)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b082      	sub	sp, #8
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	6039      	str	r1, [r7, #0]
    return temp_read_raw_internal_(t, 1, raw);
 80082e4:	683a      	ldr	r2, [r7, #0]
 80082e6:	2101      	movs	r1, #1
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f7ff ff75 	bl	80081d8 <temp_read_raw_internal_>
 80082ee:	4603      	mov	r3, r0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <temp_get_celsius_once>:
{
    return temp_read_raw_internal_(t, samples, raw);
}

Temp_Status_t temp_get_celsius_once(temp_t *t, float *temp_c)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
    if (t == NULL || temp_c == NULL) return TEMP_ERR;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <temp_get_celsius_once+0x16>
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d102      	bne.n	8008314 <temp_get_celsius_once+0x1c>
 800830e:	f04f 33ff 	mov.w	r3, #4294967295
 8008312:	e019      	b.n	8008348 <temp_get_celsius_once+0x50>

    uint32_t raw;

    if (temp_read_raw_once(t, &raw) != TEMP_OK)
 8008314:	f107 030c 	add.w	r3, r7, #12
 8008318:	4619      	mov	r1, r3
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7ff ffdd 	bl	80082da <temp_read_raw_once>
 8008320:	4603      	mov	r3, r0
 8008322:	2b00      	cmp	r3, #0
 8008324:	d002      	beq.n	800832c <temp_get_celsius_once+0x34>
        return TEMP_ERR;
 8008326:	f04f 33ff 	mov.w	r3, #4294967295
 800832a:	e00d      	b.n	8008348 <temp_get_celsius_once+0x50>

    t->temp_c_last = temp_raw_to_celsius_(raw);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	4618      	mov	r0, r3
 8008330:	f7ff ff24 	bl	800817c <temp_raw_to_celsius_>
 8008334:	eef0 7a40 	vmov.f32	s15, s0
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    *temp_c = t->temp_c_last;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	601a      	str	r2, [r3, #0]

    return TEMP_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3710      	adds	r7, #16
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b08c      	sub	sp, #48	@ 0x30
 8008354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008356:	f107 030c 	add.w	r3, r7, #12
 800835a:	2224      	movs	r2, #36	@ 0x24
 800835c:	2100      	movs	r1, #0
 800835e:	4618      	mov	r0, r3
 8008360:	f00c fd15 	bl	8014d8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008364:	463b      	mov	r3, r7
 8008366:	2200      	movs	r2, #0
 8008368:	601a      	str	r2, [r3, #0]
 800836a:	605a      	str	r2, [r3, #4]
 800836c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800836e:	4b23      	ldr	r3, [pc, #140]	@ (80083fc <MX_TIM1_Init+0xac>)
 8008370:	4a23      	ldr	r2, [pc, #140]	@ (8008400 <MX_TIM1_Init+0xb0>)
 8008372:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8008374:	4b21      	ldr	r3, [pc, #132]	@ (80083fc <MX_TIM1_Init+0xac>)
 8008376:	2200      	movs	r2, #0
 8008378:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800837a:	4b20      	ldr	r3, [pc, #128]	@ (80083fc <MX_TIM1_Init+0xac>)
 800837c:	2200      	movs	r2, #0
 800837e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8008380:	4b1e      	ldr	r3, [pc, #120]	@ (80083fc <MX_TIM1_Init+0xac>)
 8008382:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008386:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008388:	4b1c      	ldr	r3, [pc, #112]	@ (80083fc <MX_TIM1_Init+0xac>)
 800838a:	2200      	movs	r2, #0
 800838c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800838e:	4b1b      	ldr	r3, [pc, #108]	@ (80083fc <MX_TIM1_Init+0xac>)
 8008390:	2200      	movs	r2, #0
 8008392:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008394:	4b19      	ldr	r3, [pc, #100]	@ (80083fc <MX_TIM1_Init+0xac>)
 8008396:	2200      	movs	r2, #0
 8008398:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800839a:	2303      	movs	r3, #3
 800839c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800839e:	2300      	movs	r3, #0
 80083a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80083a2:	2301      	movs	r3, #1
 80083a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80083a6:	2300      	movs	r3, #0
 80083a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80083aa:	2305      	movs	r3, #5
 80083ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80083ae:	2300      	movs	r3, #0
 80083b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80083b2:	2301      	movs	r3, #1
 80083b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80083b6:	2300      	movs	r3, #0
 80083b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80083ba:	2305      	movs	r3, #5
 80083bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80083be:	f107 030c 	add.w	r3, r7, #12
 80083c2:	4619      	mov	r1, r3
 80083c4:	480d      	ldr	r0, [pc, #52]	@ (80083fc <MX_TIM1_Init+0xac>)
 80083c6:	f005 fb53 	bl	800da70 <HAL_TIM_Encoder_Init>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d001      	beq.n	80083d4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80083d0:	f7ff fa8a 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083d4:	2300      	movs	r3, #0
 80083d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80083d8:	2300      	movs	r3, #0
 80083da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083dc:	2300      	movs	r3, #0
 80083de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80083e0:	463b      	mov	r3, r7
 80083e2:	4619      	mov	r1, r3
 80083e4:	4805      	ldr	r0, [pc, #20]	@ (80083fc <MX_TIM1_Init+0xac>)
 80083e6:	f006 fd8b 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d001      	beq.n	80083f4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80083f0:	f7ff fa7a 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80083f4:	bf00      	nop
 80083f6:	3730      	adds	r7, #48	@ 0x30
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	20001f04 	.word	0x20001f04
 8008400:	40012c00 	.word	0x40012c00

08008404 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b088      	sub	sp, #32
 8008408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800840a:	f107 0310 	add.w	r3, r7, #16
 800840e:	2200      	movs	r2, #0
 8008410:	601a      	str	r2, [r3, #0]
 8008412:	605a      	str	r2, [r3, #4]
 8008414:	609a      	str	r2, [r3, #8]
 8008416:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008418:	1d3b      	adds	r3, r7, #4
 800841a:	2200      	movs	r2, #0
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	605a      	str	r2, [r3, #4]
 8008420:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008422:	4b1e      	ldr	r3, [pc, #120]	@ (800849c <MX_TIM2_Init+0x98>)
 8008424:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008428:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800842a:	4b1c      	ldr	r3, [pc, #112]	@ (800849c <MX_TIM2_Init+0x98>)
 800842c:	22a9      	movs	r2, #169	@ 0xa9
 800842e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008430:	4b1a      	ldr	r3, [pc, #104]	@ (800849c <MX_TIM2_Init+0x98>)
 8008432:	2200      	movs	r2, #0
 8008434:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8008436:	4b19      	ldr	r3, [pc, #100]	@ (800849c <MX_TIM2_Init+0x98>)
 8008438:	f04f 32ff 	mov.w	r2, #4294967295
 800843c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800843e:	4b17      	ldr	r3, [pc, #92]	@ (800849c <MX_TIM2_Init+0x98>)
 8008440:	2200      	movs	r2, #0
 8008442:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008444:	4b15      	ldr	r3, [pc, #84]	@ (800849c <MX_TIM2_Init+0x98>)
 8008446:	2200      	movs	r2, #0
 8008448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800844a:	4814      	ldr	r0, [pc, #80]	@ (800849c <MX_TIM2_Init+0x98>)
 800844c:	f004 fc4a 	bl	800cce4 <HAL_TIM_Base_Init>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d001      	beq.n	800845a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8008456:	f7ff fa47 	bl	80078e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800845a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800845e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008460:	f107 0310 	add.w	r3, r7, #16
 8008464:	4619      	mov	r1, r3
 8008466:	480d      	ldr	r0, [pc, #52]	@ (800849c <MX_TIM2_Init+0x98>)
 8008468:	f005 fe9a 	bl	800e1a0 <HAL_TIM_ConfigClockSource>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d001      	beq.n	8008476 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8008472:	f7ff fa39 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008476:	2300      	movs	r3, #0
 8008478:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800847a:	2300      	movs	r3, #0
 800847c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800847e:	1d3b      	adds	r3, r7, #4
 8008480:	4619      	mov	r1, r3
 8008482:	4806      	ldr	r0, [pc, #24]	@ (800849c <MX_TIM2_Init+0x98>)
 8008484:	f006 fd3c 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 8008488:	4603      	mov	r3, r0
 800848a:	2b00      	cmp	r3, #0
 800848c:	d001      	beq.n	8008492 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800848e:	f7ff fa2b 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008492:	bf00      	nop
 8008494:	3720      	adds	r7, #32
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
 800849a:	bf00      	nop
 800849c:	20001f50 	.word	0x20001f50

080084a0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b08a      	sub	sp, #40	@ 0x28
 80084a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80084a6:	f107 031c 	add.w	r3, r7, #28
 80084aa:	2200      	movs	r2, #0
 80084ac:	601a      	str	r2, [r3, #0]
 80084ae:	605a      	str	r2, [r3, #4]
 80084b0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80084b2:	463b      	mov	r3, r7
 80084b4:	2200      	movs	r2, #0
 80084b6:	601a      	str	r2, [r3, #0]
 80084b8:	605a      	str	r2, [r3, #4]
 80084ba:	609a      	str	r2, [r3, #8]
 80084bc:	60da      	str	r2, [r3, #12]
 80084be:	611a      	str	r2, [r3, #16]
 80084c0:	615a      	str	r2, [r3, #20]
 80084c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80084c4:	4b32      	ldr	r3, [pc, #200]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084c6:	4a33      	ldr	r2, [pc, #204]	@ (8008594 <MX_TIM3_Init+0xf4>)
 80084c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80084ca:	4b31      	ldr	r3, [pc, #196]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084cc:	2201      	movs	r2, #1
 80084ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80084d0:	4b2f      	ldr	r3, [pc, #188]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 80084d6:	4b2e      	ldr	r3, [pc, #184]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084d8:	f241 0299 	movw	r2, #4249	@ 0x1099
 80084dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80084de:	4b2c      	ldr	r3, [pc, #176]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084e0:	2200      	movs	r2, #0
 80084e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80084e4:	4b2a      	ldr	r3, [pc, #168]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084e6:	2200      	movs	r2, #0
 80084e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80084ea:	4829      	ldr	r0, [pc, #164]	@ (8008590 <MX_TIM3_Init+0xf0>)
 80084ec:	f004 fd91 	bl	800d012 <HAL_TIM_PWM_Init>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d001      	beq.n	80084fa <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80084f6:	f7ff f9f7 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80084fa:	2300      	movs	r3, #0
 80084fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80084fe:	2300      	movs	r3, #0
 8008500:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008502:	f107 031c 	add.w	r3, r7, #28
 8008506:	4619      	mov	r1, r3
 8008508:	4821      	ldr	r0, [pc, #132]	@ (8008590 <MX_TIM3_Init+0xf0>)
 800850a:	f006 fcf9 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d001      	beq.n	8008518 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8008514:	f7ff f9e8 	bl	80078e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008518:	2360      	movs	r3, #96	@ 0x60
 800851a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800851c:	2300      	movs	r3, #0
 800851e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008520:	2300      	movs	r3, #0
 8008522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008524:	2300      	movs	r3, #0
 8008526:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008528:	463b      	mov	r3, r7
 800852a:	2200      	movs	r2, #0
 800852c:	4619      	mov	r1, r3
 800852e:	4818      	ldr	r0, [pc, #96]	@ (8008590 <MX_TIM3_Init+0xf0>)
 8008530:	f005 fd22 	bl	800df78 <HAL_TIM_PWM_ConfigChannel>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800853a:	f7ff f9d5 	bl	80078e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800853e:	463b      	mov	r3, r7
 8008540:	2204      	movs	r2, #4
 8008542:	4619      	mov	r1, r3
 8008544:	4812      	ldr	r0, [pc, #72]	@ (8008590 <MX_TIM3_Init+0xf0>)
 8008546:	f005 fd17 	bl	800df78 <HAL_TIM_PWM_ConfigChannel>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d001      	beq.n	8008554 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8008550:	f7ff f9ca 	bl	80078e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008554:	463b      	mov	r3, r7
 8008556:	2208      	movs	r2, #8
 8008558:	4619      	mov	r1, r3
 800855a:	480d      	ldr	r0, [pc, #52]	@ (8008590 <MX_TIM3_Init+0xf0>)
 800855c:	f005 fd0c 	bl	800df78 <HAL_TIM_PWM_ConfigChannel>
 8008560:	4603      	mov	r3, r0
 8008562:	2b00      	cmp	r3, #0
 8008564:	d001      	beq.n	800856a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8008566:	f7ff f9bf 	bl	80078e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800856a:	463b      	mov	r3, r7
 800856c:	220c      	movs	r2, #12
 800856e:	4619      	mov	r1, r3
 8008570:	4807      	ldr	r0, [pc, #28]	@ (8008590 <MX_TIM3_Init+0xf0>)
 8008572:	f005 fd01 	bl	800df78 <HAL_TIM_PWM_ConfigChannel>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 800857c:	f7ff f9b4 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8008580:	4803      	ldr	r0, [pc, #12]	@ (8008590 <MX_TIM3_Init+0xf0>)
 8008582:	f000 fb69 	bl	8008c58 <HAL_TIM_MspPostInit>

}
 8008586:	bf00      	nop
 8008588:	3728      	adds	r7, #40	@ 0x28
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	20001f9c 	.word	0x20001f9c
 8008594:	40000400 	.word	0x40000400

08008598 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b088      	sub	sp, #32
 800859c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800859e:	f107 0310 	add.w	r3, r7, #16
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
 80085a6:	605a      	str	r2, [r3, #4]
 80085a8:	609a      	str	r2, [r3, #8]
 80085aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80085ac:	1d3b      	adds	r3, r7, #4
 80085ae:	2200      	movs	r2, #0
 80085b0:	601a      	str	r2, [r3, #0]
 80085b2:	605a      	str	r2, [r3, #4]
 80085b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80085b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085b8:	4a1e      	ldr	r2, [pc, #120]	@ (8008634 <MX_TIM4_Init+0x9c>)
 80085ba:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 80085bc:	4b1c      	ldr	r3, [pc, #112]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085be:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80085c2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80085c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085c6:	2200      	movs	r2, #0
 80085c8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 80085ca:	4b19      	ldr	r3, [pc, #100]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085cc:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 80085d0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80085d2:	4b17      	ldr	r3, [pc, #92]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80085d8:	4b15      	ldr	r3, [pc, #84]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085da:	2200      	movs	r2, #0
 80085dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80085de:	4814      	ldr	r0, [pc, #80]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085e0:	f004 fb80 	bl	800cce4 <HAL_TIM_Base_Init>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80085ea:	f7ff f97d 	bl	80078e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80085ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80085f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80085f4:	f107 0310 	add.w	r3, r7, #16
 80085f8:	4619      	mov	r1, r3
 80085fa:	480d      	ldr	r0, [pc, #52]	@ (8008630 <MX_TIM4_Init+0x98>)
 80085fc:	f005 fdd0 	bl	800e1a0 <HAL_TIM_ConfigClockSource>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d001      	beq.n	800860a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8008606:	f7ff f96f 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800860a:	2300      	movs	r3, #0
 800860c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800860e:	2300      	movs	r3, #0
 8008610:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008612:	1d3b      	adds	r3, r7, #4
 8008614:	4619      	mov	r1, r3
 8008616:	4806      	ldr	r0, [pc, #24]	@ (8008630 <MX_TIM4_Init+0x98>)
 8008618:	f006 fc72 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d001      	beq.n	8008626 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8008622:	f7ff f961 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8008626:	bf00      	nop
 8008628:	3720      	adds	r7, #32
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop
 8008630:	20001fe8 	.word	0x20001fe8
 8008634:	40000800 	.word	0x40000800

08008638 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b08c      	sub	sp, #48	@ 0x30
 800863c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800863e:	f107 030c 	add.w	r3, r7, #12
 8008642:	2224      	movs	r2, #36	@ 0x24
 8008644:	2100      	movs	r1, #0
 8008646:	4618      	mov	r0, r3
 8008648:	f00c fba1 	bl	8014d8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800864c:	463b      	mov	r3, r7
 800864e:	2200      	movs	r2, #0
 8008650:	601a      	str	r2, [r3, #0]
 8008652:	605a      	str	r2, [r3, #4]
 8008654:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8008656:	4b21      	ldr	r3, [pc, #132]	@ (80086dc <MX_TIM5_Init+0xa4>)
 8008658:	4a21      	ldr	r2, [pc, #132]	@ (80086e0 <MX_TIM5_Init+0xa8>)
 800865a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800865c:	4b1f      	ldr	r3, [pc, #124]	@ (80086dc <MX_TIM5_Init+0xa4>)
 800865e:	2200      	movs	r2, #0
 8008660:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008662:	4b1e      	ldr	r3, [pc, #120]	@ (80086dc <MX_TIM5_Init+0xa4>)
 8008664:	2200      	movs	r2, #0
 8008666:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8008668:	4b1c      	ldr	r3, [pc, #112]	@ (80086dc <MX_TIM5_Init+0xa4>)
 800866a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800866e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008670:	4b1a      	ldr	r3, [pc, #104]	@ (80086dc <MX_TIM5_Init+0xa4>)
 8008672:	2200      	movs	r2, #0
 8008674:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008676:	4b19      	ldr	r3, [pc, #100]	@ (80086dc <MX_TIM5_Init+0xa4>)
 8008678:	2200      	movs	r2, #0
 800867a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800867c:	2303      	movs	r3, #3
 800867e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008680:	2300      	movs	r3, #0
 8008682:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008684:	2301      	movs	r3, #1
 8008686:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008688:	2300      	movs	r3, #0
 800868a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800868c:	2305      	movs	r3, #5
 800868e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008690:	2300      	movs	r3, #0
 8008692:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008694:	2301      	movs	r3, #1
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008698:	2300      	movs	r3, #0
 800869a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800869c:	2305      	movs	r3, #5
 800869e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80086a0:	f107 030c 	add.w	r3, r7, #12
 80086a4:	4619      	mov	r1, r3
 80086a6:	480d      	ldr	r0, [pc, #52]	@ (80086dc <MX_TIM5_Init+0xa4>)
 80086a8:	f005 f9e2 	bl	800da70 <HAL_TIM_Encoder_Init>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80086b2:	f7ff f919 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80086b6:	2300      	movs	r3, #0
 80086b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80086ba:	2300      	movs	r3, #0
 80086bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80086be:	463b      	mov	r3, r7
 80086c0:	4619      	mov	r1, r3
 80086c2:	4806      	ldr	r0, [pc, #24]	@ (80086dc <MX_TIM5_Init+0xa4>)
 80086c4:	f006 fc1c 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80086ce:	f7ff f90b 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80086d2:	bf00      	nop
 80086d4:	3730      	adds	r7, #48	@ 0x30
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	20002034 	.word	0x20002034
 80086e0:	40000c00 	.word	0x40000c00

080086e4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b08c      	sub	sp, #48	@ 0x30
 80086e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80086ea:	f107 030c 	add.w	r3, r7, #12
 80086ee:	2224      	movs	r2, #36	@ 0x24
 80086f0:	2100      	movs	r1, #0
 80086f2:	4618      	mov	r0, r3
 80086f4:	f00c fb4b 	bl	8014d8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80086f8:	463b      	mov	r3, r7
 80086fa:	2200      	movs	r2, #0
 80086fc:	601a      	str	r2, [r3, #0]
 80086fe:	605a      	str	r2, [r3, #4]
 8008700:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008702:	4b23      	ldr	r3, [pc, #140]	@ (8008790 <MX_TIM8_Init+0xac>)
 8008704:	4a23      	ldr	r2, [pc, #140]	@ (8008794 <MX_TIM8_Init+0xb0>)
 8008706:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8008708:	4b21      	ldr	r3, [pc, #132]	@ (8008790 <MX_TIM8_Init+0xac>)
 800870a:	2200      	movs	r2, #0
 800870c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800870e:	4b20      	ldr	r3, [pc, #128]	@ (8008790 <MX_TIM8_Init+0xac>)
 8008710:	2200      	movs	r2, #0
 8008712:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8008714:	4b1e      	ldr	r3, [pc, #120]	@ (8008790 <MX_TIM8_Init+0xac>)
 8008716:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800871a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800871c:	4b1c      	ldr	r3, [pc, #112]	@ (8008790 <MX_TIM8_Init+0xac>)
 800871e:	2200      	movs	r2, #0
 8008720:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008722:	4b1b      	ldr	r3, [pc, #108]	@ (8008790 <MX_TIM8_Init+0xac>)
 8008724:	2200      	movs	r2, #0
 8008726:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008728:	4b19      	ldr	r3, [pc, #100]	@ (8008790 <MX_TIM8_Init+0xac>)
 800872a:	2200      	movs	r2, #0
 800872c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800872e:	2303      	movs	r3, #3
 8008730:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008732:	2300      	movs	r3, #0
 8008734:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008736:	2301      	movs	r3, #1
 8008738:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800873a:	2300      	movs	r3, #0
 800873c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800873e:	2305      	movs	r3, #5
 8008740:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008742:	2300      	movs	r3, #0
 8008744:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008746:	2301      	movs	r3, #1
 8008748:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800874a:	2300      	movs	r3, #0
 800874c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800874e:	2305      	movs	r3, #5
 8008750:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8008752:	f107 030c 	add.w	r3, r7, #12
 8008756:	4619      	mov	r1, r3
 8008758:	480d      	ldr	r0, [pc, #52]	@ (8008790 <MX_TIM8_Init+0xac>)
 800875a:	f005 f989 	bl	800da70 <HAL_TIM_Encoder_Init>
 800875e:	4603      	mov	r3, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d001      	beq.n	8008768 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8008764:	f7ff f8c0 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008768:	2300      	movs	r3, #0
 800876a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800876c:	2300      	movs	r3, #0
 800876e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008770:	2300      	movs	r3, #0
 8008772:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008774:	463b      	mov	r3, r7
 8008776:	4619      	mov	r1, r3
 8008778:	4805      	ldr	r0, [pc, #20]	@ (8008790 <MX_TIM8_Init+0xac>)
 800877a:	f006 fbc1 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d001      	beq.n	8008788 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8008784:	f7ff f8b0 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8008788:	bf00      	nop
 800878a:	3730      	adds	r7, #48	@ 0x30
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	20002080 	.word	0x20002080
 8008794:	40013400 	.word	0x40013400

08008798 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b094      	sub	sp, #80	@ 0x50
 800879c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800879e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80087a2:	2200      	movs	r2, #0
 80087a4:	601a      	str	r2, [r3, #0]
 80087a6:	605a      	str	r2, [r3, #4]
 80087a8:	609a      	str	r2, [r3, #8]
 80087aa:	60da      	str	r2, [r3, #12]
 80087ac:	611a      	str	r2, [r3, #16]
 80087ae:	615a      	str	r2, [r3, #20]
 80087b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80087b2:	463b      	mov	r3, r7
 80087b4:	2234      	movs	r2, #52	@ 0x34
 80087b6:	2100      	movs	r1, #0
 80087b8:	4618      	mov	r0, r3
 80087ba:	f00c fae8 	bl	8014d8e <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80087be:	4b30      	ldr	r3, [pc, #192]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087c0:	4a30      	ldr	r2, [pc, #192]	@ (8008884 <MX_TIM17_Init+0xec>)
 80087c2:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80087c4:	4b2e      	ldr	r3, [pc, #184]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087c6:	2200      	movs	r2, #0
 80087c8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087ca:	4b2d      	ldr	r3, [pc, #180]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087cc:	2200      	movs	r2, #0
 80087ce:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 80087d0:	4b2b      	ldr	r3, [pc, #172]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087d2:	22d3      	movs	r2, #211	@ 0xd3
 80087d4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80087d6:	4b2a      	ldr	r3, [pc, #168]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087d8:	2200      	movs	r2, #0
 80087da:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80087dc:	4b28      	ldr	r3, [pc, #160]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087de:	2200      	movs	r2, #0
 80087e0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80087e2:	4b27      	ldr	r3, [pc, #156]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80087e8:	4825      	ldr	r0, [pc, #148]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087ea:	f004 fa7b 	bl	800cce4 <HAL_TIM_Base_Init>
 80087ee:	4603      	mov	r3, r0
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d001      	beq.n	80087f8 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 80087f4:	f7ff f878 	bl	80078e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80087f8:	4821      	ldr	r0, [pc, #132]	@ (8008880 <MX_TIM17_Init+0xe8>)
 80087fa:	f004 fc0a 	bl	800d012 <HAL_TIM_PWM_Init>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d001      	beq.n	8008808 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8008804:	f7ff f870 	bl	80078e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008808:	2360      	movs	r3, #96	@ 0x60
 800880a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 800880c:	2300      	movs	r3, #0
 800880e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008810:	2300      	movs	r3, #0
 8008812:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008814:	2300      	movs	r3, #0
 8008816:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008818:	2300      	movs	r3, #0
 800881a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800881c:	2300      	movs	r3, #0
 800881e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008820:	2300      	movs	r3, #0
 8008822:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008824:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008828:	2200      	movs	r2, #0
 800882a:	4619      	mov	r1, r3
 800882c:	4814      	ldr	r0, [pc, #80]	@ (8008880 <MX_TIM17_Init+0xe8>)
 800882e:	f005 fba3 	bl	800df78 <HAL_TIM_PWM_ConfigChannel>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d001      	beq.n	800883c <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8008838:	f7ff f856 	bl	80078e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800883c:	2300      	movs	r3, #0
 800883e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008840:	2300      	movs	r3, #0
 8008842:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008844:	2300      	movs	r3, #0
 8008846:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008848:	2300      	movs	r3, #0
 800884a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800884c:	2300      	movs	r3, #0
 800884e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008850:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008854:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8008856:	2300      	movs	r3, #0
 8008858:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800885a:	2300      	movs	r3, #0
 800885c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800885e:	463b      	mov	r3, r7
 8008860:	4619      	mov	r1, r3
 8008862:	4807      	ldr	r0, [pc, #28]	@ (8008880 <MX_TIM17_Init+0xe8>)
 8008864:	f006 fbe2 	bl	800f02c <HAL_TIMEx_ConfigBreakDeadTime>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 800886e:	f7ff f83b 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8008872:	4803      	ldr	r0, [pc, #12]	@ (8008880 <MX_TIM17_Init+0xe8>)
 8008874:	f000 f9f0 	bl	8008c58 <HAL_TIM_MspPostInit>

}
 8008878:	bf00      	nop
 800887a:	3750      	adds	r7, #80	@ 0x50
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	200020cc 	.word	0x200020cc
 8008884:	40014800 	.word	0x40014800

08008888 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b08c      	sub	sp, #48	@ 0x30
 800888c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800888e:	f107 030c 	add.w	r3, r7, #12
 8008892:	2224      	movs	r2, #36	@ 0x24
 8008894:	2100      	movs	r1, #0
 8008896:	4618      	mov	r0, r3
 8008898:	f00c fa79 	bl	8014d8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800889c:	463b      	mov	r3, r7
 800889e:	2200      	movs	r2, #0
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	605a      	str	r2, [r3, #4]
 80088a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 80088a6:	4b23      	ldr	r3, [pc, #140]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088a8:	4a23      	ldr	r2, [pc, #140]	@ (8008938 <MX_TIM20_Init+0xb0>)
 80088aa:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 80088ac:	4b21      	ldr	r3, [pc, #132]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088b2:	4b20      	ldr	r3, [pc, #128]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088b4:	2200      	movs	r2, #0
 80088b6:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 80088b8:	4b1e      	ldr	r3, [pc, #120]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80088be:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088c0:	4b1c      	ldr	r3, [pc, #112]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088c2:	2200      	movs	r2, #0
 80088c4:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 80088c6:	4b1b      	ldr	r3, [pc, #108]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088c8:	2200      	movs	r2, #0
 80088ca:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80088cc:	4b19      	ldr	r3, [pc, #100]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088ce:	2200      	movs	r2, #0
 80088d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80088d2:	2303      	movs	r3, #3
 80088d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80088d6:	2300      	movs	r3, #0
 80088d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80088da:	2301      	movs	r3, #1
 80088dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80088de:	2300      	movs	r3, #0
 80088e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80088e2:	2305      	movs	r3, #5
 80088e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80088e6:	2300      	movs	r3, #0
 80088e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80088ea:	2301      	movs	r3, #1
 80088ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80088ee:	2300      	movs	r3, #0
 80088f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80088f2:	2305      	movs	r3, #5
 80088f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 80088f6:	f107 030c 	add.w	r3, r7, #12
 80088fa:	4619      	mov	r1, r3
 80088fc:	480d      	ldr	r0, [pc, #52]	@ (8008934 <MX_TIM20_Init+0xac>)
 80088fe:	f005 f8b7 	bl	800da70 <HAL_TIM_Encoder_Init>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d001      	beq.n	800890c <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 8008908:	f7fe ffee 	bl	80078e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800890c:	2300      	movs	r3, #0
 800890e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008910:	2300      	movs	r3, #0
 8008912:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008914:	2300      	movs	r3, #0
 8008916:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8008918:	463b      	mov	r3, r7
 800891a:	4619      	mov	r1, r3
 800891c:	4805      	ldr	r0, [pc, #20]	@ (8008934 <MX_TIM20_Init+0xac>)
 800891e:	f006 faef 	bl	800ef00 <HAL_TIMEx_MasterConfigSynchronization>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d001      	beq.n	800892c <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 8008928:	f7fe ffde 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 800892c:	bf00      	nop
 800892e:	3730      	adds	r7, #48	@ 0x30
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	20002118 	.word	0x20002118
 8008938:	40015000 	.word	0x40015000

0800893c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b090      	sub	sp, #64	@ 0x40
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008944:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008948:	2200      	movs	r2, #0
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	605a      	str	r2, [r3, #4]
 800894e:	609a      	str	r2, [r3, #8]
 8008950:	60da      	str	r2, [r3, #12]
 8008952:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a6b      	ldr	r2, [pc, #428]	@ (8008b08 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d12a      	bne.n	80089b4 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800895e:	4b6b      	ldr	r3, [pc, #428]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008960:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008962:	4a6a      	ldr	r2, [pc, #424]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008964:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008968:	6613      	str	r3, [r2, #96]	@ 0x60
 800896a:	4b68      	ldr	r3, [pc, #416]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800896c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800896e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008972:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008974:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008976:	4b65      	ldr	r3, [pc, #404]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800897a:	4a64      	ldr	r2, [pc, #400]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800897c:	f043 0301 	orr.w	r3, r3, #1
 8008980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008982:	4b62      	ldr	r3, [pc, #392]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008986:	f003 0301 	and.w	r3, r3, #1
 800898a:	627b      	str	r3, [r7, #36]	@ 0x24
 800898c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 800898e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008992:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008994:	2302      	movs	r3, #2
 8008996:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008998:	2300      	movs	r3, #0
 800899a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800899c:	2300      	movs	r3, #0
 800899e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80089a0:	2306      	movs	r3, #6
 80089a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80089a8:	4619      	mov	r1, r3
 80089aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80089ae:	f002 ff6d 	bl	800b88c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 80089b2:	e0a5      	b.n	8008b00 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a55      	ldr	r2, [pc, #340]	@ (8008b10 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d129      	bne.n	8008a12 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80089be:	4b53      	ldr	r3, [pc, #332]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80089c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089c2:	4a52      	ldr	r2, [pc, #328]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80089c4:	f043 0308 	orr.w	r3, r3, #8
 80089c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80089ca:	4b50      	ldr	r3, [pc, #320]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80089cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089ce:	f003 0308 	and.w	r3, r3, #8
 80089d2:	623b      	str	r3, [r7, #32]
 80089d4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089d6:	4b4d      	ldr	r3, [pc, #308]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80089d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089da:	4a4c      	ldr	r2, [pc, #304]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80089dc:	f043 0301 	orr.w	r3, r3, #1
 80089e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80089e2:	4b4a      	ldr	r3, [pc, #296]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 80089e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089e6:	f003 0301 	and.w	r3, r3, #1
 80089ea:	61fb      	str	r3, [r7, #28]
 80089ec:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 80089ee:	2303      	movs	r3, #3
 80089f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089f2:	2302      	movs	r3, #2
 80089f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089f6:	2300      	movs	r3, #0
 80089f8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089fa:	2300      	movs	r3, #0
 80089fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80089fe:	2302      	movs	r3, #2
 8008a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008a06:	4619      	mov	r1, r3
 8008a08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008a0c:	f002 ff3e 	bl	800b88c <HAL_GPIO_Init>
}
 8008a10:	e076      	b.n	8008b00 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a3f      	ldr	r2, [pc, #252]	@ (8008b14 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d128      	bne.n	8008a6e <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a20:	4a3a      	ldr	r2, [pc, #232]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008a26:	6613      	str	r3, [r2, #96]	@ 0x60
 8008a28:	4b38      	ldr	r3, [pc, #224]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008a30:	61bb      	str	r3, [r7, #24]
 8008a32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008a34:	4b35      	ldr	r3, [pc, #212]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a38:	4a34      	ldr	r2, [pc, #208]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a3a:	f043 0304 	orr.w	r3, r3, #4
 8008a3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a40:	4b32      	ldr	r3, [pc, #200]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a44:	f003 0304 	and.w	r3, r3, #4
 8008a48:	617b      	str	r3, [r7, #20]
 8008a4a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 8008a4c:	23c0      	movs	r3, #192	@ 0xc0
 8008a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a50:	2302      	movs	r3, #2
 8008a52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a54:	2300      	movs	r3, #0
 8008a56:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8008a5c:	2304      	movs	r3, #4
 8008a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008a60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008a64:	4619      	mov	r1, r3
 8008a66:	482c      	ldr	r0, [pc, #176]	@ (8008b18 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8008a68:	f002 ff10 	bl	800b88c <HAL_GPIO_Init>
}
 8008a6c:	e048      	b.n	8008b00 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a2a      	ldr	r2, [pc, #168]	@ (8008b1c <HAL_TIM_Encoder_MspInit+0x1e0>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d143      	bne.n	8008b00 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8008a78:	4b24      	ldr	r3, [pc, #144]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a7c:	4a23      	ldr	r2, [pc, #140]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a82:	6613      	str	r3, [r2, #96]	@ 0x60
 8008a84:	4b21      	ldr	r3, [pc, #132]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a8c:	613b      	str	r3, [r7, #16]
 8008a8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008a90:	4b1e      	ldr	r3, [pc, #120]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a94:	4a1d      	ldr	r2, [pc, #116]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a96:	f043 0304 	orr.w	r3, r3, #4
 8008a9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aa0:	f003 0304 	and.w	r3, r3, #4
 8008aa4:	60fb      	str	r3, [r7, #12]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008aa8:	4b18      	ldr	r3, [pc, #96]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aac:	4a17      	ldr	r2, [pc, #92]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008aae:	f043 0302 	orr.w	r3, r3, #2
 8008ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ab4:	4b15      	ldr	r3, [pc, #84]	@ (8008b0c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8008ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ab8:	f003 0302 	and.w	r3, r3, #2
 8008abc:	60bb      	str	r3, [r7, #8]
 8008abe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 8008ac0:	2304      	movs	r3, #4
 8008ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ac4:	2302      	movs	r3, #2
 8008ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008acc:	2300      	movs	r3, #0
 8008ace:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 8008ad0:	2306      	movs	r3, #6
 8008ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 8008ad4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008ad8:	4619      	mov	r1, r3
 8008ada:	480f      	ldr	r0, [pc, #60]	@ (8008b18 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8008adc:	f002 fed6 	bl	800b88c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 8008ae0:	2304      	movs	r3, #4
 8008ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008aec:	2300      	movs	r3, #0
 8008aee:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8008af0:	2303      	movs	r3, #3
 8008af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 8008af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008af8:	4619      	mov	r1, r3
 8008afa:	4809      	ldr	r0, [pc, #36]	@ (8008b20 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8008afc:	f002 fec6 	bl	800b88c <HAL_GPIO_Init>
}
 8008b00:	bf00      	nop
 8008b02:	3740      	adds	r7, #64	@ 0x40
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	40012c00 	.word	0x40012c00
 8008b0c:	40021000 	.word	0x40021000
 8008b10:	40000c00 	.word	0x40000c00
 8008b14:	40013400 	.word	0x40013400
 8008b18:	48000800 	.word	0x48000800
 8008b1c:	40015000 	.word	0x40015000
 8008b20:	48000400 	.word	0x48000400

08008b24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b086      	sub	sp, #24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b34:	d10c      	bne.n	8008b50 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008b36:	4b33      	ldr	r3, [pc, #204]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b3a:	4a32      	ldr	r2, [pc, #200]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b3c:	f043 0301 	orr.w	r3, r3, #1
 8008b40:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b42:	4b30      	ldr	r3, [pc, #192]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b46:	f003 0301 	and.w	r3, r3, #1
 8008b4a:	617b      	str	r3, [r7, #20]
 8008b4c:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8008b4e:	e054      	b.n	8008bfa <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a2c      	ldr	r2, [pc, #176]	@ (8008c08 <HAL_TIM_Base_MspInit+0xe4>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d114      	bne.n	8008b84 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b5e:	4a29      	ldr	r2, [pc, #164]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b60:	f043 0304 	orr.w	r3, r3, #4
 8008b64:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b66:	4b27      	ldr	r3, [pc, #156]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b6a:	f003 0304 	and.w	r3, r3, #4
 8008b6e:	613b      	str	r3, [r7, #16]
 8008b70:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8008b72:	2200      	movs	r2, #0
 8008b74:	2105      	movs	r1, #5
 8008b76:	201e      	movs	r0, #30
 8008b78:	f002 f91a 	bl	800adb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008b7c:	201e      	movs	r0, #30
 8008b7e:	f002 f931 	bl	800ade4 <HAL_NVIC_EnableIRQ>
}
 8008b82:	e03a      	b.n	8008bfa <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a20      	ldr	r2, [pc, #128]	@ (8008c0c <HAL_TIM_Base_MspInit+0xe8>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d135      	bne.n	8008bfa <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8008b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b92:	4a1c      	ldr	r2, [pc, #112]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008b98:	6613      	str	r3, [r2, #96]	@ 0x60
 8008b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8008c04 <HAL_TIM_Base_MspInit+0xe0>)
 8008b9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008ba2:	60fb      	str	r3, [r7, #12]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 8008ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8008c14 <HAL_TIM_Base_MspInit+0xf0>)
 8008baa:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 8008bac:	4b18      	ldr	r3, [pc, #96]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bae:	2254      	movs	r2, #84	@ 0x54
 8008bb0:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008bb2:	4b17      	ldr	r3, [pc, #92]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bb4:	2210      	movs	r2, #16
 8008bb6:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008bb8:	4b15      	ldr	r3, [pc, #84]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bba:	2200      	movs	r2, #0
 8008bbc:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008bbe:	4b14      	ldr	r3, [pc, #80]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bc0:	2280      	movs	r2, #128	@ 0x80
 8008bc2:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008bc4:	4b12      	ldr	r3, [pc, #72]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bca:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008bcc:	4b10      	ldr	r3, [pc, #64]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 8008bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8008bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8008bde:	480c      	ldr	r0, [pc, #48]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008be0:	f002 fb16 	bl	800b210 <HAL_DMA_Init>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d001      	beq.n	8008bee <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 8008bea:	f7fe fe7d 	bl	80078e8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a07      	ldr	r2, [pc, #28]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bf2:	625a      	str	r2, [r3, #36]	@ 0x24
 8008bf4:	4a06      	ldr	r2, [pc, #24]	@ (8008c10 <HAL_TIM_Base_MspInit+0xec>)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8008bfa:	bf00      	nop
 8008bfc:	3718      	adds	r7, #24
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	40021000 	.word	0x40021000
 8008c08:	40000800 	.word	0x40000800
 8008c0c:	40014800 	.word	0x40014800
 8008c10:	20002164 	.word	0x20002164
 8008c14:	40020030 	.word	0x40020030

08008c18 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b085      	sub	sp, #20
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a0a      	ldr	r2, [pc, #40]	@ (8008c50 <HAL_TIM_PWM_MspInit+0x38>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d10b      	bne.n	8008c42 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8008c54 <HAL_TIM_PWM_MspInit+0x3c>)
 8008c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c2e:	4a09      	ldr	r2, [pc, #36]	@ (8008c54 <HAL_TIM_PWM_MspInit+0x3c>)
 8008c30:	f043 0302 	orr.w	r3, r3, #2
 8008c34:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c36:	4b07      	ldr	r3, [pc, #28]	@ (8008c54 <HAL_TIM_PWM_MspInit+0x3c>)
 8008c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c3a:	f003 0302 	and.w	r3, r3, #2
 8008c3e:	60fb      	str	r3, [r7, #12]
 8008c40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008c42:	bf00      	nop
 8008c44:	3714      	adds	r7, #20
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	40000400 	.word	0x40000400
 8008c54:	40021000 	.word	0x40021000

08008c58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b08a      	sub	sp, #40	@ 0x28
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c60:	f107 0314 	add.w	r3, r7, #20
 8008c64:	2200      	movs	r2, #0
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	605a      	str	r2, [r3, #4]
 8008c6a:	609a      	str	r2, [r3, #8]
 8008c6c:	60da      	str	r2, [r3, #12]
 8008c6e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a31      	ldr	r2, [pc, #196]	@ (8008d3c <HAL_TIM_MspPostInit+0xe4>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d139      	bne.n	8008cee <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008c7a:	4b31      	ldr	r3, [pc, #196]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c7e:	4a30      	ldr	r2, [pc, #192]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008c80:	f043 0301 	orr.w	r3, r3, #1
 8008c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008c86:	4b2e      	ldr	r3, [pc, #184]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	613b      	str	r3, [r7, #16]
 8008c90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008c92:	4b2b      	ldr	r3, [pc, #172]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c96:	4a2a      	ldr	r2, [pc, #168]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008c98:	f043 0302 	orr.w	r3, r3, #2
 8008c9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008c9e:	4b28      	ldr	r3, [pc, #160]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ca2:	f003 0302 	and.w	r3, r3, #2
 8008ca6:	60fb      	str	r3, [r7, #12]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 8008caa:	2350      	movs	r3, #80	@ 0x50
 8008cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008cae:	2302      	movs	r3, #2
 8008cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008cba:	2302      	movs	r3, #2
 8008cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cbe:	f107 0314 	add.w	r3, r7, #20
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008cc8:	f002 fde0 	bl	800b88c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 8008ccc:	2303      	movs	r3, #3
 8008cce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008cdc:	2302      	movs	r3, #2
 8008cde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008ce0:	f107 0314 	add.w	r3, r7, #20
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	4817      	ldr	r0, [pc, #92]	@ (8008d44 <HAL_TIM_MspPostInit+0xec>)
 8008ce8:	f002 fdd0 	bl	800b88c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8008cec:	e021      	b.n	8008d32 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a15      	ldr	r2, [pc, #84]	@ (8008d48 <HAL_TIM_MspPostInit+0xf0>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d11c      	bne.n	8008d32 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008cf8:	4b11      	ldr	r3, [pc, #68]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cfc:	4a10      	ldr	r2, [pc, #64]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008cfe:	f043 0302 	orr.w	r3, r3, #2
 8008d02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008d04:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <HAL_TIM_MspPostInit+0xe8>)
 8008d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d08:	f003 0302 	and.w	r3, r3, #2
 8008d0c:	60bb      	str	r3, [r7, #8]
 8008d0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 8008d10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d16:	2302      	movs	r3, #2
 8008d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8008d22:	2301      	movs	r3, #1
 8008d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 8008d26:	f107 0314 	add.w	r3, r7, #20
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	4805      	ldr	r0, [pc, #20]	@ (8008d44 <HAL_TIM_MspPostInit+0xec>)
 8008d2e:	f002 fdad 	bl	800b88c <HAL_GPIO_Init>
}
 8008d32:	bf00      	nop
 8008d34:	3728      	adds	r7, #40	@ 0x28
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	40000400 	.word	0x40000400
 8008d40:	40021000 	.word	0x40021000
 8008d44:	48000400 	.word	0x48000400
 8008d48:	40014800 	.word	0x40014800

08008d4c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008d50:	4b22      	ldr	r3, [pc, #136]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d52:	4a23      	ldr	r2, [pc, #140]	@ (8008de0 <MX_USART3_UART_Init+0x94>)
 8008d54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8008d56:	4b21      	ldr	r3, [pc, #132]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008d5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d60:	2200      	movs	r2, #0
 8008d62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008d64:	4b1d      	ldr	r3, [pc, #116]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d66:	2200      	movs	r2, #0
 8008d68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008d70:	4b1a      	ldr	r3, [pc, #104]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d72:	220c      	movs	r2, #12
 8008d74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008d76:	4b19      	ldr	r3, [pc, #100]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d78:	2200      	movs	r2, #0
 8008d7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008d7c:	4b17      	ldr	r3, [pc, #92]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d7e:	2200      	movs	r2, #0
 8008d80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008d82:	4b16      	ldr	r3, [pc, #88]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d84:	2200      	movs	r2, #0
 8008d86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8008d88:	4b14      	ldr	r3, [pc, #80]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008d8e:	4b13      	ldr	r3, [pc, #76]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d90:	2200      	movs	r2, #0
 8008d92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8008d94:	4811      	ldr	r0, [pc, #68]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008d96:	f006 fa23 	bl	800f1e0 <HAL_HalfDuplex_Init>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8008da0:	f7fe fda2 	bl	80078e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008da4:	2100      	movs	r1, #0
 8008da6:	480d      	ldr	r0, [pc, #52]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008da8:	f007 ffcf 	bl	8010d4a <HAL_UARTEx_SetTxFifoThreshold>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8008db2:	f7fe fd99 	bl	80078e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8008db6:	2100      	movs	r1, #0
 8008db8:	4808      	ldr	r0, [pc, #32]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008dba:	f008 f804 	bl	8010dc6 <HAL_UARTEx_SetRxFifoThreshold>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8008dc4:	f7fe fd90 	bl	80078e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8008dc8:	4804      	ldr	r0, [pc, #16]	@ (8008ddc <MX_USART3_UART_Init+0x90>)
 8008dca:	f007 ff85 	bl	8010cd8 <HAL_UARTEx_DisableFifoMode>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d001      	beq.n	8008dd8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8008dd4:	f7fe fd88 	bl	80078e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008dd8:	bf00      	nop
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	200021c4 	.word	0x200021c4
 8008de0:	40004800 	.word	0x40004800

08008de4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b09e      	sub	sp, #120	@ 0x78
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008dec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008df0:	2200      	movs	r2, #0
 8008df2:	601a      	str	r2, [r3, #0]
 8008df4:	605a      	str	r2, [r3, #4]
 8008df6:	609a      	str	r2, [r3, #8]
 8008df8:	60da      	str	r2, [r3, #12]
 8008dfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008dfc:	f107 0310 	add.w	r3, r7, #16
 8008e00:	2254      	movs	r2, #84	@ 0x54
 8008e02:	2100      	movs	r1, #0
 8008e04:	4618      	mov	r0, r3
 8008e06:	f00b ffc2 	bl	8014d8e <memset>
  if(uartHandle->Instance==USART3)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a4d      	ldr	r2, [pc, #308]	@ (8008f44 <HAL_UART_MspInit+0x160>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	f040 8092 	bne.w	8008f3a <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8008e16:	2304      	movs	r3, #4
 8008e18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008e1e:	f107 0310 	add.w	r3, r7, #16
 8008e22:	4618      	mov	r0, r3
 8008e24:	f003 fd10 	bl	800c848 <HAL_RCCEx_PeriphCLKConfig>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d001      	beq.n	8008e32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008e2e:	f7fe fd5b 	bl	80078e8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8008e32:	4b45      	ldr	r3, [pc, #276]	@ (8008f48 <HAL_UART_MspInit+0x164>)
 8008e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e36:	4a44      	ldr	r2, [pc, #272]	@ (8008f48 <HAL_UART_MspInit+0x164>)
 8008e38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e3e:	4b42      	ldr	r3, [pc, #264]	@ (8008f48 <HAL_UART_MspInit+0x164>)
 8008e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008e46:	60fb      	str	r3, [r7, #12]
 8008e48:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8008f48 <HAL_UART_MspInit+0x164>)
 8008e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e4e:	4a3e      	ldr	r2, [pc, #248]	@ (8008f48 <HAL_UART_MspInit+0x164>)
 8008e50:	f043 0304 	orr.w	r3, r3, #4
 8008e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e56:	4b3c      	ldr	r3, [pc, #240]	@ (8008f48 <HAL_UART_MspInit+0x164>)
 8008e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e5a:	f003 0304 	and.w	r3, r3, #4
 8008e5e:	60bb      	str	r3, [r7, #8]
 8008e60:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e66:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008e68:	2312      	movs	r3, #18
 8008e6a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e70:	2300      	movs	r3, #0
 8008e72:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008e74:	2307      	movs	r3, #7
 8008e76:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008e78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4833      	ldr	r0, [pc, #204]	@ (8008f4c <HAL_UART_MspInit+0x168>)
 8008e80:	f002 fd04 	bl	800b88c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8008e84:	4b32      	ldr	r3, [pc, #200]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008e86:	4a33      	ldr	r2, [pc, #204]	@ (8008f54 <HAL_UART_MspInit+0x170>)
 8008e88:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8008e8a:	4b31      	ldr	r3, [pc, #196]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008e8c:	221c      	movs	r2, #28
 8008e8e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008e90:	4b2f      	ldr	r3, [pc, #188]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008e92:	2200      	movs	r2, #0
 8008e94:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008e96:	4b2e      	ldr	r3, [pc, #184]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008e98:	2200      	movs	r2, #0
 8008e9a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008e9e:	2280      	movs	r2, #128	@ 0x80
 8008ea0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008ea2:	4b2b      	ldr	r3, [pc, #172]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008ea8:	4b29      	ldr	r3, [pc, #164]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008eaa:	2200      	movs	r2, #0
 8008eac:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8008eae:	4b28      	ldr	r3, [pc, #160]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008eb4:	4b26      	ldr	r3, [pc, #152]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8008eba:	4825      	ldr	r0, [pc, #148]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008ebc:	f002 f9a8 	bl	800b210 <HAL_DMA_Init>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d001      	beq.n	8008eca <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8008ec6:	f7fe fd0f 	bl	80078e8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a20      	ldr	r2, [pc, #128]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008ece:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8008ed2:	4a1f      	ldr	r2, [pc, #124]	@ (8008f50 <HAL_UART_MspInit+0x16c>)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8008ed8:	4b1f      	ldr	r3, [pc, #124]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008eda:	4a20      	ldr	r2, [pc, #128]	@ (8008f5c <HAL_UART_MspInit+0x178>)
 8008edc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8008ede:	4b1e      	ldr	r3, [pc, #120]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008ee0:	221d      	movs	r2, #29
 8008ee2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008ee6:	2210      	movs	r2, #16
 8008ee8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008eea:	4b1b      	ldr	r3, [pc, #108]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008eec:	2200      	movs	r2, #0
 8008eee:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008ef0:	4b19      	ldr	r3, [pc, #100]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008ef2:	2280      	movs	r2, #128	@ 0x80
 8008ef4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008ef6:	4b18      	ldr	r3, [pc, #96]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008efc:	4b16      	ldr	r3, [pc, #88]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008efe:	2200      	movs	r2, #0
 8008f00:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8008f02:	4b15      	ldr	r3, [pc, #84]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008f04:	2200      	movs	r2, #0
 8008f06:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008f08:	4b13      	ldr	r3, [pc, #76]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8008f0e:	4812      	ldr	r0, [pc, #72]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008f10:	f002 f97e 	bl	800b210 <HAL_DMA_Init>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d001      	beq.n	8008f1e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8008f1a:	f7fe fce5 	bl	80078e8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a0d      	ldr	r2, [pc, #52]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008f22:	67da      	str	r2, [r3, #124]	@ 0x7c
 8008f24:	4a0c      	ldr	r2, [pc, #48]	@ (8008f58 <HAL_UART_MspInit+0x174>)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2105      	movs	r1, #5
 8008f2e:	2027      	movs	r0, #39	@ 0x27
 8008f30:	f001 ff3e 	bl	800adb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008f34:	2027      	movs	r0, #39	@ 0x27
 8008f36:	f001 ff55 	bl	800ade4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8008f3a:	bf00      	nop
 8008f3c:	3778      	adds	r7, #120	@ 0x78
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	40004800 	.word	0x40004800
 8008f48:	40021000 	.word	0x40021000
 8008f4c:	48000800 	.word	0x48000800
 8008f50:	20002258 	.word	0x20002258
 8008f54:	40020008 	.word	0x40020008
 8008f58:	200022b8 	.word	0x200022b8
 8008f5c:	4002001c 	.word	0x4002001c

08008f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008f60:	480d      	ldr	r0, [pc, #52]	@ (8008f98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008f62:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008f64:	f7ff f898 	bl	8008098 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008f68:	480c      	ldr	r0, [pc, #48]	@ (8008f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8008f6a:	490d      	ldr	r1, [pc, #52]	@ (8008fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8008fa4 <LoopForever+0xe>)
  movs r3, #0
 8008f6e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008f70:	e002      	b.n	8008f78 <LoopCopyDataInit>

08008f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008f76:	3304      	adds	r3, #4

08008f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008f7c:	d3f9      	bcc.n	8008f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8008fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008f80:	4c0a      	ldr	r4, [pc, #40]	@ (8008fac <LoopForever+0x16>)
  movs r3, #0
 8008f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008f84:	e001      	b.n	8008f8a <LoopFillZerobss>

08008f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008f88:	3204      	adds	r2, #4

08008f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008f8c:	d3fb      	bcc.n	8008f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008f8e:	f00b ffb5 	bl	8014efc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008f92:	f7fe fc07 	bl	80077a4 <main>

08008f96 <LoopForever>:

LoopForever:
    b LoopForever
 8008f96:	e7fe      	b.n	8008f96 <LoopForever>
  ldr   r0, =_estack
 8008f98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008fa0:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8008fa4:	08017364 	.word	0x08017364
  ldr r2, =_sbss
 8008fa8:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8008fac:	20006e50 	.word	0x20006e50

08008fb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008fb0:	e7fe      	b.n	8008fb0 <ADC1_2_IRQHandler>

08008fb2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008fb2:	b580      	push	{r7, lr}
 8008fb4:	b082      	sub	sp, #8
 8008fb6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008fbc:	2003      	movs	r0, #3
 8008fbe:	f001 feec 	bl	800ad9a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008fc2:	200f      	movs	r0, #15
 8008fc4:	f7fe fe92 	bl	8007cec <HAL_InitTick>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d002      	beq.n	8008fd4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	71fb      	strb	r3, [r7, #7]
 8008fd2:	e001      	b.n	8008fd8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008fd4:	f7fe fe60 	bl	8007c98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008fd8:	79fb      	ldrb	r3, [r7, #7]

}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3708      	adds	r7, #8
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
	...

08008fe4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008fe8:	4b05      	ldr	r3, [pc, #20]	@ (8009000 <HAL_IncTick+0x1c>)
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	4b05      	ldr	r3, [pc, #20]	@ (8009004 <HAL_IncTick+0x20>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	4a03      	ldr	r2, [pc, #12]	@ (8009000 <HAL_IncTick+0x1c>)
 8008ff4:	6013      	str	r3, [r2, #0]
}
 8008ff6:	bf00      	nop
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr
 8009000:	20002318 	.word	0x20002318
 8009004:	2000005c 	.word	0x2000005c

08009008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009008:	b480      	push	{r7}
 800900a:	af00      	add	r7, sp, #0
  return uwTick;
 800900c:	4b03      	ldr	r3, [pc, #12]	@ (800901c <HAL_GetTick+0x14>)
 800900e:	681b      	ldr	r3, [r3, #0]
}
 8009010:	4618      	mov	r0, r3
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	20002318 	.word	0x20002318

08009020 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009020:	b480      	push	{r7}
 8009022:	b083      	sub	sp, #12
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
 8009028:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	431a      	orrs	r2, r3
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	609a      	str	r2, [r3, #8]
}
 800903a:	bf00      	nop
 800903c:	370c      	adds	r7, #12
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr

08009046 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009046:	b480      	push	{r7}
 8009048:	b083      	sub	sp, #12
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
 800904e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	431a      	orrs	r2, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	609a      	str	r2, [r3, #8]
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800907c:	4618      	mov	r0, r3
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009088:	b480      	push	{r7}
 800908a:	b087      	sub	sp, #28
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
 8009094:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	3360      	adds	r3, #96	@ 0x60
 800909a:	461a      	mov	r2, r3
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	009b      	lsls	r3, r3, #2
 80090a0:	4413      	add	r3, r2
 80090a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	681a      	ldr	r2, [r3, #0]
 80090a8:	4b08      	ldr	r3, [pc, #32]	@ (80090cc <LL_ADC_SetOffset+0x44>)
 80090aa:	4013      	ands	r3, r2
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	4313      	orrs	r3, r2
 80090b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80090c0:	bf00      	nop
 80090c2:	371c      	adds	r7, #28
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr
 80090cc:	03fff000 	.word	0x03fff000

080090d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	3360      	adds	r3, #96	@ 0x60
 80090de:	461a      	mov	r2, r3
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	4413      	add	r3, r2
 80090e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b087      	sub	sp, #28
 8009100:	af00      	add	r7, sp, #0
 8009102:	60f8      	str	r0, [r7, #12]
 8009104:	60b9      	str	r1, [r7, #8]
 8009106:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	3360      	adds	r3, #96	@ 0x60
 800910c:	461a      	mov	r2, r3
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4413      	add	r3, r2
 8009114:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	431a      	orrs	r2, r3
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009126:	bf00      	nop
 8009128:	371c      	adds	r7, #28
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009132:	b480      	push	{r7}
 8009134:	b087      	sub	sp, #28
 8009136:	af00      	add	r7, sp, #0
 8009138:	60f8      	str	r0, [r7, #12]
 800913a:	60b9      	str	r1, [r7, #8]
 800913c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	3360      	adds	r3, #96	@ 0x60
 8009142:	461a      	mov	r2, r3
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	4413      	add	r3, r2
 800914a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	431a      	orrs	r2, r3
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800915c:	bf00      	nop
 800915e:	371c      	adds	r7, #28
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8009168:	b480      	push	{r7}
 800916a:	b087      	sub	sp, #28
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	3360      	adds	r3, #96	@ 0x60
 8009178:	461a      	mov	r2, r3
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	4413      	add	r3, r2
 8009180:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	431a      	orrs	r2, r3
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8009192:	bf00      	nop
 8009194:	371c      	adds	r7, #28
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800919e:	b480      	push	{r7}
 80091a0:	b083      	sub	sp, #12
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
 80091a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	695b      	ldr	r3, [r3, #20]
 80091ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	431a      	orrs	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	615a      	str	r2, [r3, #20]
}
 80091b8:	bf00      	nop
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr

080091c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80091d8:	2301      	movs	r3, #1
 80091da:	e000      	b.n	80091de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr

080091ea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80091ea:	b480      	push	{r7}
 80091ec:	b087      	sub	sp, #28
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	60b9      	str	r1, [r7, #8]
 80091f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	3330      	adds	r3, #48	@ 0x30
 80091fa:	461a      	mov	r2, r3
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	0a1b      	lsrs	r3, r3, #8
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	f003 030c 	and.w	r3, r3, #12
 8009206:	4413      	add	r3, r2
 8009208:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	f003 031f 	and.w	r3, r3, #31
 8009214:	211f      	movs	r1, #31
 8009216:	fa01 f303 	lsl.w	r3, r1, r3
 800921a:	43db      	mvns	r3, r3
 800921c:	401a      	ands	r2, r3
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	0e9b      	lsrs	r3, r3, #26
 8009222:	f003 011f 	and.w	r1, r3, #31
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	f003 031f 	and.w	r3, r3, #31
 800922c:	fa01 f303 	lsl.w	r3, r1, r3
 8009230:	431a      	orrs	r2, r3
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009236:	bf00      	nop
 8009238:	371c      	adds	r7, #28
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009242:	b480      	push	{r7}
 8009244:	b087      	sub	sp, #28
 8009246:	af00      	add	r7, sp, #0
 8009248:	60f8      	str	r0, [r7, #12]
 800924a:	60b9      	str	r1, [r7, #8]
 800924c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	3314      	adds	r3, #20
 8009252:	461a      	mov	r2, r3
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	0e5b      	lsrs	r3, r3, #25
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	f003 0304 	and.w	r3, r3, #4
 800925e:	4413      	add	r3, r2
 8009260:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	0d1b      	lsrs	r3, r3, #20
 800926a:	f003 031f 	and.w	r3, r3, #31
 800926e:	2107      	movs	r1, #7
 8009270:	fa01 f303 	lsl.w	r3, r1, r3
 8009274:	43db      	mvns	r3, r3
 8009276:	401a      	ands	r2, r3
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	0d1b      	lsrs	r3, r3, #20
 800927c:	f003 031f 	and.w	r3, r3, #31
 8009280:	6879      	ldr	r1, [r7, #4]
 8009282:	fa01 f303 	lsl.w	r3, r1, r3
 8009286:	431a      	orrs	r2, r3
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800928c:	bf00      	nop
 800928e:	371c      	adds	r7, #28
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009298:	b480      	push	{r7}
 800929a:	b085      	sub	sp, #20
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092b0:	43db      	mvns	r3, r3
 80092b2:	401a      	ands	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f003 0318 	and.w	r3, r3, #24
 80092ba:	4908      	ldr	r1, [pc, #32]	@ (80092dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80092bc:	40d9      	lsrs	r1, r3
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	400b      	ands	r3, r1
 80092c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092c6:	431a      	orrs	r2, r3
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80092ce:	bf00      	nop
 80092d0:	3714      	adds	r7, #20
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop
 80092dc:	0007ffff 	.word	0x0007ffff

080092e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	f003 031f 	and.w	r3, r3, #31
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800930c:	4618      	mov	r0, r3
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009328:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800932c:	687a      	ldr	r2, [r7, #4]
 800932e:	6093      	str	r3, [r2, #8]
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800934c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009350:	d101      	bne.n	8009356 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009352:	2301      	movs	r3, #1
 8009354:	e000      	b.n	8009358 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8009356:	2300      	movs	r3, #0
}
 8009358:	4618      	mov	r0, r3
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	689b      	ldr	r3, [r3, #8]
 8009370:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009374:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009378:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800939c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80093a0:	d101      	bne.n	80093a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80093a2:	2301      	movs	r3, #1
 80093a4:	e000      	b.n	80093a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b083      	sub	sp, #12
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80093c8:	f043 0201 	orr.w	r2, r3, #1
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80093d0:	bf00      	nop
 80093d2:	370c      	adds	r7, #12
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr

080093dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80093dc:	b480      	push	{r7}
 80093de:	b083      	sub	sp, #12
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80093f0:	f043 0202 	orr.w	r2, r3, #2
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80093f8:	bf00      	nop
 80093fa:	370c      	adds	r7, #12
 80093fc:	46bd      	mov	sp, r7
 80093fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009402:	4770      	bx	lr

08009404 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009404:	b480      	push	{r7}
 8009406:	b083      	sub	sp, #12
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	f003 0301 	and.w	r3, r3, #1
 8009414:	2b01      	cmp	r3, #1
 8009416:	d101      	bne.n	800941c <LL_ADC_IsEnabled+0x18>
 8009418:	2301      	movs	r3, #1
 800941a:	e000      	b.n	800941e <LL_ADC_IsEnabled+0x1a>
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800942a:	b480      	push	{r7}
 800942c:	b083      	sub	sp, #12
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	f003 0302 	and.w	r3, r3, #2
 800943a:	2b02      	cmp	r3, #2
 800943c:	d101      	bne.n	8009442 <LL_ADC_IsDisableOngoing+0x18>
 800943e:	2301      	movs	r3, #1
 8009440:	e000      	b.n	8009444 <LL_ADC_IsDisableOngoing+0x1a>
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	370c      	adds	r7, #12
 8009448:	46bd      	mov	sp, r7
 800944a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944e:	4770      	bx	lr

08009450 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009460:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009464:	f043 0204 	orr.w	r2, r3, #4
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800946c:	bf00      	nop
 800946e:	370c      	adds	r7, #12
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr

08009478 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009478:	b480      	push	{r7}
 800947a:	b083      	sub	sp, #12
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009488:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800948c:	f043 0210 	orr.w	r2, r3, #16
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009494:	bf00      	nop
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr

080094a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f003 0304 	and.w	r3, r3, #4
 80094b0:	2b04      	cmp	r3, #4
 80094b2:	d101      	bne.n	80094b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80094b4:	2301      	movs	r3, #1
 80094b6:	e000      	b.n	80094ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	370c      	adds	r7, #12
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr

080094c6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80094c6:	b480      	push	{r7}
 80094c8:	b083      	sub	sp, #12
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80094d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80094da:	f043 0220 	orr.w	r2, r3, #32
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80094e2:	bf00      	nop
 80094e4:	370c      	adds	r7, #12
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr

080094ee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80094ee:	b480      	push	{r7}
 80094f0:	b083      	sub	sp, #12
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	f003 0308 	and.w	r3, r3, #8
 80094fe:	2b08      	cmp	r3, #8
 8009500:	d101      	bne.n	8009506 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009502:	2301      	movs	r3, #1
 8009504:	e000      	b.n	8009508 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009506:	2300      	movs	r3, #0
}
 8009508:	4618      	mov	r0, r3
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009514:	b590      	push	{r4, r7, lr}
 8009516:	b089      	sub	sp, #36	@ 0x24
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800951c:	2300      	movs	r3, #0
 800951e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009520:	2300      	movs	r3, #0
 8009522:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d101      	bne.n	800952e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	e1a9      	b.n	8009882 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	695b      	ldr	r3, [r3, #20]
 8009532:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009538:	2b00      	cmp	r3, #0
 800953a:	d109      	bne.n	8009550 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f7fb fa71 	bl	8004a24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2200      	movs	r2, #0
 8009546:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4618      	mov	r0, r3
 8009556:	f7ff fef1 	bl	800933c <LL_ADC_IsDeepPowerDownEnabled>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d004      	beq.n	800956a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4618      	mov	r0, r3
 8009566:	f7ff fed7 	bl	8009318 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4618      	mov	r0, r3
 8009570:	f7ff ff0c 	bl	800938c <LL_ADC_IsInternalRegulatorEnabled>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d115      	bne.n	80095a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4618      	mov	r0, r3
 8009580:	f7ff fef0 	bl	8009364 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009584:	4b9c      	ldr	r3, [pc, #624]	@ (80097f8 <HAL_ADC_Init+0x2e4>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	099b      	lsrs	r3, r3, #6
 800958a:	4a9c      	ldr	r2, [pc, #624]	@ (80097fc <HAL_ADC_Init+0x2e8>)
 800958c:	fba2 2303 	umull	r2, r3, r2, r3
 8009590:	099b      	lsrs	r3, r3, #6
 8009592:	3301      	adds	r3, #1
 8009594:	005b      	lsls	r3, r3, #1
 8009596:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009598:	e002      	b.n	80095a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	3b01      	subs	r3, #1
 800959e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1f9      	bne.n	800959a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7ff feee 	bl	800938c <LL_ADC_IsInternalRegulatorEnabled>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10d      	bne.n	80095d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095ba:	f043 0210 	orr.w	r2, r3, #16
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095c6:	f043 0201 	orr.w	r2, r3, #1
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4618      	mov	r0, r3
 80095d8:	f7ff ff62 	bl	80094a0 <LL_ADC_REG_IsConversionOngoing>
 80095dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095e2:	f003 0310 	and.w	r3, r3, #16
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f040 8142 	bne.w	8009870 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f040 813e 	bne.w	8009870 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095f8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80095fc:	f043 0202 	orr.w	r2, r3, #2
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4618      	mov	r0, r3
 800960a:	f7ff fefb 	bl	8009404 <LL_ADC_IsEnabled>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d141      	bne.n	8009698 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800961c:	d004      	beq.n	8009628 <HAL_ADC_Init+0x114>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a77      	ldr	r2, [pc, #476]	@ (8009800 <HAL_ADC_Init+0x2ec>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d10f      	bne.n	8009648 <HAL_ADC_Init+0x134>
 8009628:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800962c:	f7ff feea 	bl	8009404 <LL_ADC_IsEnabled>
 8009630:	4604      	mov	r4, r0
 8009632:	4873      	ldr	r0, [pc, #460]	@ (8009800 <HAL_ADC_Init+0x2ec>)
 8009634:	f7ff fee6 	bl	8009404 <LL_ADC_IsEnabled>
 8009638:	4603      	mov	r3, r0
 800963a:	4323      	orrs	r3, r4
 800963c:	2b00      	cmp	r3, #0
 800963e:	bf0c      	ite	eq
 8009640:	2301      	moveq	r3, #1
 8009642:	2300      	movne	r3, #0
 8009644:	b2db      	uxtb	r3, r3
 8009646:	e012      	b.n	800966e <HAL_ADC_Init+0x15a>
 8009648:	486e      	ldr	r0, [pc, #440]	@ (8009804 <HAL_ADC_Init+0x2f0>)
 800964a:	f7ff fedb 	bl	8009404 <LL_ADC_IsEnabled>
 800964e:	4604      	mov	r4, r0
 8009650:	486d      	ldr	r0, [pc, #436]	@ (8009808 <HAL_ADC_Init+0x2f4>)
 8009652:	f7ff fed7 	bl	8009404 <LL_ADC_IsEnabled>
 8009656:	4603      	mov	r3, r0
 8009658:	431c      	orrs	r4, r3
 800965a:	486c      	ldr	r0, [pc, #432]	@ (800980c <HAL_ADC_Init+0x2f8>)
 800965c:	f7ff fed2 	bl	8009404 <LL_ADC_IsEnabled>
 8009660:	4603      	mov	r3, r0
 8009662:	4323      	orrs	r3, r4
 8009664:	2b00      	cmp	r3, #0
 8009666:	bf0c      	ite	eq
 8009668:	2301      	moveq	r3, #1
 800966a:	2300      	movne	r3, #0
 800966c:	b2db      	uxtb	r3, r3
 800966e:	2b00      	cmp	r3, #0
 8009670:	d012      	beq.n	8009698 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800967a:	d004      	beq.n	8009686 <HAL_ADC_Init+0x172>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4a5f      	ldr	r2, [pc, #380]	@ (8009800 <HAL_ADC_Init+0x2ec>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d101      	bne.n	800968a <HAL_ADC_Init+0x176>
 8009686:	4a62      	ldr	r2, [pc, #392]	@ (8009810 <HAL_ADC_Init+0x2fc>)
 8009688:	e000      	b.n	800968c <HAL_ADC_Init+0x178>
 800968a:	4a62      	ldr	r2, [pc, #392]	@ (8009814 <HAL_ADC_Init+0x300>)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	4619      	mov	r1, r3
 8009692:	4610      	mov	r0, r2
 8009694:	f7ff fcc4 	bl	8009020 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	7f5b      	ldrb	r3, [r3, #29]
 800969c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80096a2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80096a8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80096ae:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80096b6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80096b8:	4313      	orrs	r3, r2
 80096ba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d106      	bne.n	80096d4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ca:	3b01      	subs	r3, #1
 80096cc:	045b      	lsls	r3, r3, #17
 80096ce:	69ba      	ldr	r2, [r7, #24]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d009      	beq.n	80096f0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096e0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096e8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80096ea:	69ba      	ldr	r2, [r7, #24]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	68da      	ldr	r2, [r3, #12]
 80096f6:	4b48      	ldr	r3, [pc, #288]	@ (8009818 <HAL_ADC_Init+0x304>)
 80096f8:	4013      	ands	r3, r2
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	6812      	ldr	r2, [r2, #0]
 80096fe:	69b9      	ldr	r1, [r7, #24]
 8009700:	430b      	orrs	r3, r1
 8009702:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	430a      	orrs	r2, r1
 8009718:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4618      	mov	r0, r3
 8009720:	f7ff fee5 	bl	80094ee <LL_ADC_INJ_IsConversionOngoing>
 8009724:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d17f      	bne.n	800982c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d17c      	bne.n	800982c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009736:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800973e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009740:	4313      	orrs	r3, r2
 8009742:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800974e:	f023 0302 	bic.w	r3, r3, #2
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	6812      	ldr	r2, [r2, #0]
 8009756:	69b9      	ldr	r1, [r7, #24]
 8009758:	430b      	orrs	r3, r1
 800975a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	691b      	ldr	r3, [r3, #16]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d017      	beq.n	8009794 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	691a      	ldr	r2, [r3, #16]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009772:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800977c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8009780:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	6911      	ldr	r1, [r2, #16]
 8009788:	687a      	ldr	r2, [r7, #4]
 800978a:	6812      	ldr	r2, [r2, #0]
 800978c:	430b      	orrs	r3, r1
 800978e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8009792:	e013      	b.n	80097bc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	691a      	ldr	r2, [r3, #16]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80097a2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	6812      	ldr	r2, [r2, #0]
 80097b0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80097b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80097b8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d12a      	bne.n	800981c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80097d0:	f023 0304 	bic.w	r3, r3, #4
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80097dc:	4311      	orrs	r1, r2
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80097e2:	4311      	orrs	r1, r2
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80097e8:	430a      	orrs	r2, r1
 80097ea:	431a      	orrs	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f042 0201 	orr.w	r2, r2, #1
 80097f4:	611a      	str	r2, [r3, #16]
 80097f6:	e019      	b.n	800982c <HAL_ADC_Init+0x318>
 80097f8:	20000054 	.word	0x20000054
 80097fc:	053e2d63 	.word	0x053e2d63
 8009800:	50000100 	.word	0x50000100
 8009804:	50000400 	.word	0x50000400
 8009808:	50000500 	.word	0x50000500
 800980c:	50000600 	.word	0x50000600
 8009810:	50000300 	.word	0x50000300
 8009814:	50000700 	.word	0x50000700
 8009818:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	691a      	ldr	r2, [r3, #16]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f022 0201 	bic.w	r2, r2, #1
 800982a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	695b      	ldr	r3, [r3, #20]
 8009830:	2b01      	cmp	r3, #1
 8009832:	d10c      	bne.n	800984e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800983a:	f023 010f 	bic.w	r1, r3, #15
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a1b      	ldr	r3, [r3, #32]
 8009842:	1e5a      	subs	r2, r3, #1
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	430a      	orrs	r2, r1
 800984a:	631a      	str	r2, [r3, #48]	@ 0x30
 800984c:	e007      	b.n	800985e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f022 020f 	bic.w	r2, r2, #15
 800985c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009862:	f023 0303 	bic.w	r3, r3, #3
 8009866:	f043 0201 	orr.w	r2, r3, #1
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800986e:	e007      	b.n	8009880 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009874:	f043 0210 	orr.w	r2, r3, #16
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009880:	7ffb      	ldrb	r3, [r7, #31]
}
 8009882:	4618      	mov	r0, r3
 8009884:	3724      	adds	r7, #36	@ 0x24
 8009886:	46bd      	mov	sp, r7
 8009888:	bd90      	pop	{r4, r7, pc}
 800988a:	bf00      	nop

0800988c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800989c:	d004      	beq.n	80098a8 <HAL_ADC_Start+0x1c>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a67      	ldr	r2, [pc, #412]	@ (8009a40 <HAL_ADC_Start+0x1b4>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d101      	bne.n	80098ac <HAL_ADC_Start+0x20>
 80098a8:	4b66      	ldr	r3, [pc, #408]	@ (8009a44 <HAL_ADC_Start+0x1b8>)
 80098aa:	e000      	b.n	80098ae <HAL_ADC_Start+0x22>
 80098ac:	4b66      	ldr	r3, [pc, #408]	@ (8009a48 <HAL_ADC_Start+0x1bc>)
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7ff fd16 	bl	80092e0 <LL_ADC_GetMultimode>
 80098b4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7ff fdf0 	bl	80094a0 <LL_ADC_REG_IsConversionOngoing>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f040 80b4 	bne.w	8009a30 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d101      	bne.n	80098d6 <HAL_ADC_Start+0x4a>
 80098d2:	2302      	movs	r3, #2
 80098d4:	e0af      	b.n	8009a36 <HAL_ADC_Start+0x1aa>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 fefc 	bl	800a6dc <ADC_Enable>
 80098e4:	4603      	mov	r3, r0
 80098e6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	f040 809b 	bne.w	8009a26 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80098f8:	f023 0301 	bic.w	r3, r3, #1
 80098fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a4d      	ldr	r2, [pc, #308]	@ (8009a40 <HAL_ADC_Start+0x1b4>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d009      	beq.n	8009922 <HAL_ADC_Start+0x96>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a4e      	ldr	r2, [pc, #312]	@ (8009a4c <HAL_ADC_Start+0x1c0>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d002      	beq.n	800991e <HAL_ADC_Start+0x92>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	e003      	b.n	8009926 <HAL_ADC_Start+0x9a>
 800991e:	4b4c      	ldr	r3, [pc, #304]	@ (8009a50 <HAL_ADC_Start+0x1c4>)
 8009920:	e001      	b.n	8009926 <HAL_ADC_Start+0x9a>
 8009922:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	6812      	ldr	r2, [r2, #0]
 800992a:	4293      	cmp	r3, r2
 800992c:	d002      	beq.n	8009934 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d105      	bne.n	8009940 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009938:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009944:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800994c:	d106      	bne.n	800995c <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009952:	f023 0206 	bic.w	r2, r3, #6
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	661a      	str	r2, [r3, #96]	@ 0x60
 800995a:	e002      	b.n	8009962 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	221c      	movs	r2, #28
 8009968:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a32      	ldr	r2, [pc, #200]	@ (8009a40 <HAL_ADC_Start+0x1b4>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d009      	beq.n	8009990 <HAL_ADC_Start+0x104>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a32      	ldr	r2, [pc, #200]	@ (8009a4c <HAL_ADC_Start+0x1c0>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d002      	beq.n	800998c <HAL_ADC_Start+0x100>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	e003      	b.n	8009994 <HAL_ADC_Start+0x108>
 800998c:	4b30      	ldr	r3, [pc, #192]	@ (8009a50 <HAL_ADC_Start+0x1c4>)
 800998e:	e001      	b.n	8009994 <HAL_ADC_Start+0x108>
 8009990:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	6812      	ldr	r2, [r2, #0]
 8009998:	4293      	cmp	r3, r2
 800999a:	d008      	beq.n	80099ae <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d005      	beq.n	80099ae <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	2b05      	cmp	r3, #5
 80099a6:	d002      	beq.n	80099ae <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	2b09      	cmp	r3, #9
 80099ac:	d114      	bne.n	80099d8 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	68db      	ldr	r3, [r3, #12]
 80099b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d007      	beq.n	80099cc <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80099c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4618      	mov	r0, r3
 80099d2:	f7ff fd3d 	bl	8009450 <LL_ADC_REG_StartConversion>
 80099d6:	e02d      	b.n	8009a34 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099dc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a15      	ldr	r2, [pc, #84]	@ (8009a40 <HAL_ADC_Start+0x1b4>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d009      	beq.n	8009a02 <HAL_ADC_Start+0x176>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a16      	ldr	r2, [pc, #88]	@ (8009a4c <HAL_ADC_Start+0x1c0>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d002      	beq.n	80099fe <HAL_ADC_Start+0x172>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	e003      	b.n	8009a06 <HAL_ADC_Start+0x17a>
 80099fe:	4b14      	ldr	r3, [pc, #80]	@ (8009a50 <HAL_ADC_Start+0x1c4>)
 8009a00:	e001      	b.n	8009a06 <HAL_ADC_Start+0x17a>
 8009a02:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009a06:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d00f      	beq.n	8009a34 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a18:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009a1c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009a24:	e006      	b.n	8009a34 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8009a2e:	e001      	b.n	8009a34 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009a30:	2302      	movs	r3, #2
 8009a32:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3718      	adds	r7, #24
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
 8009a3e:	bf00      	nop
 8009a40:	50000100 	.word	0x50000100
 8009a44:	50000300 	.word	0x50000300
 8009a48:	50000700 	.word	0x50000700
 8009a4c:	50000500 	.word	0x50000500
 8009a50:	50000400 	.word	0x50000400

08009a54 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d101      	bne.n	8009a6a <HAL_ADC_Stop+0x16>
 8009a66:	2302      	movs	r3, #2
 8009a68:	e023      	b.n	8009ab2 <HAL_ADC_Stop+0x5e>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009a72:	2103      	movs	r1, #3
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fd75 	bl	800a564 <ADC_ConversionStop>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009a7e:	7bfb      	ldrb	r3, [r7, #15]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d111      	bne.n	8009aa8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 febf 	bl	800a808 <ADC_Disable>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009a8e:	7bfb      	ldrb	r3, [r7, #15]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d109      	bne.n	8009aa8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a98:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009a9c:	f023 0301 	bic.w	r3, r3, #1
 8009aa0:	f043 0201 	orr.w	r2, r3, #1
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3710      	adds	r7, #16
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
	...

08009abc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b088      	sub	sp, #32
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ace:	d004      	beq.n	8009ada <HAL_ADC_PollForConversion+0x1e>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a77      	ldr	r2, [pc, #476]	@ (8009cb4 <HAL_ADC_PollForConversion+0x1f8>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d101      	bne.n	8009ade <HAL_ADC_PollForConversion+0x22>
 8009ada:	4b77      	ldr	r3, [pc, #476]	@ (8009cb8 <HAL_ADC_PollForConversion+0x1fc>)
 8009adc:	e000      	b.n	8009ae0 <HAL_ADC_PollForConversion+0x24>
 8009ade:	4b77      	ldr	r3, [pc, #476]	@ (8009cbc <HAL_ADC_PollForConversion+0x200>)
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7ff fbfd 	bl	80092e0 <LL_ADC_GetMultimode>
 8009ae6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	699b      	ldr	r3, [r3, #24]
 8009aec:	2b08      	cmp	r3, #8
 8009aee:	d102      	bne.n	8009af6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8009af0:	2308      	movs	r3, #8
 8009af2:	61fb      	str	r3, [r7, #28]
 8009af4:	e037      	b.n	8009b66 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d005      	beq.n	8009b08 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	2b05      	cmp	r3, #5
 8009b00:	d002      	beq.n	8009b08 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	2b09      	cmp	r3, #9
 8009b06:	d111      	bne.n	8009b2c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	f003 0301 	and.w	r3, r3, #1
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d007      	beq.n	8009b26 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b1a:	f043 0220 	orr.w	r2, r3, #32
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e0c1      	b.n	8009caa <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009b26:	2304      	movs	r3, #4
 8009b28:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8009b2a:	e01c      	b.n	8009b66 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b34:	d004      	beq.n	8009b40 <HAL_ADC_PollForConversion+0x84>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a5e      	ldr	r2, [pc, #376]	@ (8009cb4 <HAL_ADC_PollForConversion+0x1f8>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d101      	bne.n	8009b44 <HAL_ADC_PollForConversion+0x88>
 8009b40:	4b5d      	ldr	r3, [pc, #372]	@ (8009cb8 <HAL_ADC_PollForConversion+0x1fc>)
 8009b42:	e000      	b.n	8009b46 <HAL_ADC_PollForConversion+0x8a>
 8009b44:	4b5d      	ldr	r3, [pc, #372]	@ (8009cbc <HAL_ADC_PollForConversion+0x200>)
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7ff fbd8 	bl	80092fc <LL_ADC_GetMultiDMATransfer>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d007      	beq.n	8009b62 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b56:	f043 0220 	orr.w	r2, r3, #32
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e0a3      	b.n	8009caa <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009b62:	2304      	movs	r3, #4
 8009b64:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8009b66:	f7ff fa4f 	bl	8009008 <HAL_GetTick>
 8009b6a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009b6c:	e021      	b.n	8009bb2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b74:	d01d      	beq.n	8009bb2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8009b76:	f7ff fa47 	bl	8009008 <HAL_GetTick>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	683a      	ldr	r2, [r7, #0]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d302      	bcc.n	8009b8c <HAL_ADC_PollForConversion+0xd0>
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d112      	bne.n	8009bb2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	4013      	ands	r3, r2
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d10b      	bne.n	8009bb2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b9e:	f043 0204 	orr.w	r2, r3, #4
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e07b      	b.n	8009caa <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d0d6      	beq.n	8009b6e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bc4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7ff faf7 	bl	80091c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d01c      	beq.n	8009c16 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	7f5b      	ldrb	r3, [r3, #29]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d118      	bne.n	8009c16 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f003 0308 	and.w	r3, r3, #8
 8009bee:	2b08      	cmp	r3, #8
 8009bf0:	d111      	bne.n	8009c16 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bf6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d105      	bne.n	8009c16 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c0e:	f043 0201 	orr.w	r2, r3, #1
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a26      	ldr	r2, [pc, #152]	@ (8009cb4 <HAL_ADC_PollForConversion+0x1f8>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d009      	beq.n	8009c34 <HAL_ADC_PollForConversion+0x178>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	4a26      	ldr	r2, [pc, #152]	@ (8009cc0 <HAL_ADC_PollForConversion+0x204>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d002      	beq.n	8009c30 <HAL_ADC_PollForConversion+0x174>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	e003      	b.n	8009c38 <HAL_ADC_PollForConversion+0x17c>
 8009c30:	4b24      	ldr	r3, [pc, #144]	@ (8009cc4 <HAL_ADC_PollForConversion+0x208>)
 8009c32:	e001      	b.n	8009c38 <HAL_ADC_PollForConversion+0x17c>
 8009c34:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	6812      	ldr	r2, [r2, #0]
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d008      	beq.n	8009c52 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d005      	beq.n	8009c52 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	2b05      	cmp	r3, #5
 8009c4a:	d002      	beq.n	8009c52 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	2b09      	cmp	r3, #9
 8009c50:	d104      	bne.n	8009c5c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	61bb      	str	r3, [r7, #24]
 8009c5a:	e014      	b.n	8009c86 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a14      	ldr	r2, [pc, #80]	@ (8009cb4 <HAL_ADC_PollForConversion+0x1f8>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d009      	beq.n	8009c7a <HAL_ADC_PollForConversion+0x1be>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a15      	ldr	r2, [pc, #84]	@ (8009cc0 <HAL_ADC_PollForConversion+0x204>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d002      	beq.n	8009c76 <HAL_ADC_PollForConversion+0x1ba>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	e003      	b.n	8009c7e <HAL_ADC_PollForConversion+0x1c2>
 8009c76:	4b13      	ldr	r3, [pc, #76]	@ (8009cc4 <HAL_ADC_PollForConversion+0x208>)
 8009c78:	e001      	b.n	8009c7e <HAL_ADC_PollForConversion+0x1c2>
 8009c7a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009c7e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8009c86:	69fb      	ldr	r3, [r7, #28]
 8009c88:	2b08      	cmp	r3, #8
 8009c8a:	d104      	bne.n	8009c96 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2208      	movs	r2, #8
 8009c92:	601a      	str	r2, [r3, #0]
 8009c94:	e008      	b.n	8009ca8 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8009c96:	69bb      	ldr	r3, [r7, #24]
 8009c98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d103      	bne.n	8009ca8 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	220c      	movs	r2, #12
 8009ca6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009ca8:	2300      	movs	r3, #0
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3720      	adds	r7, #32
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	50000100 	.word	0x50000100
 8009cb8:	50000300 	.word	0x50000300
 8009cbc:	50000700 	.word	0x50000700
 8009cc0:	50000500 	.word	0x50000500
 8009cc4:	50000400 	.word	0x50000400

08009cc8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b083      	sub	sp, #12
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	370c      	adds	r7, #12
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr
	...

08009ce4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b0b6      	sub	sp, #216	@ 0xd8
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d102      	bne.n	8009d08 <HAL_ADC_ConfigChannel+0x24>
 8009d02:	2302      	movs	r3, #2
 8009d04:	f000 bc13 	b.w	800a52e <HAL_ADC_ConfigChannel+0x84a>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4618      	mov	r0, r3
 8009d16:	f7ff fbc3 	bl	80094a0 <LL_ADC_REG_IsConversionOngoing>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	f040 83f3 	bne.w	800a508 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6818      	ldr	r0, [r3, #0]
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	6859      	ldr	r1, [r3, #4]
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f7ff fa5b 	bl	80091ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f7ff fbb1 	bl	80094a0 <LL_ADC_REG_IsConversionOngoing>
 8009d3e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7ff fbd1 	bl	80094ee <LL_ADC_INJ_IsConversionOngoing>
 8009d4c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009d50:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f040 81d9 	bne.w	800a10c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009d5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f040 81d4 	bne.w	800a10c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d6c:	d10f      	bne.n	8009d8e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6818      	ldr	r0, [r3, #0]
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	2200      	movs	r2, #0
 8009d78:	4619      	mov	r1, r3
 8009d7a:	f7ff fa62 	bl	8009242 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7ff fa09 	bl	800919e <LL_ADC_SetSamplingTimeCommonConfig>
 8009d8c:	e00e      	b.n	8009dac <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6818      	ldr	r0, [r3, #0]
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	6819      	ldr	r1, [r3, #0]
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	f7ff fa51 	bl	8009242 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2100      	movs	r1, #0
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff f9f9 	bl	800919e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	695a      	ldr	r2, [r3, #20]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68db      	ldr	r3, [r3, #12]
 8009db6:	08db      	lsrs	r3, r3, #3
 8009db8:	f003 0303 	and.w	r3, r3, #3
 8009dbc:	005b      	lsls	r3, r3, #1
 8009dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8009dc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	2b04      	cmp	r3, #4
 8009dcc:	d022      	beq.n	8009e14 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6818      	ldr	r0, [r3, #0]
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	6919      	ldr	r1, [r3, #16]
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009dde:	f7ff f953 	bl	8009088 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6818      	ldr	r0, [r3, #0]
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	6919      	ldr	r1, [r3, #16]
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	699b      	ldr	r3, [r3, #24]
 8009dee:	461a      	mov	r2, r3
 8009df0:	f7ff f99f 	bl	8009132 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6818      	ldr	r0, [r3, #0]
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d102      	bne.n	8009e0a <HAL_ADC_ConfigChannel+0x126>
 8009e04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e08:	e000      	b.n	8009e0c <HAL_ADC_ConfigChannel+0x128>
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	f7ff f9ab 	bl	8009168 <LL_ADC_SetOffsetSaturation>
 8009e12:	e17b      	b.n	800a10c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	2100      	movs	r1, #0
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7ff f958 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009e20:	4603      	mov	r3, r0
 8009e22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d10a      	bne.n	8009e40 <HAL_ADC_ConfigChannel+0x15c>
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2100      	movs	r1, #0
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7ff f94d 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009e36:	4603      	mov	r3, r0
 8009e38:	0e9b      	lsrs	r3, r3, #26
 8009e3a:	f003 021f 	and.w	r2, r3, #31
 8009e3e:	e01e      	b.n	8009e7e <HAL_ADC_ConfigChannel+0x19a>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	2100      	movs	r1, #0
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7ff f942 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009e56:	fa93 f3a3 	rbit	r3, r3
 8009e5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009e5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009e62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009e66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d101      	bne.n	8009e72 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8009e6e:	2320      	movs	r3, #32
 8009e70:	e004      	b.n	8009e7c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8009e72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009e76:	fab3 f383 	clz	r3, r3
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d105      	bne.n	8009e96 <HAL_ADC_ConfigChannel+0x1b2>
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	0e9b      	lsrs	r3, r3, #26
 8009e90:	f003 031f 	and.w	r3, r3, #31
 8009e94:	e018      	b.n	8009ec8 <HAL_ADC_ConfigChannel+0x1e4>
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009ea2:	fa93 f3a3 	rbit	r3, r3
 8009ea6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009eaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009eae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8009eb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d101      	bne.n	8009ebe <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8009eba:	2320      	movs	r3, #32
 8009ebc:	e004      	b.n	8009ec8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8009ebe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ec2:	fab3 f383 	clz	r3, r3
 8009ec6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	d106      	bne.n	8009eda <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	2100      	movs	r1, #0
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f7ff f911 	bl	80090fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2101      	movs	r1, #1
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7ff f8f5 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d10a      	bne.n	8009f06 <HAL_ADC_ConfigChannel+0x222>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2101      	movs	r1, #1
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7ff f8ea 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009efc:	4603      	mov	r3, r0
 8009efe:	0e9b      	lsrs	r3, r3, #26
 8009f00:	f003 021f 	and.w	r2, r3, #31
 8009f04:	e01e      	b.n	8009f44 <HAL_ADC_ConfigChannel+0x260>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	2101      	movs	r1, #1
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f7ff f8df 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009f12:	4603      	mov	r3, r0
 8009f14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f1c:	fa93 f3a3 	rbit	r3, r3
 8009f20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8009f24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009f2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d101      	bne.n	8009f38 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8009f34:	2320      	movs	r3, #32
 8009f36:	e004      	b.n	8009f42 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8009f38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009f3c:	fab3 f383 	clz	r3, r3
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d105      	bne.n	8009f5c <HAL_ADC_ConfigChannel+0x278>
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	0e9b      	lsrs	r3, r3, #26
 8009f56:	f003 031f 	and.w	r3, r3, #31
 8009f5a:	e018      	b.n	8009f8e <HAL_ADC_ConfigChannel+0x2aa>
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009f68:	fa93 f3a3 	rbit	r3, r3
 8009f6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009f70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009f74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d101      	bne.n	8009f84 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8009f80:	2320      	movs	r3, #32
 8009f82:	e004      	b.n	8009f8e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8009f84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009f88:	fab3 f383 	clz	r3, r3
 8009f8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d106      	bne.n	8009fa0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2200      	movs	r2, #0
 8009f98:	2101      	movs	r1, #1
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f7ff f8ae 	bl	80090fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2102      	movs	r1, #2
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	f7ff f892 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009fac:	4603      	mov	r3, r0
 8009fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d10a      	bne.n	8009fcc <HAL_ADC_ConfigChannel+0x2e8>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2102      	movs	r1, #2
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7ff f887 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	0e9b      	lsrs	r3, r3, #26
 8009fc6:	f003 021f 	and.w	r2, r3, #31
 8009fca:	e01e      	b.n	800a00a <HAL_ADC_ConfigChannel+0x326>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	2102      	movs	r1, #2
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7ff f87c 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009fe2:	fa93 f3a3 	rbit	r3, r3
 8009fe6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009fea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009fee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8009ff2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d101      	bne.n	8009ffe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8009ffa:	2320      	movs	r3, #32
 8009ffc:	e004      	b.n	800a008 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8009ffe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a002:	fab3 f383 	clz	r3, r3
 800a006:	b2db      	uxtb	r3, r3
 800a008:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a012:	2b00      	cmp	r3, #0
 800a014:	d105      	bne.n	800a022 <HAL_ADC_ConfigChannel+0x33e>
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	0e9b      	lsrs	r3, r3, #26
 800a01c:	f003 031f 	and.w	r3, r3, #31
 800a020:	e016      	b.n	800a050 <HAL_ADC_ConfigChannel+0x36c>
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a02a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a02e:	fa93 f3a3 	rbit	r3, r3
 800a032:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800a034:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a036:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800a03a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800a042:	2320      	movs	r3, #32
 800a044:	e004      	b.n	800a050 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800a046:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a04a:	fab3 f383 	clz	r3, r3
 800a04e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a050:	429a      	cmp	r2, r3
 800a052:	d106      	bne.n	800a062 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	2200      	movs	r2, #0
 800a05a:	2102      	movs	r1, #2
 800a05c:	4618      	mov	r0, r3
 800a05e:	f7ff f84d 	bl	80090fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2103      	movs	r1, #3
 800a068:	4618      	mov	r0, r3
 800a06a:	f7ff f831 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 800a06e:	4603      	mov	r3, r0
 800a070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10a      	bne.n	800a08e <HAL_ADC_ConfigChannel+0x3aa>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2103      	movs	r1, #3
 800a07e:	4618      	mov	r0, r3
 800a080:	f7ff f826 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 800a084:	4603      	mov	r3, r0
 800a086:	0e9b      	lsrs	r3, r3, #26
 800a088:	f003 021f 	and.w	r2, r3, #31
 800a08c:	e017      	b.n	800a0be <HAL_ADC_ConfigChannel+0x3da>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	2103      	movs	r1, #3
 800a094:	4618      	mov	r0, r3
 800a096:	f7ff f81b 	bl	80090d0 <LL_ADC_GetOffsetChannel>
 800a09a:	4603      	mov	r3, r0
 800a09c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a09e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0a0:	fa93 f3a3 	rbit	r3, r3
 800a0a4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800a0a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0a8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800a0aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d101      	bne.n	800a0b4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800a0b0:	2320      	movs	r3, #32
 800a0b2:	e003      	b.n	800a0bc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800a0b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a0b6:	fab3 f383 	clz	r3, r3
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d105      	bne.n	800a0d6 <HAL_ADC_ConfigChannel+0x3f2>
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	0e9b      	lsrs	r3, r3, #26
 800a0d0:	f003 031f 	and.w	r3, r3, #31
 800a0d4:	e011      	b.n	800a0fa <HAL_ADC_ConfigChannel+0x416>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a0de:	fa93 f3a3 	rbit	r3, r3
 800a0e2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800a0e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800a0e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d101      	bne.n	800a0f2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800a0ee:	2320      	movs	r3, #32
 800a0f0:	e003      	b.n	800a0fa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800a0f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0f4:	fab3 f383 	clz	r3, r3
 800a0f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d106      	bne.n	800a10c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	2200      	movs	r2, #0
 800a104:	2103      	movs	r1, #3
 800a106:	4618      	mov	r0, r3
 800a108:	f7fe fff8 	bl	80090fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4618      	mov	r0, r3
 800a112:	f7ff f977 	bl	8009404 <LL_ADC_IsEnabled>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f040 813d 	bne.w	800a398 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6818      	ldr	r0, [r3, #0]
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	6819      	ldr	r1, [r3, #0]
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	461a      	mov	r2, r3
 800a12c:	f7ff f8b4 	bl	8009298 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	4aa2      	ldr	r2, [pc, #648]	@ (800a3c0 <HAL_ADC_ConfigChannel+0x6dc>)
 800a136:	4293      	cmp	r3, r2
 800a138:	f040 812e 	bne.w	800a398 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d10b      	bne.n	800a164 <HAL_ADC_ConfigChannel+0x480>
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	0e9b      	lsrs	r3, r3, #26
 800a152:	3301      	adds	r3, #1
 800a154:	f003 031f 	and.w	r3, r3, #31
 800a158:	2b09      	cmp	r3, #9
 800a15a:	bf94      	ite	ls
 800a15c:	2301      	movls	r3, #1
 800a15e:	2300      	movhi	r3, #0
 800a160:	b2db      	uxtb	r3, r3
 800a162:	e019      	b.n	800a198 <HAL_ADC_ConfigChannel+0x4b4>
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a16a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a16c:	fa93 f3a3 	rbit	r3, r3
 800a170:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800a172:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a174:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800a176:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d101      	bne.n	800a180 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800a17c:	2320      	movs	r3, #32
 800a17e:	e003      	b.n	800a188 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800a180:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a182:	fab3 f383 	clz	r3, r3
 800a186:	b2db      	uxtb	r3, r3
 800a188:	3301      	adds	r3, #1
 800a18a:	f003 031f 	and.w	r3, r3, #31
 800a18e:	2b09      	cmp	r3, #9
 800a190:	bf94      	ite	ls
 800a192:	2301      	movls	r3, #1
 800a194:	2300      	movhi	r3, #0
 800a196:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d079      	beq.n	800a290 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d107      	bne.n	800a1b8 <HAL_ADC_ConfigChannel+0x4d4>
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	0e9b      	lsrs	r3, r3, #26
 800a1ae:	3301      	adds	r3, #1
 800a1b0:	069b      	lsls	r3, r3, #26
 800a1b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a1b6:	e015      	b.n	800a1e4 <HAL_ADC_ConfigChannel+0x500>
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1c0:	fa93 f3a3 	rbit	r3, r3
 800a1c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800a1c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800a1ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d101      	bne.n	800a1d4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800a1d0:	2320      	movs	r3, #32
 800a1d2:	e003      	b.n	800a1dc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800a1d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1d6:	fab3 f383 	clz	r3, r3
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	3301      	adds	r3, #1
 800a1de:	069b      	lsls	r3, r3, #26
 800a1e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d109      	bne.n	800a204 <HAL_ADC_ConfigChannel+0x520>
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	0e9b      	lsrs	r3, r3, #26
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	f003 031f 	and.w	r3, r3, #31
 800a1fc:	2101      	movs	r1, #1
 800a1fe:	fa01 f303 	lsl.w	r3, r1, r3
 800a202:	e017      	b.n	800a234 <HAL_ADC_ConfigChannel+0x550>
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a20a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a20c:	fa93 f3a3 	rbit	r3, r3
 800a210:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800a212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a214:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800a216:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d101      	bne.n	800a220 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800a21c:	2320      	movs	r3, #32
 800a21e:	e003      	b.n	800a228 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800a220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a222:	fab3 f383 	clz	r3, r3
 800a226:	b2db      	uxtb	r3, r3
 800a228:	3301      	adds	r3, #1
 800a22a:	f003 031f 	and.w	r3, r3, #31
 800a22e:	2101      	movs	r1, #1
 800a230:	fa01 f303 	lsl.w	r3, r1, r3
 800a234:	ea42 0103 	orr.w	r1, r2, r3
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10a      	bne.n	800a25a <HAL_ADC_ConfigChannel+0x576>
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	0e9b      	lsrs	r3, r3, #26
 800a24a:	3301      	adds	r3, #1
 800a24c:	f003 021f 	and.w	r2, r3, #31
 800a250:	4613      	mov	r3, r2
 800a252:	005b      	lsls	r3, r3, #1
 800a254:	4413      	add	r3, r2
 800a256:	051b      	lsls	r3, r3, #20
 800a258:	e018      	b.n	800a28c <HAL_ADC_ConfigChannel+0x5a8>
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a262:	fa93 f3a3 	rbit	r3, r3
 800a266:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800a268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a26a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800a26c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800a272:	2320      	movs	r3, #32
 800a274:	e003      	b.n	800a27e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800a276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a278:	fab3 f383 	clz	r3, r3
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	3301      	adds	r3, #1
 800a280:	f003 021f 	and.w	r2, r3, #31
 800a284:	4613      	mov	r3, r2
 800a286:	005b      	lsls	r3, r3, #1
 800a288:	4413      	add	r3, r2
 800a28a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a28c:	430b      	orrs	r3, r1
 800a28e:	e07e      	b.n	800a38e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d107      	bne.n	800a2ac <HAL_ADC_ConfigChannel+0x5c8>
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	0e9b      	lsrs	r3, r3, #26
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	069b      	lsls	r3, r3, #26
 800a2a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a2aa:	e015      	b.n	800a2d8 <HAL_ADC_ConfigChannel+0x5f4>
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2b4:	fa93 f3a3 	rbit	r3, r3
 800a2b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800a2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2bc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800a2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d101      	bne.n	800a2c8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800a2c4:	2320      	movs	r3, #32
 800a2c6:	e003      	b.n	800a2d0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800a2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ca:	fab3 f383 	clz	r3, r3
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	069b      	lsls	r3, r3, #26
 800a2d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d109      	bne.n	800a2f8 <HAL_ADC_ConfigChannel+0x614>
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	0e9b      	lsrs	r3, r3, #26
 800a2ea:	3301      	adds	r3, #1
 800a2ec:	f003 031f 	and.w	r3, r3, #31
 800a2f0:	2101      	movs	r1, #1
 800a2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f6:	e017      	b.n	800a328 <HAL_ADC_ConfigChannel+0x644>
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2fe:	6a3b      	ldr	r3, [r7, #32]
 800a300:	fa93 f3a3 	rbit	r3, r3
 800a304:	61fb      	str	r3, [r7, #28]
  return result;
 800a306:	69fb      	ldr	r3, [r7, #28]
 800a308:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d101      	bne.n	800a314 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800a310:	2320      	movs	r3, #32
 800a312:	e003      	b.n	800a31c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800a314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a316:	fab3 f383 	clz	r3, r3
 800a31a:	b2db      	uxtb	r3, r3
 800a31c:	3301      	adds	r3, #1
 800a31e:	f003 031f 	and.w	r3, r3, #31
 800a322:	2101      	movs	r1, #1
 800a324:	fa01 f303 	lsl.w	r3, r1, r3
 800a328:	ea42 0103 	orr.w	r1, r2, r3
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10d      	bne.n	800a354 <HAL_ADC_ConfigChannel+0x670>
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	0e9b      	lsrs	r3, r3, #26
 800a33e:	3301      	adds	r3, #1
 800a340:	f003 021f 	and.w	r2, r3, #31
 800a344:	4613      	mov	r3, r2
 800a346:	005b      	lsls	r3, r3, #1
 800a348:	4413      	add	r3, r2
 800a34a:	3b1e      	subs	r3, #30
 800a34c:	051b      	lsls	r3, r3, #20
 800a34e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a352:	e01b      	b.n	800a38c <HAL_ADC_ConfigChannel+0x6a8>
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	fa93 f3a3 	rbit	r3, r3
 800a360:	613b      	str	r3, [r7, #16]
  return result;
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a366:	69bb      	ldr	r3, [r7, #24]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d101      	bne.n	800a370 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800a36c:	2320      	movs	r3, #32
 800a36e:	e003      	b.n	800a378 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	fab3 f383 	clz	r3, r3
 800a376:	b2db      	uxtb	r3, r3
 800a378:	3301      	adds	r3, #1
 800a37a:	f003 021f 	and.w	r2, r3, #31
 800a37e:	4613      	mov	r3, r2
 800a380:	005b      	lsls	r3, r3, #1
 800a382:	4413      	add	r3, r2
 800a384:	3b1e      	subs	r3, #30
 800a386:	051b      	lsls	r3, r3, #20
 800a388:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a38c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800a38e:	683a      	ldr	r2, [r7, #0]
 800a390:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a392:	4619      	mov	r1, r3
 800a394:	f7fe ff55 	bl	8009242 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	4b09      	ldr	r3, [pc, #36]	@ (800a3c4 <HAL_ADC_ConfigChannel+0x6e0>)
 800a39e:	4013      	ands	r3, r2
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	f000 80be 	beq.w	800a522 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a3ae:	d004      	beq.n	800a3ba <HAL_ADC_ConfigChannel+0x6d6>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a04      	ldr	r2, [pc, #16]	@ (800a3c8 <HAL_ADC_ConfigChannel+0x6e4>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d10a      	bne.n	800a3d0 <HAL_ADC_ConfigChannel+0x6ec>
 800a3ba:	4b04      	ldr	r3, [pc, #16]	@ (800a3cc <HAL_ADC_ConfigChannel+0x6e8>)
 800a3bc:	e009      	b.n	800a3d2 <HAL_ADC_ConfigChannel+0x6ee>
 800a3be:	bf00      	nop
 800a3c0:	407f0000 	.word	0x407f0000
 800a3c4:	80080000 	.word	0x80080000
 800a3c8:	50000100 	.word	0x50000100
 800a3cc:	50000300 	.word	0x50000300
 800a3d0:	4b59      	ldr	r3, [pc, #356]	@ (800a538 <HAL_ADC_ConfigChannel+0x854>)
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f7fe fe4a 	bl	800906c <LL_ADC_GetCommonPathInternalCh>
 800a3d8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a56      	ldr	r2, [pc, #344]	@ (800a53c <HAL_ADC_ConfigChannel+0x858>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d004      	beq.n	800a3f0 <HAL_ADC_ConfigChannel+0x70c>
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a55      	ldr	r2, [pc, #340]	@ (800a540 <HAL_ADC_ConfigChannel+0x85c>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d13a      	bne.n	800a466 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a3f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a3f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d134      	bne.n	800a466 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a404:	d005      	beq.n	800a412 <HAL_ADC_ConfigChannel+0x72e>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a4e      	ldr	r2, [pc, #312]	@ (800a544 <HAL_ADC_ConfigChannel+0x860>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	f040 8085 	bne.w	800a51c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a41a:	d004      	beq.n	800a426 <HAL_ADC_ConfigChannel+0x742>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a49      	ldr	r2, [pc, #292]	@ (800a548 <HAL_ADC_ConfigChannel+0x864>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d101      	bne.n	800a42a <HAL_ADC_ConfigChannel+0x746>
 800a426:	4a49      	ldr	r2, [pc, #292]	@ (800a54c <HAL_ADC_ConfigChannel+0x868>)
 800a428:	e000      	b.n	800a42c <HAL_ADC_ConfigChannel+0x748>
 800a42a:	4a43      	ldr	r2, [pc, #268]	@ (800a538 <HAL_ADC_ConfigChannel+0x854>)
 800a42c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a430:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a434:	4619      	mov	r1, r3
 800a436:	4610      	mov	r0, r2
 800a438:	f7fe fe05 	bl	8009046 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a43c:	4b44      	ldr	r3, [pc, #272]	@ (800a550 <HAL_ADC_ConfigChannel+0x86c>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	099b      	lsrs	r3, r3, #6
 800a442:	4a44      	ldr	r2, [pc, #272]	@ (800a554 <HAL_ADC_ConfigChannel+0x870>)
 800a444:	fba2 2303 	umull	r2, r3, r2, r3
 800a448:	099b      	lsrs	r3, r3, #6
 800a44a:	1c5a      	adds	r2, r3, #1
 800a44c:	4613      	mov	r3, r2
 800a44e:	005b      	lsls	r3, r3, #1
 800a450:	4413      	add	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a456:	e002      	b.n	800a45e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	3b01      	subs	r3, #1
 800a45c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d1f9      	bne.n	800a458 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a464:	e05a      	b.n	800a51c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a3b      	ldr	r2, [pc, #236]	@ (800a558 <HAL_ADC_ConfigChannel+0x874>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d125      	bne.n	800a4bc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a470:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a474:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d11f      	bne.n	800a4bc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a31      	ldr	r2, [pc, #196]	@ (800a548 <HAL_ADC_ConfigChannel+0x864>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d104      	bne.n	800a490 <HAL_ADC_ConfigChannel+0x7ac>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a34      	ldr	r2, [pc, #208]	@ (800a55c <HAL_ADC_ConfigChannel+0x878>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d047      	beq.n	800a520 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a498:	d004      	beq.n	800a4a4 <HAL_ADC_ConfigChannel+0x7c0>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a2a      	ldr	r2, [pc, #168]	@ (800a548 <HAL_ADC_ConfigChannel+0x864>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d101      	bne.n	800a4a8 <HAL_ADC_ConfigChannel+0x7c4>
 800a4a4:	4a29      	ldr	r2, [pc, #164]	@ (800a54c <HAL_ADC_ConfigChannel+0x868>)
 800a4a6:	e000      	b.n	800a4aa <HAL_ADC_ConfigChannel+0x7c6>
 800a4a8:	4a23      	ldr	r2, [pc, #140]	@ (800a538 <HAL_ADC_ConfigChannel+0x854>)
 800a4aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a4ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	4610      	mov	r0, r2
 800a4b6:	f7fe fdc6 	bl	8009046 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a4ba:	e031      	b.n	800a520 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a27      	ldr	r2, [pc, #156]	@ (800a560 <HAL_ADC_ConfigChannel+0x87c>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d12d      	bne.n	800a522 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a4c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a4ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d127      	bne.n	800a522 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a1c      	ldr	r2, [pc, #112]	@ (800a548 <HAL_ADC_ConfigChannel+0x864>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d022      	beq.n	800a522 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4e4:	d004      	beq.n	800a4f0 <HAL_ADC_ConfigChannel+0x80c>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a17      	ldr	r2, [pc, #92]	@ (800a548 <HAL_ADC_ConfigChannel+0x864>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d101      	bne.n	800a4f4 <HAL_ADC_ConfigChannel+0x810>
 800a4f0:	4a16      	ldr	r2, [pc, #88]	@ (800a54c <HAL_ADC_ConfigChannel+0x868>)
 800a4f2:	e000      	b.n	800a4f6 <HAL_ADC_ConfigChannel+0x812>
 800a4f4:	4a10      	ldr	r2, [pc, #64]	@ (800a538 <HAL_ADC_ConfigChannel+0x854>)
 800a4f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a4fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a4fe:	4619      	mov	r1, r3
 800a500:	4610      	mov	r0, r2
 800a502:	f7fe fda0 	bl	8009046 <LL_ADC_SetCommonPathInternalCh>
 800a506:	e00c      	b.n	800a522 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a50c:	f043 0220 	orr.w	r2, r3, #32
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a514:	2301      	movs	r3, #1
 800a516:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800a51a:	e002      	b.n	800a522 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a51c:	bf00      	nop
 800a51e:	e000      	b.n	800a522 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a520:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a52a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a52e:	4618      	mov	r0, r3
 800a530:	37d8      	adds	r7, #216	@ 0xd8
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	50000700 	.word	0x50000700
 800a53c:	c3210000 	.word	0xc3210000
 800a540:	90c00010 	.word	0x90c00010
 800a544:	50000600 	.word	0x50000600
 800a548:	50000100 	.word	0x50000100
 800a54c:	50000300 	.word	0x50000300
 800a550:	20000054 	.word	0x20000054
 800a554:	053e2d63 	.word	0x053e2d63
 800a558:	c7520000 	.word	0xc7520000
 800a55c:	50000500 	.word	0x50000500
 800a560:	cb840000 	.word	0xcb840000

0800a564 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b088      	sub	sp, #32
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a56e:	2300      	movs	r3, #0
 800a570:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4618      	mov	r0, r3
 800a57c:	f7fe ff90 	bl	80094a0 <LL_ADC_REG_IsConversionOngoing>
 800a580:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4618      	mov	r0, r3
 800a588:	f7fe ffb1 	bl	80094ee <LL_ADC_INJ_IsConversionOngoing>
 800a58c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d103      	bne.n	800a59c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2b00      	cmp	r3, #0
 800a598:	f000 8098 	beq.w	800a6cc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	68db      	ldr	r3, [r3, #12]
 800a5a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d02a      	beq.n	800a600 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	7f5b      	ldrb	r3, [r3, #29]
 800a5ae:	2b01      	cmp	r3, #1
 800a5b0:	d126      	bne.n	800a600 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	7f1b      	ldrb	r3, [r3, #28]
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d122      	bne.n	800a600 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a5be:	e014      	b.n	800a5ea <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a5c0:	69fb      	ldr	r3, [r7, #28]
 800a5c2:	4a45      	ldr	r2, [pc, #276]	@ (800a6d8 <ADC_ConversionStop+0x174>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d90d      	bls.n	800a5e4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5cc:	f043 0210 	orr.w	r2, r3, #16
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5d8:	f043 0201 	orr.w	r2, r3, #1
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e074      	b.n	800a6ce <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5f4:	2b40      	cmp	r3, #64	@ 0x40
 800a5f6:	d1e3      	bne.n	800a5c0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	2240      	movs	r2, #64	@ 0x40
 800a5fe:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	2b02      	cmp	r3, #2
 800a604:	d014      	beq.n	800a630 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	4618      	mov	r0, r3
 800a60c:	f7fe ff48 	bl	80094a0 <LL_ADC_REG_IsConversionOngoing>
 800a610:	4603      	mov	r3, r0
 800a612:	2b00      	cmp	r3, #0
 800a614:	d00c      	beq.n	800a630 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fe ff05 	bl	800942a <LL_ADC_IsDisableOngoing>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d104      	bne.n	800a630 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	4618      	mov	r0, r3
 800a62c:	f7fe ff24 	bl	8009478 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a630:	69bb      	ldr	r3, [r7, #24]
 800a632:	2b01      	cmp	r3, #1
 800a634:	d014      	beq.n	800a660 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4618      	mov	r0, r3
 800a63c:	f7fe ff57 	bl	80094ee <LL_ADC_INJ_IsConversionOngoing>
 800a640:	4603      	mov	r3, r0
 800a642:	2b00      	cmp	r3, #0
 800a644:	d00c      	beq.n	800a660 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4618      	mov	r0, r3
 800a64c:	f7fe feed 	bl	800942a <LL_ADC_IsDisableOngoing>
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d104      	bne.n	800a660 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7fe ff33 	bl	80094c6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	2b02      	cmp	r3, #2
 800a664:	d005      	beq.n	800a672 <ADC_ConversionStop+0x10e>
 800a666:	69bb      	ldr	r3, [r7, #24]
 800a668:	2b03      	cmp	r3, #3
 800a66a:	d105      	bne.n	800a678 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a66c:	230c      	movs	r3, #12
 800a66e:	617b      	str	r3, [r7, #20]
        break;
 800a670:	e005      	b.n	800a67e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a672:	2308      	movs	r3, #8
 800a674:	617b      	str	r3, [r7, #20]
        break;
 800a676:	e002      	b.n	800a67e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a678:	2304      	movs	r3, #4
 800a67a:	617b      	str	r3, [r7, #20]
        break;
 800a67c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a67e:	f7fe fcc3 	bl	8009008 <HAL_GetTick>
 800a682:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a684:	e01b      	b.n	800a6be <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a686:	f7fe fcbf 	bl	8009008 <HAL_GetTick>
 800a68a:	4602      	mov	r2, r0
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	1ad3      	subs	r3, r2, r3
 800a690:	2b05      	cmp	r3, #5
 800a692:	d914      	bls.n	800a6be <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	689a      	ldr	r2, [r3, #8]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	4013      	ands	r3, r2
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d00d      	beq.n	800a6be <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6a6:	f043 0210 	orr.w	r2, r3, #16
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6b2:	f043 0201 	orr.w	r2, r3, #1
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e007      	b.n	800a6ce <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	689a      	ldr	r2, [r3, #8]
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	4013      	ands	r3, r2
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1dc      	bne.n	800a686 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3720      	adds	r7, #32
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	a33fffff 	.word	0xa33fffff

0800a6dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7fe fe89 	bl	8009404 <LL_ADC_IsEnabled>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d176      	bne.n	800a7e6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	689a      	ldr	r2, [r3, #8]
 800a6fe:	4b3c      	ldr	r3, [pc, #240]	@ (800a7f0 <ADC_Enable+0x114>)
 800a700:	4013      	ands	r3, r2
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00d      	beq.n	800a722 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a70a:	f043 0210 	orr.w	r2, r3, #16
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a716:	f043 0201 	orr.w	r2, r3, #1
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	e062      	b.n	800a7e8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4618      	mov	r0, r3
 800a728:	f7fe fe44 	bl	80093b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a734:	d004      	beq.n	800a740 <ADC_Enable+0x64>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a2e      	ldr	r2, [pc, #184]	@ (800a7f4 <ADC_Enable+0x118>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d101      	bne.n	800a744 <ADC_Enable+0x68>
 800a740:	4b2d      	ldr	r3, [pc, #180]	@ (800a7f8 <ADC_Enable+0x11c>)
 800a742:	e000      	b.n	800a746 <ADC_Enable+0x6a>
 800a744:	4b2d      	ldr	r3, [pc, #180]	@ (800a7fc <ADC_Enable+0x120>)
 800a746:	4618      	mov	r0, r3
 800a748:	f7fe fc90 	bl	800906c <LL_ADC_GetCommonPathInternalCh>
 800a74c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a74e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a752:	2b00      	cmp	r3, #0
 800a754:	d013      	beq.n	800a77e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a756:	4b2a      	ldr	r3, [pc, #168]	@ (800a800 <ADC_Enable+0x124>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	099b      	lsrs	r3, r3, #6
 800a75c:	4a29      	ldr	r2, [pc, #164]	@ (800a804 <ADC_Enable+0x128>)
 800a75e:	fba2 2303 	umull	r2, r3, r2, r3
 800a762:	099b      	lsrs	r3, r3, #6
 800a764:	1c5a      	adds	r2, r3, #1
 800a766:	4613      	mov	r3, r2
 800a768:	005b      	lsls	r3, r3, #1
 800a76a:	4413      	add	r3, r2
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a770:	e002      	b.n	800a778 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	3b01      	subs	r3, #1
 800a776:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d1f9      	bne.n	800a772 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a77e:	f7fe fc43 	bl	8009008 <HAL_GetTick>
 800a782:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a784:	e028      	b.n	800a7d8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7fe fe3a 	bl	8009404 <LL_ADC_IsEnabled>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d104      	bne.n	800a7a0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7fe fe0a 	bl	80093b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a7a0:	f7fe fc32 	bl	8009008 <HAL_GetTick>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	1ad3      	subs	r3, r2, r3
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d914      	bls.n	800a7d8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f003 0301 	and.w	r3, r3, #1
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d00d      	beq.n	800a7d8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7c0:	f043 0210 	orr.w	r2, r3, #16
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7cc:	f043 0201 	orr.w	r2, r3, #1
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	e007      	b.n	800a7e8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f003 0301 	and.w	r3, r3, #1
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d1cf      	bne.n	800a786 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3710      	adds	r7, #16
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	8000003f 	.word	0x8000003f
 800a7f4:	50000100 	.word	0x50000100
 800a7f8:	50000300 	.word	0x50000300
 800a7fc:	50000700 	.word	0x50000700
 800a800:	20000054 	.word	0x20000054
 800a804:	053e2d63 	.word	0x053e2d63

0800a808 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4618      	mov	r0, r3
 800a816:	f7fe fe08 	bl	800942a <LL_ADC_IsDisableOngoing>
 800a81a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4618      	mov	r0, r3
 800a822:	f7fe fdef 	bl	8009404 <LL_ADC_IsEnabled>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d047      	beq.n	800a8bc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d144      	bne.n	800a8bc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	f003 030d 	and.w	r3, r3, #13
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d10c      	bne.n	800a85a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4618      	mov	r0, r3
 800a846:	f7fe fdc9 	bl	80093dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2203      	movs	r2, #3
 800a850:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a852:	f7fe fbd9 	bl	8009008 <HAL_GetTick>
 800a856:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a858:	e029      	b.n	800a8ae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a85e:	f043 0210 	orr.w	r2, r3, #16
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a86a:	f043 0201 	orr.w	r2, r3, #1
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a872:	2301      	movs	r3, #1
 800a874:	e023      	b.n	800a8be <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a876:	f7fe fbc7 	bl	8009008 <HAL_GetTick>
 800a87a:	4602      	mov	r2, r0
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	2b02      	cmp	r3, #2
 800a882:	d914      	bls.n	800a8ae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	f003 0301 	and.w	r3, r3, #1
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00d      	beq.n	800a8ae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a896:	f043 0210 	orr.w	r2, r3, #16
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8a2:	f043 0201 	orr.w	r2, r3, #1
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	e007      	b.n	800a8be <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	f003 0301 	and.w	r3, r3, #1
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1dc      	bne.n	800a876 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <LL_ADC_IsEnabled>:
{
 800a8c6:	b480      	push	{r7}
 800a8c8:	b083      	sub	sp, #12
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	f003 0301 	and.w	r3, r3, #1
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d101      	bne.n	800a8de <LL_ADC_IsEnabled+0x18>
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e000      	b.n	800a8e0 <LL_ADC_IsEnabled+0x1a>
 800a8de:	2300      	movs	r3, #0
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	370c      	adds	r7, #12
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <LL_ADC_StartCalibration>:
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800a8fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a902:	683a      	ldr	r2, [r7, #0]
 800a904:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a908:	4313      	orrs	r3, r2
 800a90a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	609a      	str	r2, [r3, #8]
}
 800a912:	bf00      	nop
 800a914:	370c      	adds	r7, #12
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <LL_ADC_IsCalibrationOnGoing>:
{
 800a91e:	b480      	push	{r7}
 800a920:	b083      	sub	sp, #12
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a92e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a932:	d101      	bne.n	800a938 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800a934:	2301      	movs	r3, #1
 800a936:	e000      	b.n	800a93a <LL_ADC_IsCalibrationOnGoing+0x1c>
 800a938:	2300      	movs	r3, #0
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	370c      	adds	r7, #12
 800a93e:	46bd      	mov	sp, r7
 800a940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a944:	4770      	bx	lr

0800a946 <LL_ADC_REG_IsConversionOngoing>:
{
 800a946:	b480      	push	{r7}
 800a948:	b083      	sub	sp, #12
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	689b      	ldr	r3, [r3, #8]
 800a952:	f003 0304 	and.w	r3, r3, #4
 800a956:	2b04      	cmp	r3, #4
 800a958:	d101      	bne.n	800a95e <LL_ADC_REG_IsConversionOngoing+0x18>
 800a95a:	2301      	movs	r3, #1
 800a95c:	e000      	b.n	800a960 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a95e:	2300      	movs	r3, #0
}
 800a960:	4618      	mov	r0, r3
 800a962:	370c      	adds	r7, #12
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr

0800a96c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b084      	sub	sp, #16
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800a976:	2300      	movs	r3, #0
 800a978:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a980:	2b01      	cmp	r3, #1
 800a982:	d101      	bne.n	800a988 <HAL_ADCEx_Calibration_Start+0x1c>
 800a984:	2302      	movs	r3, #2
 800a986:	e04d      	b.n	800aa24 <HAL_ADCEx_Calibration_Start+0xb8>
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2201      	movs	r2, #1
 800a98c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f7ff ff39 	bl	800a808 <ADC_Disable>
 800a996:	4603      	mov	r3, r0
 800a998:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800a99a:	7bfb      	ldrb	r3, [r7, #15]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d136      	bne.n	800aa0e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9a4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a9a8:	f023 0302 	bic.w	r3, r3, #2
 800a9ac:	f043 0202 	orr.w	r2, r3, #2
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	6839      	ldr	r1, [r7, #0]
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7ff ff96 	bl	800a8ec <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a9c0:	e014      	b.n	800a9ec <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	4a18      	ldr	r2, [pc, #96]	@ (800aa2c <HAL_ADCEx_Calibration_Start+0xc0>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d90d      	bls.n	800a9ec <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9d4:	f023 0312 	bic.w	r3, r3, #18
 800a9d8:	f043 0210 	orr.w	r2, r3, #16
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	e01b      	b.n	800aa24 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7ff ff94 	bl	800a91e <LL_ADC_IsCalibrationOnGoing>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1e2      	bne.n	800a9c2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa00:	f023 0303 	bic.w	r3, r3, #3
 800aa04:	f043 0201 	orr.w	r2, r3, #1
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aa0c:	e005      	b.n	800aa1a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa12:	f043 0210 	orr.w	r2, r3, #16
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800aa22:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3710      	adds	r7, #16
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	0004de01 	.word	0x0004de01

0800aa30 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800aa30:	b590      	push	{r4, r7, lr}
 800aa32:	b0a1      	sub	sp, #132	@ 0x84
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d101      	bne.n	800aa4e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800aa4a:	2302      	movs	r3, #2
 800aa4c:	e0e7      	b.n	800ac1e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2201      	movs	r2, #1
 800aa52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800aa56:	2300      	movs	r3, #0
 800aa58:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa66:	d102      	bne.n	800aa6e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800aa68:	4b6f      	ldr	r3, [pc, #444]	@ (800ac28 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800aa6a:	60bb      	str	r3, [r7, #8]
 800aa6c:	e009      	b.n	800aa82 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a6e      	ldr	r2, [pc, #440]	@ (800ac2c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d102      	bne.n	800aa7e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800aa78:	4b6d      	ldr	r3, [pc, #436]	@ (800ac30 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800aa7a:	60bb      	str	r3, [r7, #8]
 800aa7c:	e001      	b.n	800aa82 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800aa7e:	2300      	movs	r3, #0
 800aa80:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d10b      	bne.n	800aaa0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa8c:	f043 0220 	orr.w	r2, r3, #32
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e0be      	b.n	800ac1e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f7ff ff4f 	bl	800a946 <LL_ADC_REG_IsConversionOngoing>
 800aaa8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4618      	mov	r0, r3
 800aab0:	f7ff ff49 	bl	800a946 <LL_ADC_REG_IsConversionOngoing>
 800aab4:	4603      	mov	r3, r0
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	f040 80a0 	bne.w	800abfc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800aabc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	f040 809c 	bne.w	800abfc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aacc:	d004      	beq.n	800aad8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a55      	ldr	r2, [pc, #340]	@ (800ac28 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d101      	bne.n	800aadc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800aad8:	4b56      	ldr	r3, [pc, #344]	@ (800ac34 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800aada:	e000      	b.n	800aade <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800aadc:	4b56      	ldr	r3, [pc, #344]	@ (800ac38 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800aade:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d04b      	beq.n	800ab80 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800aae8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	6859      	ldr	r1, [r3, #4]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800aafa:	035b      	lsls	r3, r3, #13
 800aafc:	430b      	orrs	r3, r1
 800aafe:	431a      	orrs	r2, r3
 800ab00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab02:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab0c:	d004      	beq.n	800ab18 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4a45      	ldr	r2, [pc, #276]	@ (800ac28 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d10f      	bne.n	800ab38 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800ab18:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800ab1c:	f7ff fed3 	bl	800a8c6 <LL_ADC_IsEnabled>
 800ab20:	4604      	mov	r4, r0
 800ab22:	4841      	ldr	r0, [pc, #260]	@ (800ac28 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800ab24:	f7ff fecf 	bl	800a8c6 <LL_ADC_IsEnabled>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	4323      	orrs	r3, r4
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	bf0c      	ite	eq
 800ab30:	2301      	moveq	r3, #1
 800ab32:	2300      	movne	r3, #0
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	e012      	b.n	800ab5e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800ab38:	483c      	ldr	r0, [pc, #240]	@ (800ac2c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800ab3a:	f7ff fec4 	bl	800a8c6 <LL_ADC_IsEnabled>
 800ab3e:	4604      	mov	r4, r0
 800ab40:	483b      	ldr	r0, [pc, #236]	@ (800ac30 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800ab42:	f7ff fec0 	bl	800a8c6 <LL_ADC_IsEnabled>
 800ab46:	4603      	mov	r3, r0
 800ab48:	431c      	orrs	r4, r3
 800ab4a:	483c      	ldr	r0, [pc, #240]	@ (800ac3c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800ab4c:	f7ff febb 	bl	800a8c6 <LL_ADC_IsEnabled>
 800ab50:	4603      	mov	r3, r0
 800ab52:	4323      	orrs	r3, r4
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	bf0c      	ite	eq
 800ab58:	2301      	moveq	r3, #1
 800ab5a:	2300      	movne	r3, #0
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d056      	beq.n	800ac10 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800ab62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800ab6a:	f023 030f 	bic.w	r3, r3, #15
 800ab6e:	683a      	ldr	r2, [r7, #0]
 800ab70:	6811      	ldr	r1, [r2, #0]
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	6892      	ldr	r2, [r2, #8]
 800ab76:	430a      	orrs	r2, r1
 800ab78:	431a      	orrs	r2, r3
 800ab7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab7c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800ab7e:	e047      	b.n	800ac10 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800ab80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ab88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab8a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab94:	d004      	beq.n	800aba0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4a23      	ldr	r2, [pc, #140]	@ (800ac28 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d10f      	bne.n	800abc0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800aba0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800aba4:	f7ff fe8f 	bl	800a8c6 <LL_ADC_IsEnabled>
 800aba8:	4604      	mov	r4, r0
 800abaa:	481f      	ldr	r0, [pc, #124]	@ (800ac28 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800abac:	f7ff fe8b 	bl	800a8c6 <LL_ADC_IsEnabled>
 800abb0:	4603      	mov	r3, r0
 800abb2:	4323      	orrs	r3, r4
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	bf0c      	ite	eq
 800abb8:	2301      	moveq	r3, #1
 800abba:	2300      	movne	r3, #0
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	e012      	b.n	800abe6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800abc0:	481a      	ldr	r0, [pc, #104]	@ (800ac2c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800abc2:	f7ff fe80 	bl	800a8c6 <LL_ADC_IsEnabled>
 800abc6:	4604      	mov	r4, r0
 800abc8:	4819      	ldr	r0, [pc, #100]	@ (800ac30 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800abca:	f7ff fe7c 	bl	800a8c6 <LL_ADC_IsEnabled>
 800abce:	4603      	mov	r3, r0
 800abd0:	431c      	orrs	r4, r3
 800abd2:	481a      	ldr	r0, [pc, #104]	@ (800ac3c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800abd4:	f7ff fe77 	bl	800a8c6 <LL_ADC_IsEnabled>
 800abd8:	4603      	mov	r3, r0
 800abda:	4323      	orrs	r3, r4
 800abdc:	2b00      	cmp	r3, #0
 800abde:	bf0c      	ite	eq
 800abe0:	2301      	moveq	r3, #1
 800abe2:	2300      	movne	r3, #0
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d012      	beq.n	800ac10 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800abea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abec:	689b      	ldr	r3, [r3, #8]
 800abee:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800abf2:	f023 030f 	bic.w	r3, r3, #15
 800abf6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800abf8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800abfa:	e009      	b.n	800ac10 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac00:	f043 0220 	orr.w	r2, r3, #32
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800ac0e:	e000      	b.n	800ac12 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800ac10:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2200      	movs	r2, #0
 800ac16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800ac1a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3784      	adds	r7, #132	@ 0x84
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd90      	pop	{r4, r7, pc}
 800ac26:	bf00      	nop
 800ac28:	50000100 	.word	0x50000100
 800ac2c:	50000400 	.word	0x50000400
 800ac30:	50000500 	.word	0x50000500
 800ac34:	50000300 	.word	0x50000300
 800ac38:	50000700 	.word	0x50000700
 800ac3c:	50000600 	.word	0x50000600

0800ac40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ac40:	b480      	push	{r7}
 800ac42:	b085      	sub	sp, #20
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f003 0307 	and.w	r3, r3, #7
 800ac4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ac50:	4b0c      	ldr	r3, [pc, #48]	@ (800ac84 <__NVIC_SetPriorityGrouping+0x44>)
 800ac52:	68db      	ldr	r3, [r3, #12]
 800ac54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ac56:	68ba      	ldr	r2, [r7, #8]
 800ac58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ac68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800ac6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ac72:	4a04      	ldr	r2, [pc, #16]	@ (800ac84 <__NVIC_SetPriorityGrouping+0x44>)
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	60d3      	str	r3, [r2, #12]
}
 800ac78:	bf00      	nop
 800ac7a:	3714      	adds	r7, #20
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr
 800ac84:	e000ed00 	.word	0xe000ed00

0800ac88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ac8c:	4b04      	ldr	r3, [pc, #16]	@ (800aca0 <__NVIC_GetPriorityGrouping+0x18>)
 800ac8e:	68db      	ldr	r3, [r3, #12]
 800ac90:	0a1b      	lsrs	r3, r3, #8
 800ac92:	f003 0307 	and.w	r3, r3, #7
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr
 800aca0:	e000ed00 	.word	0xe000ed00

0800aca4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	4603      	mov	r3, r0
 800acac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800acae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	db0b      	blt.n	800acce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800acb6:	79fb      	ldrb	r3, [r7, #7]
 800acb8:	f003 021f 	and.w	r2, r3, #31
 800acbc:	4907      	ldr	r1, [pc, #28]	@ (800acdc <__NVIC_EnableIRQ+0x38>)
 800acbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acc2:	095b      	lsrs	r3, r3, #5
 800acc4:	2001      	movs	r0, #1
 800acc6:	fa00 f202 	lsl.w	r2, r0, r2
 800acca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800acce:	bf00      	nop
 800acd0:	370c      	adds	r7, #12
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	e000e100 	.word	0xe000e100

0800ace0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b083      	sub	sp, #12
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	4603      	mov	r3, r0
 800ace8:	6039      	str	r1, [r7, #0]
 800acea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800acec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	db0a      	blt.n	800ad0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	b2da      	uxtb	r2, r3
 800acf8:	490c      	ldr	r1, [pc, #48]	@ (800ad2c <__NVIC_SetPriority+0x4c>)
 800acfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acfe:	0112      	lsls	r2, r2, #4
 800ad00:	b2d2      	uxtb	r2, r2
 800ad02:	440b      	add	r3, r1
 800ad04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ad08:	e00a      	b.n	800ad20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	b2da      	uxtb	r2, r3
 800ad0e:	4908      	ldr	r1, [pc, #32]	@ (800ad30 <__NVIC_SetPriority+0x50>)
 800ad10:	79fb      	ldrb	r3, [r7, #7]
 800ad12:	f003 030f 	and.w	r3, r3, #15
 800ad16:	3b04      	subs	r3, #4
 800ad18:	0112      	lsls	r2, r2, #4
 800ad1a:	b2d2      	uxtb	r2, r2
 800ad1c:	440b      	add	r3, r1
 800ad1e:	761a      	strb	r2, [r3, #24]
}
 800ad20:	bf00      	nop
 800ad22:	370c      	adds	r7, #12
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr
 800ad2c:	e000e100 	.word	0xe000e100
 800ad30:	e000ed00 	.word	0xe000ed00

0800ad34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b089      	sub	sp, #36	@ 0x24
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f003 0307 	and.w	r3, r3, #7
 800ad46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ad48:	69fb      	ldr	r3, [r7, #28]
 800ad4a:	f1c3 0307 	rsb	r3, r3, #7
 800ad4e:	2b04      	cmp	r3, #4
 800ad50:	bf28      	it	cs
 800ad52:	2304      	movcs	r3, #4
 800ad54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ad56:	69fb      	ldr	r3, [r7, #28]
 800ad58:	3304      	adds	r3, #4
 800ad5a:	2b06      	cmp	r3, #6
 800ad5c:	d902      	bls.n	800ad64 <NVIC_EncodePriority+0x30>
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	3b03      	subs	r3, #3
 800ad62:	e000      	b.n	800ad66 <NVIC_EncodePriority+0x32>
 800ad64:	2300      	movs	r3, #0
 800ad66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ad68:	f04f 32ff 	mov.w	r2, #4294967295
 800ad6c:	69bb      	ldr	r3, [r7, #24]
 800ad6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad72:	43da      	mvns	r2, r3
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	401a      	ands	r2, r3
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ad7c:	f04f 31ff 	mov.w	r1, #4294967295
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	fa01 f303 	lsl.w	r3, r1, r3
 800ad86:	43d9      	mvns	r1, r3
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ad8c:	4313      	orrs	r3, r2
         );
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3724      	adds	r7, #36	@ 0x24
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b082      	sub	sp, #8
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f7ff ff4c 	bl	800ac40 <__NVIC_SetPriorityGrouping>
}
 800ada8:	bf00      	nop
 800adaa:	3708      	adds	r7, #8
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b086      	sub	sp, #24
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	4603      	mov	r3, r0
 800adb8:	60b9      	str	r1, [r7, #8]
 800adba:	607a      	str	r2, [r7, #4]
 800adbc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800adbe:	f7ff ff63 	bl	800ac88 <__NVIC_GetPriorityGrouping>
 800adc2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	68b9      	ldr	r1, [r7, #8]
 800adc8:	6978      	ldr	r0, [r7, #20]
 800adca:	f7ff ffb3 	bl	800ad34 <NVIC_EncodePriority>
 800adce:	4602      	mov	r2, r0
 800add0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800add4:	4611      	mov	r1, r2
 800add6:	4618      	mov	r0, r3
 800add8:	f7ff ff82 	bl	800ace0 <__NVIC_SetPriority>
}
 800addc:	bf00      	nop
 800adde:	3718      	adds	r7, #24
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bd80      	pop	{r7, pc}

0800ade4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b082      	sub	sp, #8
 800ade8:	af00      	add	r7, sp, #0
 800adea:	4603      	mov	r3, r0
 800adec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800adee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800adf2:	4618      	mov	r0, r3
 800adf4:	f7ff ff56 	bl	800aca4 <__NVIC_EnableIRQ>
}
 800adf8:	bf00      	nop
 800adfa:	3708      	adds	r7, #8
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d101      	bne.n	800ae12 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e054      	b.n	800aebc <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	7f5b      	ldrb	r3, [r3, #29]
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d105      	bne.n	800ae28 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7fb fa30 	bl	8006288 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2202      	movs	r2, #2
 800ae2c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	791b      	ldrb	r3, [r3, #4]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d10c      	bne.n	800ae50 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a22      	ldr	r2, [pc, #136]	@ (800aec4 <HAL_CRC_Init+0xc4>)
 800ae3c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	689a      	ldr	r2, [r3, #8]
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	f022 0218 	bic.w	r2, r2, #24
 800ae4c:	609a      	str	r2, [r3, #8]
 800ae4e:	e00c      	b.n	800ae6a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6899      	ldr	r1, [r3, #8]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	68db      	ldr	r3, [r3, #12]
 800ae58:	461a      	mov	r2, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 f94a 	bl	800b0f4 <HAL_CRCEx_Polynomial_Set>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d001      	beq.n	800ae6a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	e028      	b.n	800aebc <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	795b      	ldrb	r3, [r3, #5]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d105      	bne.n	800ae7e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f04f 32ff 	mov.w	r2, #4294967295
 800ae7a:	611a      	str	r2, [r3, #16]
 800ae7c:	e004      	b.n	800ae88 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	687a      	ldr	r2, [r7, #4]
 800ae84:	6912      	ldr	r2, [r2, #16]
 800ae86:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	695a      	ldr	r2, [r3, #20]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	430a      	orrs	r2, r1
 800ae9c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	699a      	ldr	r2, [r3, #24]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	430a      	orrs	r2, r1
 800aeb2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	2201      	movs	r2, #1
 800aeb8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3708      	adds	r7, #8
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}
 800aec4:	04c11db7 	.word	0x04c11db7

0800aec8 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b086      	sub	sp, #24
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800aed4:	2300      	movs	r3, #0
 800aed6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2202      	movs	r2, #2
 800aedc:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	689a      	ldr	r2, [r3, #8]
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f042 0201 	orr.w	r2, r2, #1
 800aeec:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6a1b      	ldr	r3, [r3, #32]
 800aef2:	2b03      	cmp	r3, #3
 800aef4:	d006      	beq.n	800af04 <HAL_CRC_Calculate+0x3c>
 800aef6:	2b03      	cmp	r3, #3
 800aef8:	d829      	bhi.n	800af4e <HAL_CRC_Calculate+0x86>
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d019      	beq.n	800af32 <HAL_CRC_Calculate+0x6a>
 800aefe:	2b02      	cmp	r3, #2
 800af00:	d01e      	beq.n	800af40 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800af02:	e024      	b.n	800af4e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800af04:	2300      	movs	r3, #0
 800af06:	617b      	str	r3, [r7, #20]
 800af08:	e00a      	b.n	800af20 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	68ba      	ldr	r2, [r7, #8]
 800af10:	441a      	add	r2, r3
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	6812      	ldr	r2, [r2, #0]
 800af18:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	3301      	adds	r3, #1
 800af1e:	617b      	str	r3, [r7, #20]
 800af20:	697a      	ldr	r2, [r7, #20]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	429a      	cmp	r2, r3
 800af26:	d3f0      	bcc.n	800af0a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	613b      	str	r3, [r7, #16]
      break;
 800af30:	e00e      	b.n	800af50 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	68b9      	ldr	r1, [r7, #8]
 800af36:	68f8      	ldr	r0, [r7, #12]
 800af38:	f000 f812 	bl	800af60 <CRC_Handle_8>
 800af3c:	6138      	str	r0, [r7, #16]
      break;
 800af3e:	e007      	b.n	800af50 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	68b9      	ldr	r1, [r7, #8]
 800af44:	68f8      	ldr	r0, [r7, #12]
 800af46:	f000 f89b 	bl	800b080 <CRC_Handle_16>
 800af4a:	6138      	str	r0, [r7, #16]
      break;
 800af4c:	e000      	b.n	800af50 <HAL_CRC_Calculate+0x88>
      break;
 800af4e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2201      	movs	r2, #1
 800af54:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800af56:	693b      	ldr	r3, [r7, #16]
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3718      	adds	r7, #24
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800af60:	b480      	push	{r7}
 800af62:	b089      	sub	sp, #36	@ 0x24
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	60b9      	str	r1, [r7, #8]
 800af6a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800af6c:	2300      	movs	r3, #0
 800af6e:	61fb      	str	r3, [r7, #28]
 800af70:	e023      	b.n	800afba <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800af72:	69fb      	ldr	r3, [r7, #28]
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	68ba      	ldr	r2, [r7, #8]
 800af78:	4413      	add	r3, r2
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800af7e:	69fb      	ldr	r3, [r7, #28]
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	3301      	adds	r3, #1
 800af84:	68b9      	ldr	r1, [r7, #8]
 800af86:	440b      	add	r3, r1
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800af8c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	3302      	adds	r3, #2
 800af94:	68b9      	ldr	r1, [r7, #8]
 800af96:	440b      	add	r3, r1
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800af9c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800af9e:	69fb      	ldr	r3, [r7, #28]
 800afa0:	009b      	lsls	r3, r3, #2
 800afa2:	3303      	adds	r3, #3
 800afa4:	68b9      	ldr	r1, [r7, #8]
 800afa6:	440b      	add	r3, r1
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800afb0:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800afb2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	3301      	adds	r3, #1
 800afb8:	61fb      	str	r3, [r7, #28]
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	089b      	lsrs	r3, r3, #2
 800afbe:	69fa      	ldr	r2, [r7, #28]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d3d6      	bcc.n	800af72 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f003 0303 	and.w	r3, r3, #3
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d04f      	beq.n	800b06e <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f003 0303 	and.w	r3, r3, #3
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d107      	bne.n	800afe8 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	009b      	lsls	r3, r3, #2
 800afdc:	68ba      	ldr	r2, [r7, #8]
 800afde:	4413      	add	r3, r2
 800afe0:	68fa      	ldr	r2, [r7, #12]
 800afe2:	6812      	ldr	r2, [r2, #0]
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f003 0303 	and.w	r3, r3, #3
 800afee:	2b02      	cmp	r3, #2
 800aff0:	d117      	bne.n	800b022 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	68ba      	ldr	r2, [r7, #8]
 800aff8:	4413      	add	r3, r2
 800affa:	781b      	ldrb	r3, [r3, #0]
 800affc:	b21b      	sxth	r3, r3
 800affe:	021b      	lsls	r3, r3, #8
 800b000:	b21a      	sxth	r2, r3
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	3301      	adds	r3, #1
 800b008:	68b9      	ldr	r1, [r7, #8]
 800b00a:	440b      	add	r3, r1
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	b21b      	sxth	r3, r3
 800b010:	4313      	orrs	r3, r2
 800b012:	b21b      	sxth	r3, r3
 800b014:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	8b7a      	ldrh	r2, [r7, #26]
 800b020:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f003 0303 	and.w	r3, r3, #3
 800b028:	2b03      	cmp	r3, #3
 800b02a:	d120      	bne.n	800b06e <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800b02c:	69fb      	ldr	r3, [r7, #28]
 800b02e:	009b      	lsls	r3, r3, #2
 800b030:	68ba      	ldr	r2, [r7, #8]
 800b032:	4413      	add	r3, r2
 800b034:	781b      	ldrb	r3, [r3, #0]
 800b036:	b21b      	sxth	r3, r3
 800b038:	021b      	lsls	r3, r3, #8
 800b03a:	b21a      	sxth	r2, r3
 800b03c:	69fb      	ldr	r3, [r7, #28]
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	3301      	adds	r3, #1
 800b042:	68b9      	ldr	r1, [r7, #8]
 800b044:	440b      	add	r3, r1
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	b21b      	sxth	r3, r3
 800b04a:	4313      	orrs	r3, r2
 800b04c:	b21b      	sxth	r3, r3
 800b04e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800b056:	697b      	ldr	r3, [r7, #20]
 800b058:	8b7a      	ldrh	r2, [r7, #26]
 800b05a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800b05c:	69fb      	ldr	r3, [r7, #28]
 800b05e:	009b      	lsls	r3, r3, #2
 800b060:	3302      	adds	r3, #2
 800b062:	68ba      	ldr	r2, [r7, #8]
 800b064:	4413      	add	r3, r2
 800b066:	68fa      	ldr	r2, [r7, #12]
 800b068:	6812      	ldr	r2, [r2, #0]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681b      	ldr	r3, [r3, #0]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3724      	adds	r7, #36	@ 0x24
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800b080:	b480      	push	{r7}
 800b082:	b087      	sub	sp, #28
 800b084:	af00      	add	r7, sp, #0
 800b086:	60f8      	str	r0, [r7, #12]
 800b088:	60b9      	str	r1, [r7, #8]
 800b08a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800b08c:	2300      	movs	r3, #0
 800b08e:	617b      	str	r3, [r7, #20]
 800b090:	e013      	b.n	800b0ba <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	68ba      	ldr	r2, [r7, #8]
 800b098:	4413      	add	r3, r2
 800b09a:	881b      	ldrh	r3, [r3, #0]
 800b09c:	041a      	lsls	r2, r3, #16
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	009b      	lsls	r3, r3, #2
 800b0a2:	3302      	adds	r3, #2
 800b0a4:	68b9      	ldr	r1, [r7, #8]
 800b0a6:	440b      	add	r3, r1
 800b0a8:	881b      	ldrh	r3, [r3, #0]
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	430a      	orrs	r2, r1
 800b0b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	617b      	str	r3, [r7, #20]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	085b      	lsrs	r3, r3, #1
 800b0be:	697a      	ldr	r2, [r7, #20]
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d3e6      	bcc.n	800b092 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f003 0301 	and.w	r3, r3, #1
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d009      	beq.n	800b0e2 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	009b      	lsls	r3, r3, #2
 800b0d8:	68ba      	ldr	r2, [r7, #8]
 800b0da:	4413      	add	r3, r2
 800b0dc:	881a      	ldrh	r2, [r3, #0]
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	681b      	ldr	r3, [r3, #0]
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	371c      	adds	r7, #28
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr

0800b0f4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b087      	sub	sp, #28
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	60f8      	str	r0, [r7, #12]
 800b0fc:	60b9      	str	r1, [r7, #8]
 800b0fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b100:	2300      	movs	r3, #0
 800b102:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800b104:	231f      	movs	r3, #31
 800b106:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	f003 0301 	and.w	r3, r3, #1
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d102      	bne.n	800b118 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	75fb      	strb	r3, [r7, #23]
 800b116:	e063      	b.n	800b1e0 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800b118:	bf00      	nop
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	1e5a      	subs	r2, r3, #1
 800b11e:	613a      	str	r2, [r7, #16]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d009      	beq.n	800b138 <HAL_CRCEx_Polynomial_Set+0x44>
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	f003 031f 	and.w	r3, r3, #31
 800b12a:	68ba      	ldr	r2, [r7, #8]
 800b12c:	fa22 f303 	lsr.w	r3, r2, r3
 800b130:	f003 0301 	and.w	r3, r3, #1
 800b134:	2b00      	cmp	r3, #0
 800b136:	d0f0      	beq.n	800b11a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b18      	cmp	r3, #24
 800b13c:	d846      	bhi.n	800b1cc <HAL_CRCEx_Polynomial_Set+0xd8>
 800b13e:	a201      	add	r2, pc, #4	@ (adr r2, 800b144 <HAL_CRCEx_Polynomial_Set+0x50>)
 800b140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b144:	0800b1d3 	.word	0x0800b1d3
 800b148:	0800b1cd 	.word	0x0800b1cd
 800b14c:	0800b1cd 	.word	0x0800b1cd
 800b150:	0800b1cd 	.word	0x0800b1cd
 800b154:	0800b1cd 	.word	0x0800b1cd
 800b158:	0800b1cd 	.word	0x0800b1cd
 800b15c:	0800b1cd 	.word	0x0800b1cd
 800b160:	0800b1cd 	.word	0x0800b1cd
 800b164:	0800b1c1 	.word	0x0800b1c1
 800b168:	0800b1cd 	.word	0x0800b1cd
 800b16c:	0800b1cd 	.word	0x0800b1cd
 800b170:	0800b1cd 	.word	0x0800b1cd
 800b174:	0800b1cd 	.word	0x0800b1cd
 800b178:	0800b1cd 	.word	0x0800b1cd
 800b17c:	0800b1cd 	.word	0x0800b1cd
 800b180:	0800b1cd 	.word	0x0800b1cd
 800b184:	0800b1b5 	.word	0x0800b1b5
 800b188:	0800b1cd 	.word	0x0800b1cd
 800b18c:	0800b1cd 	.word	0x0800b1cd
 800b190:	0800b1cd 	.word	0x0800b1cd
 800b194:	0800b1cd 	.word	0x0800b1cd
 800b198:	0800b1cd 	.word	0x0800b1cd
 800b19c:	0800b1cd 	.word	0x0800b1cd
 800b1a0:	0800b1cd 	.word	0x0800b1cd
 800b1a4:	0800b1a9 	.word	0x0800b1a9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	2b06      	cmp	r3, #6
 800b1ac:	d913      	bls.n	800b1d6 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800b1b2:	e010      	b.n	800b1d6 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	2b07      	cmp	r3, #7
 800b1b8:	d90f      	bls.n	800b1da <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800b1be:	e00c      	b.n	800b1da <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	2b0f      	cmp	r3, #15
 800b1c4:	d90b      	bls.n	800b1de <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800b1ca:	e008      	b.n	800b1de <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	75fb      	strb	r3, [r7, #23]
        break;
 800b1d0:	e006      	b.n	800b1e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800b1d2:	bf00      	nop
 800b1d4:	e004      	b.n	800b1e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800b1d6:	bf00      	nop
 800b1d8:	e002      	b.n	800b1e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800b1da:	bf00      	nop
 800b1dc:	e000      	b.n	800b1e0 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800b1de:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800b1e0:	7dfb      	ldrb	r3, [r7, #23]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d10d      	bne.n	800b202 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	689b      	ldr	r3, [r3, #8]
 800b1f4:	f023 0118 	bic.w	r1, r3, #24
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	430a      	orrs	r2, r1
 800b200:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800b202:	7dfb      	ldrb	r3, [r7, #23]
}
 800b204:	4618      	mov	r0, r3
 800b206:	371c      	adds	r7, #28
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d101      	bne.n	800b222 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	e08d      	b.n	800b33e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	461a      	mov	r2, r3
 800b228:	4b47      	ldr	r3, [pc, #284]	@ (800b348 <HAL_DMA_Init+0x138>)
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d80f      	bhi.n	800b24e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	461a      	mov	r2, r3
 800b234:	4b45      	ldr	r3, [pc, #276]	@ (800b34c <HAL_DMA_Init+0x13c>)
 800b236:	4413      	add	r3, r2
 800b238:	4a45      	ldr	r2, [pc, #276]	@ (800b350 <HAL_DMA_Init+0x140>)
 800b23a:	fba2 2303 	umull	r2, r3, r2, r3
 800b23e:	091b      	lsrs	r3, r3, #4
 800b240:	009a      	lsls	r2, r3, #2
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	4a42      	ldr	r2, [pc, #264]	@ (800b354 <HAL_DMA_Init+0x144>)
 800b24a:	641a      	str	r2, [r3, #64]	@ 0x40
 800b24c:	e00e      	b.n	800b26c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	461a      	mov	r2, r3
 800b254:	4b40      	ldr	r3, [pc, #256]	@ (800b358 <HAL_DMA_Init+0x148>)
 800b256:	4413      	add	r3, r2
 800b258:	4a3d      	ldr	r2, [pc, #244]	@ (800b350 <HAL_DMA_Init+0x140>)
 800b25a:	fba2 2303 	umull	r2, r3, r2, r3
 800b25e:	091b      	lsrs	r3, r3, #4
 800b260:	009a      	lsls	r2, r3, #2
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	4a3c      	ldr	r2, [pc, #240]	@ (800b35c <HAL_DMA_Init+0x14c>)
 800b26a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2202      	movs	r2, #2
 800b270:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800b282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b286:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800b290:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	691b      	ldr	r3, [r3, #16]
 800b296:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b29c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	699b      	ldr	r3, [r3, #24]
 800b2a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b2a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6a1b      	ldr	r3, [r3, #32]
 800b2ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800b2b0:	68fa      	ldr	r2, [r7, #12]
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	68fa      	ldr	r2, [r7, #12]
 800b2bc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 fa82 	bl	800b7c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	689b      	ldr	r3, [r3, #8]
 800b2c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b2cc:	d102      	bne.n	800b2d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	685a      	ldr	r2, [r3, #4]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b2dc:	b2d2      	uxtb	r2, r2
 800b2de:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b2e8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	685b      	ldr	r3, [r3, #4]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d010      	beq.n	800b314 <HAL_DMA_Init+0x104>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	2b04      	cmp	r3, #4
 800b2f8:	d80c      	bhi.n	800b314 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 faa2 	bl	800b844 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b304:	2200      	movs	r2, #0
 800b306:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b310:	605a      	str	r2, [r3, #4]
 800b312:	e008      	b.n	800b326 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2200      	movs	r2, #0
 800b324:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2200      	movs	r2, #0
 800b32a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2200      	movs	r2, #0
 800b338:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b33c:	2300      	movs	r3, #0
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3710      	adds	r7, #16
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	40020407 	.word	0x40020407
 800b34c:	bffdfff8 	.word	0xbffdfff8
 800b350:	cccccccd 	.word	0xcccccccd
 800b354:	40020000 	.word	0x40020000
 800b358:	bffdfbf8 	.word	0xbffdfbf8
 800b35c:	40020400 	.word	0x40020400

0800b360 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b086      	sub	sp, #24
 800b364:	af00      	add	r7, sp, #0
 800b366:	60f8      	str	r0, [r7, #12]
 800b368:	60b9      	str	r1, [r7, #8]
 800b36a:	607a      	str	r2, [r7, #4]
 800b36c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b36e:	2300      	movs	r3, #0
 800b370:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d101      	bne.n	800b380 <HAL_DMA_Start_IT+0x20>
 800b37c:	2302      	movs	r3, #2
 800b37e:	e066      	b.n	800b44e <HAL_DMA_Start_IT+0xee>
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b38e:	b2db      	uxtb	r3, r3
 800b390:	2b01      	cmp	r3, #1
 800b392:	d155      	bne.n	800b440 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2202      	movs	r2, #2
 800b398:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f022 0201 	bic.w	r2, r2, #1
 800b3b0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	68b9      	ldr	r1, [r7, #8]
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f000 f9c7 	bl	800b74c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d008      	beq.n	800b3d8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f042 020e 	orr.w	r2, r2, #14
 800b3d4:	601a      	str	r2, [r3, #0]
 800b3d6:	e00f      	b.n	800b3f8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f022 0204 	bic.w	r2, r2, #4
 800b3e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	681a      	ldr	r2, [r3, #0]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f042 020a 	orr.w	r2, r2, #10
 800b3f6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b402:	2b00      	cmp	r3, #0
 800b404:	d007      	beq.n	800b416 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b40a:	681a      	ldr	r2, [r3, #0]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b410:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b414:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d007      	beq.n	800b42e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b428:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b42c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f042 0201 	orr.w	r2, r2, #1
 800b43c:	601a      	str	r2, [r3, #0]
 800b43e:	e005      	b.n	800b44c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	2200      	movs	r2, #0
 800b444:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800b448:	2302      	movs	r3, #2
 800b44a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800b44c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3718      	adds	r7, #24
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}

0800b456 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b456:	b480      	push	{r7}
 800b458:	b085      	sub	sp, #20
 800b45a:	af00      	add	r7, sp, #0
 800b45c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b45e:	2300      	movs	r3, #0
 800b460:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b468:	b2db      	uxtb	r3, r3
 800b46a:	2b02      	cmp	r3, #2
 800b46c:	d005      	beq.n	800b47a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2204      	movs	r2, #4
 800b472:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800b474:	2301      	movs	r3, #1
 800b476:	73fb      	strb	r3, [r7, #15]
 800b478:	e037      	b.n	800b4ea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	681a      	ldr	r2, [r3, #0]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f022 020e 	bic.w	r2, r2, #14
 800b488:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b48e:	681a      	ldr	r2, [r3, #0]
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b494:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b498:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f022 0201 	bic.w	r2, r2, #1
 800b4a8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4ae:	f003 021f 	and.w	r2, r3, #31
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4b6:	2101      	movs	r1, #1
 800b4b8:	fa01 f202 	lsl.w	r2, r1, r2
 800b4bc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b4c6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d00c      	beq.n	800b4ea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4d4:	681a      	ldr	r2, [r3, #0]
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b4de:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b4e8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800b4fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3714      	adds	r7, #20
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b510:	2300      	movs	r3, #0
 800b512:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	2b02      	cmp	r3, #2
 800b51e:	d00d      	beq.n	800b53c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2204      	movs	r2, #4
 800b524:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2201      	movs	r2, #1
 800b52a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2200      	movs	r2, #0
 800b532:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800b536:	2301      	movs	r3, #1
 800b538:	73fb      	strb	r3, [r7, #15]
 800b53a:	e047      	b.n	800b5cc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f022 020e 	bic.w	r2, r2, #14
 800b54a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	681a      	ldr	r2, [r3, #0]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f022 0201 	bic.w	r2, r2, #1
 800b55a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b560:	681a      	ldr	r2, [r3, #0]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b566:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b56a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b570:	f003 021f 	and.w	r2, r3, #31
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b578:	2101      	movs	r1, #1
 800b57a:	fa01 f202 	lsl.w	r2, r1, r2
 800b57e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b584:	687a      	ldr	r2, [r7, #4]
 800b586:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b588:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d00c      	beq.n	800b5ac <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b59c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b5a0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b5aa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d003      	beq.n	800b5cc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	4798      	blx	r3
    }
  }
  return status;
 800b5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b084      	sub	sp, #16
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5f2:	f003 031f 	and.w	r3, r3, #31
 800b5f6:	2204      	movs	r2, #4
 800b5f8:	409a      	lsls	r2, r3
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d026      	beq.n	800b650 <HAL_DMA_IRQHandler+0x7a>
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	f003 0304 	and.w	r3, r3, #4
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d021      	beq.n	800b650 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f003 0320 	and.w	r3, r3, #32
 800b616:	2b00      	cmp	r3, #0
 800b618:	d107      	bne.n	800b62a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	681a      	ldr	r2, [r3, #0]
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f022 0204 	bic.w	r2, r2, #4
 800b628:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b62e:	f003 021f 	and.w	r2, r3, #31
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b636:	2104      	movs	r1, #4
 800b638:	fa01 f202 	lsl.w	r2, r1, r2
 800b63c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b642:	2b00      	cmp	r3, #0
 800b644:	d071      	beq.n	800b72a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b64e:	e06c      	b.n	800b72a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b654:	f003 031f 	and.w	r3, r3, #31
 800b658:	2202      	movs	r2, #2
 800b65a:	409a      	lsls	r2, r3
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	4013      	ands	r3, r2
 800b660:	2b00      	cmp	r3, #0
 800b662:	d02e      	beq.n	800b6c2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	f003 0302 	and.w	r3, r3, #2
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d029      	beq.n	800b6c2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f003 0320 	and.w	r3, r3, #32
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d10b      	bne.n	800b694 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	681a      	ldr	r2, [r3, #0]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f022 020a 	bic.w	r2, r2, #10
 800b68a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2201      	movs	r2, #1
 800b690:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b698:	f003 021f 	and.w	r2, r3, #31
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6a0:	2102      	movs	r1, #2
 800b6a2:	fa01 f202 	lsl.w	r2, r1, r2
 800b6a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d038      	beq.n	800b72a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b6c0:	e033      	b.n	800b72a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6c6:	f003 031f 	and.w	r3, r3, #31
 800b6ca:	2208      	movs	r2, #8
 800b6cc:	409a      	lsls	r2, r3
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	4013      	ands	r3, r2
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d02a      	beq.n	800b72c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	f003 0308 	and.w	r3, r3, #8
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d025      	beq.n	800b72c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	681a      	ldr	r2, [r3, #0]
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f022 020e 	bic.w	r2, r2, #14
 800b6ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6f4:	f003 021f 	and.w	r2, r3, #31
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6fc:	2101      	movs	r1, #1
 800b6fe:	fa01 f202 	lsl.w	r2, r1, r2
 800b702:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2201      	movs	r2, #1
 800b708:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2201      	movs	r2, #1
 800b70e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2200      	movs	r2, #0
 800b716:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d004      	beq.n	800b72c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b72a:	bf00      	nop
 800b72c:	bf00      	nop
}
 800b72e:	3710      	adds	r7, #16
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}

0800b734 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800b734:	b480      	push	{r7}
 800b736:	b083      	sub	sp, #12
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800b740:	4618      	mov	r0, r3
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	60f8      	str	r0, [r7, #12]
 800b754:	60b9      	str	r1, [r7, #8]
 800b756:	607a      	str	r2, [r7, #4]
 800b758:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b75e:	68fa      	ldr	r2, [r7, #12]
 800b760:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b762:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d004      	beq.n	800b776 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b770:	68fa      	ldr	r2, [r7, #12]
 800b772:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b774:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b77a:	f003 021f 	and.w	r2, r3, #31
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b782:	2101      	movs	r1, #1
 800b784:	fa01 f202 	lsl.w	r2, r1, r2
 800b788:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	683a      	ldr	r2, [r7, #0]
 800b790:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	2b10      	cmp	r3, #16
 800b798:	d108      	bne.n	800b7ac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	68ba      	ldr	r2, [r7, #8]
 800b7a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b7aa:	e007      	b.n	800b7bc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	68ba      	ldr	r2, [r7, #8]
 800b7b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	687a      	ldr	r2, [r7, #4]
 800b7ba:	60da      	str	r2, [r3, #12]
}
 800b7bc:	bf00      	nop
 800b7be:	3714      	adds	r7, #20
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c6:	4770      	bx	lr

0800b7c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b087      	sub	sp, #28
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	4b16      	ldr	r3, [pc, #88]	@ (800b830 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d802      	bhi.n	800b7e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800b7dc:	4b15      	ldr	r3, [pc, #84]	@ (800b834 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800b7de:	617b      	str	r3, [r7, #20]
 800b7e0:	e001      	b.n	800b7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800b7e2:	4b15      	ldr	r3, [pc, #84]	@ (800b838 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800b7e4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	b2db      	uxtb	r3, r3
 800b7f0:	3b08      	subs	r3, #8
 800b7f2:	4a12      	ldr	r2, [pc, #72]	@ (800b83c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800b7f4:	fba2 2303 	umull	r2, r3, r2, r3
 800b7f8:	091b      	lsrs	r3, r3, #4
 800b7fa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b800:	089b      	lsrs	r3, r3, #2
 800b802:	009a      	lsls	r2, r3, #2
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	4413      	add	r3, r2
 800b808:	461a      	mov	r2, r3
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	4a0b      	ldr	r2, [pc, #44]	@ (800b840 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800b812:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f003 031f 	and.w	r3, r3, #31
 800b81a:	2201      	movs	r2, #1
 800b81c:	409a      	lsls	r2, r3
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b822:	bf00      	nop
 800b824:	371c      	adds	r7, #28
 800b826:	46bd      	mov	sp, r7
 800b828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82c:	4770      	bx	lr
 800b82e:	bf00      	nop
 800b830:	40020407 	.word	0x40020407
 800b834:	40020800 	.word	0x40020800
 800b838:	40020820 	.word	0x40020820
 800b83c:	cccccccd 	.word	0xcccccccd
 800b840:	40020880 	.word	0x40020880

0800b844 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b844:	b480      	push	{r7}
 800b846:	b085      	sub	sp, #20
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	b2db      	uxtb	r3, r3
 800b852:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	4b0b      	ldr	r3, [pc, #44]	@ (800b884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b858:	4413      	add	r3, r2
 800b85a:	009b      	lsls	r3, r3, #2
 800b85c:	461a      	mov	r2, r3
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	4a08      	ldr	r2, [pc, #32]	@ (800b888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b866:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	3b01      	subs	r3, #1
 800b86c:	f003 031f 	and.w	r3, r3, #31
 800b870:	2201      	movs	r2, #1
 800b872:	409a      	lsls	r2, r3
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b878:	bf00      	nop
 800b87a:	3714      	adds	r7, #20
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr
 800b884:	1000823f 	.word	0x1000823f
 800b888:	40020940 	.word	0x40020940

0800b88c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b087      	sub	sp, #28
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b896:	2300      	movs	r3, #0
 800b898:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b89a:	e15a      	b.n	800bb52 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	2101      	movs	r1, #1
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	fa01 f303 	lsl.w	r3, r1, r3
 800b8a8:	4013      	ands	r3, r2
 800b8aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f000 814c 	beq.w	800bb4c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	f003 0303 	and.w	r3, r3, #3
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d005      	beq.n	800b8cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b8c8:	2b02      	cmp	r3, #2
 800b8ca:	d130      	bne.n	800b92e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	689b      	ldr	r3, [r3, #8]
 800b8d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	005b      	lsls	r3, r3, #1
 800b8d6:	2203      	movs	r2, #3
 800b8d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b8dc:	43db      	mvns	r3, r3
 800b8de:	693a      	ldr	r2, [r7, #16]
 800b8e0:	4013      	ands	r3, r2
 800b8e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	68da      	ldr	r2, [r3, #12]
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	005b      	lsls	r3, r3, #1
 800b8ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b8f0:	693a      	ldr	r2, [r7, #16]
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	693a      	ldr	r2, [r7, #16]
 800b8fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	685b      	ldr	r3, [r3, #4]
 800b900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b902:	2201      	movs	r2, #1
 800b904:	697b      	ldr	r3, [r7, #20]
 800b906:	fa02 f303 	lsl.w	r3, r2, r3
 800b90a:	43db      	mvns	r3, r3
 800b90c:	693a      	ldr	r2, [r7, #16]
 800b90e:	4013      	ands	r3, r2
 800b910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	685b      	ldr	r3, [r3, #4]
 800b916:	091b      	lsrs	r3, r3, #4
 800b918:	f003 0201 	and.w	r2, r3, #1
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	fa02 f303 	lsl.w	r3, r2, r3
 800b922:	693a      	ldr	r2, [r7, #16]
 800b924:	4313      	orrs	r3, r2
 800b926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	693a      	ldr	r2, [r7, #16]
 800b92c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	685b      	ldr	r3, [r3, #4]
 800b932:	f003 0303 	and.w	r3, r3, #3
 800b936:	2b03      	cmp	r3, #3
 800b938:	d017      	beq.n	800b96a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	68db      	ldr	r3, [r3, #12]
 800b93e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	005b      	lsls	r3, r3, #1
 800b944:	2203      	movs	r2, #3
 800b946:	fa02 f303 	lsl.w	r3, r2, r3
 800b94a:	43db      	mvns	r3, r3
 800b94c:	693a      	ldr	r2, [r7, #16]
 800b94e:	4013      	ands	r3, r2
 800b950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	689a      	ldr	r2, [r3, #8]
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	005b      	lsls	r3, r3, #1
 800b95a:	fa02 f303 	lsl.w	r3, r2, r3
 800b95e:	693a      	ldr	r2, [r7, #16]
 800b960:	4313      	orrs	r3, r2
 800b962:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	693a      	ldr	r2, [r7, #16]
 800b968:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	f003 0303 	and.w	r3, r3, #3
 800b972:	2b02      	cmp	r3, #2
 800b974:	d123      	bne.n	800b9be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	08da      	lsrs	r2, r3, #3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	3208      	adds	r2, #8
 800b97e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b982:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	f003 0307 	and.w	r3, r3, #7
 800b98a:	009b      	lsls	r3, r3, #2
 800b98c:	220f      	movs	r2, #15
 800b98e:	fa02 f303 	lsl.w	r3, r2, r3
 800b992:	43db      	mvns	r3, r3
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	4013      	ands	r3, r2
 800b998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	691a      	ldr	r2, [r3, #16]
 800b99e:	697b      	ldr	r3, [r7, #20]
 800b9a0:	f003 0307 	and.w	r3, r3, #7
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b9aa:	693a      	ldr	r2, [r7, #16]
 800b9ac:	4313      	orrs	r3, r2
 800b9ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	08da      	lsrs	r2, r3, #3
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	3208      	adds	r2, #8
 800b9b8:	6939      	ldr	r1, [r7, #16]
 800b9ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	005b      	lsls	r3, r3, #1
 800b9c8:	2203      	movs	r2, #3
 800b9ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ce:	43db      	mvns	r3, r3
 800b9d0:	693a      	ldr	r2, [r7, #16]
 800b9d2:	4013      	ands	r3, r2
 800b9d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	685b      	ldr	r3, [r3, #4]
 800b9da:	f003 0203 	and.w	r2, r3, #3
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	005b      	lsls	r3, r3, #1
 800b9e2:	fa02 f303 	lsl.w	r3, r2, r3
 800b9e6:	693a      	ldr	r2, [r7, #16]
 800b9e8:	4313      	orrs	r3, r2
 800b9ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	693a      	ldr	r2, [r7, #16]
 800b9f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	f000 80a6 	beq.w	800bb4c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ba00:	4b5b      	ldr	r3, [pc, #364]	@ (800bb70 <HAL_GPIO_Init+0x2e4>)
 800ba02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba04:	4a5a      	ldr	r2, [pc, #360]	@ (800bb70 <HAL_GPIO_Init+0x2e4>)
 800ba06:	f043 0301 	orr.w	r3, r3, #1
 800ba0a:	6613      	str	r3, [r2, #96]	@ 0x60
 800ba0c:	4b58      	ldr	r3, [pc, #352]	@ (800bb70 <HAL_GPIO_Init+0x2e4>)
 800ba0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba10:	f003 0301 	and.w	r3, r3, #1
 800ba14:	60bb      	str	r3, [r7, #8]
 800ba16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ba18:	4a56      	ldr	r2, [pc, #344]	@ (800bb74 <HAL_GPIO_Init+0x2e8>)
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	089b      	lsrs	r3, r3, #2
 800ba1e:	3302      	adds	r3, #2
 800ba20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	f003 0303 	and.w	r3, r3, #3
 800ba2c:	009b      	lsls	r3, r3, #2
 800ba2e:	220f      	movs	r2, #15
 800ba30:	fa02 f303 	lsl.w	r3, r2, r3
 800ba34:	43db      	mvns	r3, r3
 800ba36:	693a      	ldr	r2, [r7, #16]
 800ba38:	4013      	ands	r3, r2
 800ba3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800ba42:	d01f      	beq.n	800ba84 <HAL_GPIO_Init+0x1f8>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	4a4c      	ldr	r2, [pc, #304]	@ (800bb78 <HAL_GPIO_Init+0x2ec>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d019      	beq.n	800ba80 <HAL_GPIO_Init+0x1f4>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	4a4b      	ldr	r2, [pc, #300]	@ (800bb7c <HAL_GPIO_Init+0x2f0>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d013      	beq.n	800ba7c <HAL_GPIO_Init+0x1f0>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	4a4a      	ldr	r2, [pc, #296]	@ (800bb80 <HAL_GPIO_Init+0x2f4>)
 800ba58:	4293      	cmp	r3, r2
 800ba5a:	d00d      	beq.n	800ba78 <HAL_GPIO_Init+0x1ec>
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	4a49      	ldr	r2, [pc, #292]	@ (800bb84 <HAL_GPIO_Init+0x2f8>)
 800ba60:	4293      	cmp	r3, r2
 800ba62:	d007      	beq.n	800ba74 <HAL_GPIO_Init+0x1e8>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	4a48      	ldr	r2, [pc, #288]	@ (800bb88 <HAL_GPIO_Init+0x2fc>)
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d101      	bne.n	800ba70 <HAL_GPIO_Init+0x1e4>
 800ba6c:	2305      	movs	r3, #5
 800ba6e:	e00a      	b.n	800ba86 <HAL_GPIO_Init+0x1fa>
 800ba70:	2306      	movs	r3, #6
 800ba72:	e008      	b.n	800ba86 <HAL_GPIO_Init+0x1fa>
 800ba74:	2304      	movs	r3, #4
 800ba76:	e006      	b.n	800ba86 <HAL_GPIO_Init+0x1fa>
 800ba78:	2303      	movs	r3, #3
 800ba7a:	e004      	b.n	800ba86 <HAL_GPIO_Init+0x1fa>
 800ba7c:	2302      	movs	r3, #2
 800ba7e:	e002      	b.n	800ba86 <HAL_GPIO_Init+0x1fa>
 800ba80:	2301      	movs	r3, #1
 800ba82:	e000      	b.n	800ba86 <HAL_GPIO_Init+0x1fa>
 800ba84:	2300      	movs	r3, #0
 800ba86:	697a      	ldr	r2, [r7, #20]
 800ba88:	f002 0203 	and.w	r2, r2, #3
 800ba8c:	0092      	lsls	r2, r2, #2
 800ba8e:	4093      	lsls	r3, r2
 800ba90:	693a      	ldr	r2, [r7, #16]
 800ba92:	4313      	orrs	r3, r2
 800ba94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ba96:	4937      	ldr	r1, [pc, #220]	@ (800bb74 <HAL_GPIO_Init+0x2e8>)
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	089b      	lsrs	r3, r3, #2
 800ba9c:	3302      	adds	r3, #2
 800ba9e:	693a      	ldr	r2, [r7, #16]
 800baa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800baa4:	4b39      	ldr	r3, [pc, #228]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	43db      	mvns	r3, r3
 800baae:	693a      	ldr	r2, [r7, #16]
 800bab0:	4013      	ands	r3, r2
 800bab2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bab4:	683b      	ldr	r3, [r7, #0]
 800bab6:	685b      	ldr	r3, [r3, #4]
 800bab8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800babc:	2b00      	cmp	r3, #0
 800babe:	d003      	beq.n	800bac8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800bac0:	693a      	ldr	r2, [r7, #16]
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	4313      	orrs	r3, r2
 800bac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800bac8:	4a30      	ldr	r2, [pc, #192]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800bace:	4b2f      	ldr	r3, [pc, #188]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800bad0:	68db      	ldr	r3, [r3, #12]
 800bad2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	43db      	mvns	r3, r3
 800bad8:	693a      	ldr	r2, [r7, #16]
 800bada:	4013      	ands	r3, r2
 800badc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	685b      	ldr	r3, [r3, #4]
 800bae2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d003      	beq.n	800baf2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800baea:	693a      	ldr	r2, [r7, #16]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	4313      	orrs	r3, r2
 800baf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800baf2:	4a26      	ldr	r2, [pc, #152]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800baf8:	4b24      	ldr	r3, [pc, #144]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	43db      	mvns	r3, r3
 800bb02:	693a      	ldr	r2, [r7, #16]
 800bb04:	4013      	ands	r3, r2
 800bb06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d003      	beq.n	800bb1c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800bb14:	693a      	ldr	r2, [r7, #16]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800bb1c:	4a1b      	ldr	r2, [pc, #108]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800bb22:	4b1a      	ldr	r3, [pc, #104]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	43db      	mvns	r3, r3
 800bb2c:	693a      	ldr	r2, [r7, #16]
 800bb2e:	4013      	ands	r3, r2
 800bb30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	685b      	ldr	r3, [r3, #4]
 800bb36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d003      	beq.n	800bb46 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800bb3e:	693a      	ldr	r2, [r7, #16]
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	4313      	orrs	r3, r2
 800bb44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800bb46:	4a11      	ldr	r2, [pc, #68]	@ (800bb8c <HAL_GPIO_Init+0x300>)
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	3301      	adds	r3, #1
 800bb50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	681a      	ldr	r2, [r3, #0]
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	fa22 f303 	lsr.w	r3, r2, r3
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	f47f ae9d 	bne.w	800b89c <HAL_GPIO_Init+0x10>
  }
}
 800bb62:	bf00      	nop
 800bb64:	bf00      	nop
 800bb66:	371c      	adds	r7, #28
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr
 800bb70:	40021000 	.word	0x40021000
 800bb74:	40010000 	.word	0x40010000
 800bb78:	48000400 	.word	0x48000400
 800bb7c:	48000800 	.word	0x48000800
 800bb80:	48000c00 	.word	0x48000c00
 800bb84:	48001000 	.word	0x48001000
 800bb88:	48001400 	.word	0x48001400
 800bb8c:	40010400 	.word	0x40010400

0800bb90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b085      	sub	sp, #20
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	460b      	mov	r3, r1
 800bb9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	691a      	ldr	r2, [r3, #16]
 800bba0:	887b      	ldrh	r3, [r7, #2]
 800bba2:	4013      	ands	r3, r2
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d002      	beq.n	800bbae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	73fb      	strb	r3, [r7, #15]
 800bbac:	e001      	b.n	800bbb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800bbb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	3714      	adds	r7, #20
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbe:	4770      	bx	lr

0800bbc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bbc0:	b480      	push	{r7}
 800bbc2:	b083      	sub	sp, #12
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	460b      	mov	r3, r1
 800bbca:	807b      	strh	r3, [r7, #2]
 800bbcc:	4613      	mov	r3, r2
 800bbce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bbd0:	787b      	ldrb	r3, [r7, #1]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d003      	beq.n	800bbde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bbd6:	887a      	ldrh	r2, [r7, #2]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bbdc:	e002      	b.n	800bbe4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bbde:	887a      	ldrh	r2, [r7, #2]
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bbe4:	bf00      	nop
 800bbe6:	370c      	adds	r7, #12
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800bbfa:	4b08      	ldr	r3, [pc, #32]	@ (800bc1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bbfc:	695a      	ldr	r2, [r3, #20]
 800bbfe:	88fb      	ldrh	r3, [r7, #6]
 800bc00:	4013      	ands	r3, r2
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d006      	beq.n	800bc14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bc06:	4a05      	ldr	r2, [pc, #20]	@ (800bc1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bc08:	88fb      	ldrh	r3, [r7, #6]
 800bc0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bc0c:	88fb      	ldrh	r3, [r7, #6]
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f7f9 fe90 	bl	8005934 <HAL_GPIO_EXTI_Callback>
  }
}
 800bc14:	bf00      	nop
 800bc16:	3708      	adds	r7, #8
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}
 800bc1c:	40010400 	.word	0x40010400

0800bc20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b085      	sub	sp, #20
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d141      	bne.n	800bcb2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800bc2e:	4b4b      	ldr	r3, [pc, #300]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bc36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc3a:	d131      	bne.n	800bca0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bc3c:	4b47      	ldr	r3, [pc, #284]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc42:	4a46      	ldr	r2, [pc, #280]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bc4c:	4b43      	ldr	r3, [pc, #268]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bc54:	4a41      	ldr	r2, [pc, #260]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bc5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bc5c:	4b40      	ldr	r3, [pc, #256]	@ (800bd60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2232      	movs	r2, #50	@ 0x32
 800bc62:	fb02 f303 	mul.w	r3, r2, r3
 800bc66:	4a3f      	ldr	r2, [pc, #252]	@ (800bd64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bc68:	fba2 2303 	umull	r2, r3, r2, r3
 800bc6c:	0c9b      	lsrs	r3, r3, #18
 800bc6e:	3301      	adds	r3, #1
 800bc70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bc72:	e002      	b.n	800bc7a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	3b01      	subs	r3, #1
 800bc78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bc7a:	4b38      	ldr	r3, [pc, #224]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc7c:	695b      	ldr	r3, [r3, #20]
 800bc7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc86:	d102      	bne.n	800bc8e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d1f2      	bne.n	800bc74 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bc8e:	4b33      	ldr	r3, [pc, #204]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bc90:	695b      	ldr	r3, [r3, #20]
 800bc92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc9a:	d158      	bne.n	800bd4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bc9c:	2303      	movs	r3, #3
 800bc9e:	e057      	b.n	800bd50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bca0:	4b2e      	ldr	r3, [pc, #184]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bca6:	4a2d      	ldr	r2, [pc, #180]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bcac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800bcb0:	e04d      	b.n	800bd4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcb8:	d141      	bne.n	800bd3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800bcba:	4b28      	ldr	r3, [pc, #160]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bcc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bcc6:	d131      	bne.n	800bd2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bcc8:	4b24      	ldr	r3, [pc, #144]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcce:	4a23      	ldr	r2, [pc, #140]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bcd4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bcd8:	4b20      	ldr	r3, [pc, #128]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bce0:	4a1e      	ldr	r2, [pc, #120]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bce2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bce6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bce8:	4b1d      	ldr	r3, [pc, #116]	@ (800bd60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	2232      	movs	r2, #50	@ 0x32
 800bcee:	fb02 f303 	mul.w	r3, r2, r3
 800bcf2:	4a1c      	ldr	r2, [pc, #112]	@ (800bd64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800bcf4:	fba2 2303 	umull	r2, r3, r2, r3
 800bcf8:	0c9b      	lsrs	r3, r3, #18
 800bcfa:	3301      	adds	r3, #1
 800bcfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bcfe:	e002      	b.n	800bd06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	3b01      	subs	r3, #1
 800bd04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bd06:	4b15      	ldr	r3, [pc, #84]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd08:	695b      	ldr	r3, [r3, #20]
 800bd0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd12:	d102      	bne.n	800bd1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d1f2      	bne.n	800bd00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bd1a:	4b10      	ldr	r3, [pc, #64]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd1c:	695b      	ldr	r3, [r3, #20]
 800bd1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd26:	d112      	bne.n	800bd4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800bd28:	2303      	movs	r3, #3
 800bd2a:	e011      	b.n	800bd50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800bd2c:	4b0b      	ldr	r3, [pc, #44]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd32:	4a0a      	ldr	r2, [pc, #40]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800bd3c:	e007      	b.n	800bd4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bd3e:	4b07      	ldr	r3, [pc, #28]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bd46:	4a05      	ldr	r2, [pc, #20]	@ (800bd5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800bd48:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bd4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800bd4e:	2300      	movs	r3, #0
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3714      	adds	r7, #20
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr
 800bd5c:	40007000 	.word	0x40007000
 800bd60:	20000054 	.word	0x20000054
 800bd64:	431bde83 	.word	0x431bde83

0800bd68 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800bd6c:	4b05      	ldr	r3, [pc, #20]	@ (800bd84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800bd6e:	689b      	ldr	r3, [r3, #8]
 800bd70:	4a04      	ldr	r2, [pc, #16]	@ (800bd84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800bd72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bd76:	6093      	str	r3, [r2, #8]
}
 800bd78:	bf00      	nop
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd80:	4770      	bx	lr
 800bd82:	bf00      	nop
 800bd84:	40007000 	.word	0x40007000

0800bd88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b088      	sub	sp, #32
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d101      	bne.n	800bd9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bd96:	2301      	movs	r3, #1
 800bd98:	e2fe      	b.n	800c398 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f003 0301 	and.w	r3, r3, #1
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d075      	beq.n	800be92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bda6:	4b97      	ldr	r3, [pc, #604]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	f003 030c 	and.w	r3, r3, #12
 800bdae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bdb0:	4b94      	ldr	r3, [pc, #592]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bdb2:	68db      	ldr	r3, [r3, #12]
 800bdb4:	f003 0303 	and.w	r3, r3, #3
 800bdb8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	2b0c      	cmp	r3, #12
 800bdbe:	d102      	bne.n	800bdc6 <HAL_RCC_OscConfig+0x3e>
 800bdc0:	697b      	ldr	r3, [r7, #20]
 800bdc2:	2b03      	cmp	r3, #3
 800bdc4:	d002      	beq.n	800bdcc <HAL_RCC_OscConfig+0x44>
 800bdc6:	69bb      	ldr	r3, [r7, #24]
 800bdc8:	2b08      	cmp	r3, #8
 800bdca:	d10b      	bne.n	800bde4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bdcc:	4b8d      	ldr	r3, [pc, #564]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d05b      	beq.n	800be90 <HAL_RCC_OscConfig+0x108>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	685b      	ldr	r3, [r3, #4]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d157      	bne.n	800be90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bde0:	2301      	movs	r3, #1
 800bde2:	e2d9      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdec:	d106      	bne.n	800bdfc <HAL_RCC_OscConfig+0x74>
 800bdee:	4b85      	ldr	r3, [pc, #532]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	4a84      	ldr	r2, [pc, #528]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bdf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bdf8:	6013      	str	r3, [r2, #0]
 800bdfa:	e01d      	b.n	800be38 <HAL_RCC_OscConfig+0xb0>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	685b      	ldr	r3, [r3, #4]
 800be00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800be04:	d10c      	bne.n	800be20 <HAL_RCC_OscConfig+0x98>
 800be06:	4b7f      	ldr	r3, [pc, #508]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a7e      	ldr	r2, [pc, #504]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800be10:	6013      	str	r3, [r2, #0]
 800be12:	4b7c      	ldr	r3, [pc, #496]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a7b      	ldr	r2, [pc, #492]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be1c:	6013      	str	r3, [r2, #0]
 800be1e:	e00b      	b.n	800be38 <HAL_RCC_OscConfig+0xb0>
 800be20:	4b78      	ldr	r3, [pc, #480]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	4a77      	ldr	r2, [pc, #476]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be2a:	6013      	str	r3, [r2, #0]
 800be2c:	4b75      	ldr	r3, [pc, #468]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	4a74      	ldr	r2, [pc, #464]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800be36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d013      	beq.n	800be68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be40:	f7fd f8e2 	bl	8009008 <HAL_GetTick>
 800be44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800be46:	e008      	b.n	800be5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be48:	f7fd f8de 	bl	8009008 <HAL_GetTick>
 800be4c:	4602      	mov	r2, r0
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	2b64      	cmp	r3, #100	@ 0x64
 800be54:	d901      	bls.n	800be5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800be56:	2303      	movs	r3, #3
 800be58:	e29e      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800be5a:	4b6a      	ldr	r3, [pc, #424]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be62:	2b00      	cmp	r3, #0
 800be64:	d0f0      	beq.n	800be48 <HAL_RCC_OscConfig+0xc0>
 800be66:	e014      	b.n	800be92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be68:	f7fd f8ce 	bl	8009008 <HAL_GetTick>
 800be6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800be6e:	e008      	b.n	800be82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800be70:	f7fd f8ca 	bl	8009008 <HAL_GetTick>
 800be74:	4602      	mov	r2, r0
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	1ad3      	subs	r3, r2, r3
 800be7a:	2b64      	cmp	r3, #100	@ 0x64
 800be7c:	d901      	bls.n	800be82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800be7e:	2303      	movs	r3, #3
 800be80:	e28a      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800be82:	4b60      	ldr	r3, [pc, #384]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1f0      	bne.n	800be70 <HAL_RCC_OscConfig+0xe8>
 800be8e:	e000      	b.n	800be92 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800be90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	f003 0302 	and.w	r3, r3, #2
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d075      	beq.n	800bf8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800be9e:	4b59      	ldr	r3, [pc, #356]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bea0:	689b      	ldr	r3, [r3, #8]
 800bea2:	f003 030c 	and.w	r3, r3, #12
 800bea6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bea8:	4b56      	ldr	r3, [pc, #344]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800beaa:	68db      	ldr	r3, [r3, #12]
 800beac:	f003 0303 	and.w	r3, r3, #3
 800beb0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800beb2:	69bb      	ldr	r3, [r7, #24]
 800beb4:	2b0c      	cmp	r3, #12
 800beb6:	d102      	bne.n	800bebe <HAL_RCC_OscConfig+0x136>
 800beb8:	697b      	ldr	r3, [r7, #20]
 800beba:	2b02      	cmp	r3, #2
 800bebc:	d002      	beq.n	800bec4 <HAL_RCC_OscConfig+0x13c>
 800bebe:	69bb      	ldr	r3, [r7, #24]
 800bec0:	2b04      	cmp	r3, #4
 800bec2:	d11f      	bne.n	800bf04 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bec4:	4b4f      	ldr	r3, [pc, #316]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800becc:	2b00      	cmp	r3, #0
 800bece:	d005      	beq.n	800bedc <HAL_RCC_OscConfig+0x154>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	68db      	ldr	r3, [r3, #12]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d101      	bne.n	800bedc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bed8:	2301      	movs	r3, #1
 800beda:	e25d      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bedc:	4b49      	ldr	r3, [pc, #292]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bede:	685b      	ldr	r3, [r3, #4]
 800bee0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	691b      	ldr	r3, [r3, #16]
 800bee8:	061b      	lsls	r3, r3, #24
 800beea:	4946      	ldr	r1, [pc, #280]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800beec:	4313      	orrs	r3, r2
 800beee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bef0:	4b45      	ldr	r3, [pc, #276]	@ (800c008 <HAL_RCC_OscConfig+0x280>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7fb fef9 	bl	8007cec <HAL_InitTick>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	d043      	beq.n	800bf88 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bf00:	2301      	movs	r3, #1
 800bf02:	e249      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	68db      	ldr	r3, [r3, #12]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d023      	beq.n	800bf54 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bf0c:	4b3d      	ldr	r3, [pc, #244]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a3c      	ldr	r2, [pc, #240]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf18:	f7fd f876 	bl	8009008 <HAL_GetTick>
 800bf1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bf1e:	e008      	b.n	800bf32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bf20:	f7fd f872 	bl	8009008 <HAL_GetTick>
 800bf24:	4602      	mov	r2, r0
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	1ad3      	subs	r3, r2, r3
 800bf2a:	2b02      	cmp	r3, #2
 800bf2c:	d901      	bls.n	800bf32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bf2e:	2303      	movs	r3, #3
 800bf30:	e232      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bf32:	4b34      	ldr	r3, [pc, #208]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d0f0      	beq.n	800bf20 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bf3e:	4b31      	ldr	r3, [pc, #196]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf40:	685b      	ldr	r3, [r3, #4]
 800bf42:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	691b      	ldr	r3, [r3, #16]
 800bf4a:	061b      	lsls	r3, r3, #24
 800bf4c:	492d      	ldr	r1, [pc, #180]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	604b      	str	r3, [r1, #4]
 800bf52:	e01a      	b.n	800bf8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bf54:	4b2b      	ldr	r3, [pc, #172]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4a2a      	ldr	r2, [pc, #168]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf60:	f7fd f852 	bl	8009008 <HAL_GetTick>
 800bf64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bf66:	e008      	b.n	800bf7a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bf68:	f7fd f84e 	bl	8009008 <HAL_GetTick>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	1ad3      	subs	r3, r2, r3
 800bf72:	2b02      	cmp	r3, #2
 800bf74:	d901      	bls.n	800bf7a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bf76:	2303      	movs	r3, #3
 800bf78:	e20e      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bf7a:	4b22      	ldr	r3, [pc, #136]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d1f0      	bne.n	800bf68 <HAL_RCC_OscConfig+0x1e0>
 800bf86:	e000      	b.n	800bf8a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bf88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f003 0308 	and.w	r3, r3, #8
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d041      	beq.n	800c01a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	695b      	ldr	r3, [r3, #20]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d01c      	beq.n	800bfd8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bf9e:	4b19      	ldr	r3, [pc, #100]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bfa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bfa4:	4a17      	ldr	r2, [pc, #92]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bfa6:	f043 0301 	orr.w	r3, r3, #1
 800bfaa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfae:	f7fd f82b 	bl	8009008 <HAL_GetTick>
 800bfb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bfb4:	e008      	b.n	800bfc8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bfb6:	f7fd f827 	bl	8009008 <HAL_GetTick>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	1ad3      	subs	r3, r2, r3
 800bfc0:	2b02      	cmp	r3, #2
 800bfc2:	d901      	bls.n	800bfc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bfc4:	2303      	movs	r3, #3
 800bfc6:	e1e7      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bfc8:	4b0e      	ldr	r3, [pc, #56]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bfca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bfce:	f003 0302 	and.w	r3, r3, #2
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d0ef      	beq.n	800bfb6 <HAL_RCC_OscConfig+0x22e>
 800bfd6:	e020      	b.n	800c01a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bfd8:	4b0a      	ldr	r3, [pc, #40]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bfda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bfde:	4a09      	ldr	r2, [pc, #36]	@ (800c004 <HAL_RCC_OscConfig+0x27c>)
 800bfe0:	f023 0301 	bic.w	r3, r3, #1
 800bfe4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfe8:	f7fd f80e 	bl	8009008 <HAL_GetTick>
 800bfec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bfee:	e00d      	b.n	800c00c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bff0:	f7fd f80a 	bl	8009008 <HAL_GetTick>
 800bff4:	4602      	mov	r2, r0
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	1ad3      	subs	r3, r2, r3
 800bffa:	2b02      	cmp	r3, #2
 800bffc:	d906      	bls.n	800c00c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800bffe:	2303      	movs	r3, #3
 800c000:	e1ca      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
 800c002:	bf00      	nop
 800c004:	40021000 	.word	0x40021000
 800c008:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c00c:	4b8c      	ldr	r3, [pc, #560]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c00e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c012:	f003 0302 	and.w	r3, r3, #2
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1ea      	bne.n	800bff0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f003 0304 	and.w	r3, r3, #4
 800c022:	2b00      	cmp	r3, #0
 800c024:	f000 80a6 	beq.w	800c174 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c028:	2300      	movs	r3, #0
 800c02a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c02c:	4b84      	ldr	r3, [pc, #528]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c02e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c034:	2b00      	cmp	r3, #0
 800c036:	d101      	bne.n	800c03c <HAL_RCC_OscConfig+0x2b4>
 800c038:	2301      	movs	r3, #1
 800c03a:	e000      	b.n	800c03e <HAL_RCC_OscConfig+0x2b6>
 800c03c:	2300      	movs	r3, #0
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d00d      	beq.n	800c05e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c042:	4b7f      	ldr	r3, [pc, #508]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c046:	4a7e      	ldr	r2, [pc, #504]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c048:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c04c:	6593      	str	r3, [r2, #88]	@ 0x58
 800c04e:	4b7c      	ldr	r3, [pc, #496]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c056:	60fb      	str	r3, [r7, #12]
 800c058:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c05a:	2301      	movs	r3, #1
 800c05c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c05e:	4b79      	ldr	r3, [pc, #484]	@ (800c244 <HAL_RCC_OscConfig+0x4bc>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c066:	2b00      	cmp	r3, #0
 800c068:	d118      	bne.n	800c09c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c06a:	4b76      	ldr	r3, [pc, #472]	@ (800c244 <HAL_RCC_OscConfig+0x4bc>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	4a75      	ldr	r2, [pc, #468]	@ (800c244 <HAL_RCC_OscConfig+0x4bc>)
 800c070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c074:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c076:	f7fc ffc7 	bl	8009008 <HAL_GetTick>
 800c07a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c07c:	e008      	b.n	800c090 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c07e:	f7fc ffc3 	bl	8009008 <HAL_GetTick>
 800c082:	4602      	mov	r2, r0
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	1ad3      	subs	r3, r2, r3
 800c088:	2b02      	cmp	r3, #2
 800c08a:	d901      	bls.n	800c090 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c08c:	2303      	movs	r3, #3
 800c08e:	e183      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c090:	4b6c      	ldr	r3, [pc, #432]	@ (800c244 <HAL_RCC_OscConfig+0x4bc>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d0f0      	beq.n	800c07e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	689b      	ldr	r3, [r3, #8]
 800c0a0:	2b01      	cmp	r3, #1
 800c0a2:	d108      	bne.n	800c0b6 <HAL_RCC_OscConfig+0x32e>
 800c0a4:	4b66      	ldr	r3, [pc, #408]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0aa:	4a65      	ldr	r2, [pc, #404]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0ac:	f043 0301 	orr.w	r3, r3, #1
 800c0b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c0b4:	e024      	b.n	800c100 <HAL_RCC_OscConfig+0x378>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	689b      	ldr	r3, [r3, #8]
 800c0ba:	2b05      	cmp	r3, #5
 800c0bc:	d110      	bne.n	800c0e0 <HAL_RCC_OscConfig+0x358>
 800c0be:	4b60      	ldr	r3, [pc, #384]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0c4:	4a5e      	ldr	r2, [pc, #376]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0c6:	f043 0304 	orr.w	r3, r3, #4
 800c0ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c0ce:	4b5c      	ldr	r3, [pc, #368]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0d4:	4a5a      	ldr	r2, [pc, #360]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0d6:	f043 0301 	orr.w	r3, r3, #1
 800c0da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c0de:	e00f      	b.n	800c100 <HAL_RCC_OscConfig+0x378>
 800c0e0:	4b57      	ldr	r3, [pc, #348]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0e6:	4a56      	ldr	r2, [pc, #344]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0e8:	f023 0301 	bic.w	r3, r3, #1
 800c0ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c0f0:	4b53      	ldr	r3, [pc, #332]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0f6:	4a52      	ldr	r2, [pc, #328]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c0f8:	f023 0304 	bic.w	r3, r3, #4
 800c0fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	689b      	ldr	r3, [r3, #8]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d016      	beq.n	800c136 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c108:	f7fc ff7e 	bl	8009008 <HAL_GetTick>
 800c10c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c10e:	e00a      	b.n	800c126 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c110:	f7fc ff7a 	bl	8009008 <HAL_GetTick>
 800c114:	4602      	mov	r2, r0
 800c116:	693b      	ldr	r3, [r7, #16]
 800c118:	1ad3      	subs	r3, r2, r3
 800c11a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c11e:	4293      	cmp	r3, r2
 800c120:	d901      	bls.n	800c126 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800c122:	2303      	movs	r3, #3
 800c124:	e138      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c126:	4b46      	ldr	r3, [pc, #280]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c12c:	f003 0302 	and.w	r3, r3, #2
 800c130:	2b00      	cmp	r3, #0
 800c132:	d0ed      	beq.n	800c110 <HAL_RCC_OscConfig+0x388>
 800c134:	e015      	b.n	800c162 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c136:	f7fc ff67 	bl	8009008 <HAL_GetTick>
 800c13a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c13c:	e00a      	b.n	800c154 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c13e:	f7fc ff63 	bl	8009008 <HAL_GetTick>
 800c142:	4602      	mov	r2, r0
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	1ad3      	subs	r3, r2, r3
 800c148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d901      	bls.n	800c154 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800c150:	2303      	movs	r3, #3
 800c152:	e121      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c154:	4b3a      	ldr	r3, [pc, #232]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c15a:	f003 0302 	and.w	r3, r3, #2
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d1ed      	bne.n	800c13e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c162:	7ffb      	ldrb	r3, [r7, #31]
 800c164:	2b01      	cmp	r3, #1
 800c166:	d105      	bne.n	800c174 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c168:	4b35      	ldr	r3, [pc, #212]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c16a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c16c:	4a34      	ldr	r2, [pc, #208]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c16e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c172:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f003 0320 	and.w	r3, r3, #32
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d03c      	beq.n	800c1fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	699b      	ldr	r3, [r3, #24]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d01c      	beq.n	800c1c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c188:	4b2d      	ldr	r3, [pc, #180]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c18a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c18e:	4a2c      	ldr	r2, [pc, #176]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c190:	f043 0301 	orr.w	r3, r3, #1
 800c194:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c198:	f7fc ff36 	bl	8009008 <HAL_GetTick>
 800c19c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c19e:	e008      	b.n	800c1b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c1a0:	f7fc ff32 	bl	8009008 <HAL_GetTick>
 800c1a4:	4602      	mov	r2, r0
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	1ad3      	subs	r3, r2, r3
 800c1aa:	2b02      	cmp	r3, #2
 800c1ac:	d901      	bls.n	800c1b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800c1ae:	2303      	movs	r3, #3
 800c1b0:	e0f2      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c1b2:	4b23      	ldr	r3, [pc, #140]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c1b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c1b8:	f003 0302 	and.w	r3, r3, #2
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d0ef      	beq.n	800c1a0 <HAL_RCC_OscConfig+0x418>
 800c1c0:	e01b      	b.n	800c1fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c1c2:	4b1f      	ldr	r3, [pc, #124]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c1c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c1c8:	4a1d      	ldr	r2, [pc, #116]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c1ca:	f023 0301 	bic.w	r3, r3, #1
 800c1ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c1d2:	f7fc ff19 	bl	8009008 <HAL_GetTick>
 800c1d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c1d8:	e008      	b.n	800c1ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c1da:	f7fc ff15 	bl	8009008 <HAL_GetTick>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	1ad3      	subs	r3, r2, r3
 800c1e4:	2b02      	cmp	r3, #2
 800c1e6:	d901      	bls.n	800c1ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800c1e8:	2303      	movs	r3, #3
 800c1ea:	e0d5      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c1ec:	4b14      	ldr	r3, [pc, #80]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c1ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c1f2:	f003 0302 	and.w	r3, r3, #2
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d1ef      	bne.n	800c1da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	69db      	ldr	r3, [r3, #28]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	f000 80c9 	beq.w	800c396 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c204:	4b0e      	ldr	r3, [pc, #56]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c206:	689b      	ldr	r3, [r3, #8]
 800c208:	f003 030c 	and.w	r3, r3, #12
 800c20c:	2b0c      	cmp	r3, #12
 800c20e:	f000 8083 	beq.w	800c318 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	69db      	ldr	r3, [r3, #28]
 800c216:	2b02      	cmp	r3, #2
 800c218:	d15e      	bne.n	800c2d8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c21a:	4b09      	ldr	r3, [pc, #36]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4a08      	ldr	r2, [pc, #32]	@ (800c240 <HAL_RCC_OscConfig+0x4b8>)
 800c220:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c226:	f7fc feef 	bl	8009008 <HAL_GetTick>
 800c22a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c22c:	e00c      	b.n	800c248 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c22e:	f7fc feeb 	bl	8009008 <HAL_GetTick>
 800c232:	4602      	mov	r2, r0
 800c234:	693b      	ldr	r3, [r7, #16]
 800c236:	1ad3      	subs	r3, r2, r3
 800c238:	2b02      	cmp	r3, #2
 800c23a:	d905      	bls.n	800c248 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800c23c:	2303      	movs	r3, #3
 800c23e:	e0ab      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
 800c240:	40021000 	.word	0x40021000
 800c244:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c248:	4b55      	ldr	r3, [pc, #340]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c250:	2b00      	cmp	r3, #0
 800c252:	d1ec      	bne.n	800c22e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c254:	4b52      	ldr	r3, [pc, #328]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c256:	68da      	ldr	r2, [r3, #12]
 800c258:	4b52      	ldr	r3, [pc, #328]	@ (800c3a4 <HAL_RCC_OscConfig+0x61c>)
 800c25a:	4013      	ands	r3, r2
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	6a11      	ldr	r1, [r2, #32]
 800c260:	687a      	ldr	r2, [r7, #4]
 800c262:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c264:	3a01      	subs	r2, #1
 800c266:	0112      	lsls	r2, r2, #4
 800c268:	4311      	orrs	r1, r2
 800c26a:	687a      	ldr	r2, [r7, #4]
 800c26c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800c26e:	0212      	lsls	r2, r2, #8
 800c270:	4311      	orrs	r1, r2
 800c272:	687a      	ldr	r2, [r7, #4]
 800c274:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c276:	0852      	lsrs	r2, r2, #1
 800c278:	3a01      	subs	r2, #1
 800c27a:	0552      	lsls	r2, r2, #21
 800c27c:	4311      	orrs	r1, r2
 800c27e:	687a      	ldr	r2, [r7, #4]
 800c280:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c282:	0852      	lsrs	r2, r2, #1
 800c284:	3a01      	subs	r2, #1
 800c286:	0652      	lsls	r2, r2, #25
 800c288:	4311      	orrs	r1, r2
 800c28a:	687a      	ldr	r2, [r7, #4]
 800c28c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c28e:	06d2      	lsls	r2, r2, #27
 800c290:	430a      	orrs	r2, r1
 800c292:	4943      	ldr	r1, [pc, #268]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c294:	4313      	orrs	r3, r2
 800c296:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c298:	4b41      	ldr	r3, [pc, #260]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4a40      	ldr	r2, [pc, #256]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c29e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c2a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c2a4:	4b3e      	ldr	r3, [pc, #248]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	4a3d      	ldr	r2, [pc, #244]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c2aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c2ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2b0:	f7fc feaa 	bl	8009008 <HAL_GetTick>
 800c2b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2b6:	e008      	b.n	800c2ca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c2b8:	f7fc fea6 	bl	8009008 <HAL_GetTick>
 800c2bc:	4602      	mov	r2, r0
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	2b02      	cmp	r3, #2
 800c2c4:	d901      	bls.n	800c2ca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	e066      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2ca:	4b35      	ldr	r3, [pc, #212]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d0f0      	beq.n	800c2b8 <HAL_RCC_OscConfig+0x530>
 800c2d6:	e05e      	b.n	800c396 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c2d8:	4b31      	ldr	r3, [pc, #196]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4a30      	ldr	r2, [pc, #192]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c2de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c2e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2e4:	f7fc fe90 	bl	8009008 <HAL_GetTick>
 800c2e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c2ea:	e008      	b.n	800c2fe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c2ec:	f7fc fe8c 	bl	8009008 <HAL_GetTick>
 800c2f0:	4602      	mov	r2, r0
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	1ad3      	subs	r3, r2, r3
 800c2f6:	2b02      	cmp	r3, #2
 800c2f8:	d901      	bls.n	800c2fe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800c2fa:	2303      	movs	r3, #3
 800c2fc:	e04c      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c2fe:	4b28      	ldr	r3, [pc, #160]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1f0      	bne.n	800c2ec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800c30a:	4b25      	ldr	r3, [pc, #148]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c30c:	68da      	ldr	r2, [r3, #12]
 800c30e:	4924      	ldr	r1, [pc, #144]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c310:	4b25      	ldr	r3, [pc, #148]	@ (800c3a8 <HAL_RCC_OscConfig+0x620>)
 800c312:	4013      	ands	r3, r2
 800c314:	60cb      	str	r3, [r1, #12]
 800c316:	e03e      	b.n	800c396 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	69db      	ldr	r3, [r3, #28]
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d101      	bne.n	800c324 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800c320:	2301      	movs	r3, #1
 800c322:	e039      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800c324:	4b1e      	ldr	r3, [pc, #120]	@ (800c3a0 <HAL_RCC_OscConfig+0x618>)
 800c326:	68db      	ldr	r3, [r3, #12]
 800c328:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c32a:	697b      	ldr	r3, [r7, #20]
 800c32c:	f003 0203 	and.w	r2, r3, #3
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6a1b      	ldr	r3, [r3, #32]
 800c334:	429a      	cmp	r2, r3
 800c336:	d12c      	bne.n	800c392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c338:	697b      	ldr	r3, [r7, #20]
 800c33a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c342:	3b01      	subs	r3, #1
 800c344:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c346:	429a      	cmp	r2, r3
 800c348:	d123      	bne.n	800c392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c34a:	697b      	ldr	r3, [r7, #20]
 800c34c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c354:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c356:	429a      	cmp	r2, r3
 800c358:	d11b      	bne.n	800c392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c364:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800c366:	429a      	cmp	r2, r3
 800c368:	d113      	bne.n	800c392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c374:	085b      	lsrs	r3, r3, #1
 800c376:	3b01      	subs	r3, #1
 800c378:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d109      	bne.n	800c392 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c388:	085b      	lsrs	r3, r3, #1
 800c38a:	3b01      	subs	r3, #1
 800c38c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c38e:	429a      	cmp	r2, r3
 800c390:	d001      	beq.n	800c396 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800c392:	2301      	movs	r3, #1
 800c394:	e000      	b.n	800c398 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800c396:	2300      	movs	r3, #0
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3720      	adds	r7, #32
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}
 800c3a0:	40021000 	.word	0x40021000
 800c3a4:	019f800c 	.word	0x019f800c
 800c3a8:	feeefffc 	.word	0xfeeefffc

0800c3ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b086      	sub	sp, #24
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
 800c3b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d101      	bne.n	800c3c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	e11e      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c3c4:	4b91      	ldr	r3, [pc, #580]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f003 030f 	and.w	r3, r3, #15
 800c3cc:	683a      	ldr	r2, [r7, #0]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d910      	bls.n	800c3f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c3d2:	4b8e      	ldr	r3, [pc, #568]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f023 020f 	bic.w	r2, r3, #15
 800c3da:	498c      	ldr	r1, [pc, #560]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c3e2:	4b8a      	ldr	r3, [pc, #552]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f003 030f 	and.w	r3, r3, #15
 800c3ea:	683a      	ldr	r2, [r7, #0]
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d001      	beq.n	800c3f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	e106      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f003 0301 	and.w	r3, r3, #1
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d073      	beq.n	800c4e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	2b03      	cmp	r3, #3
 800c406:	d129      	bne.n	800c45c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c408:	4b81      	ldr	r3, [pc, #516]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c410:	2b00      	cmp	r3, #0
 800c412:	d101      	bne.n	800c418 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c414:	2301      	movs	r3, #1
 800c416:	e0f4      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c418:	f000 f9d0 	bl	800c7bc <RCC_GetSysClockFreqFromPLLSource>
 800c41c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	4a7c      	ldr	r2, [pc, #496]	@ (800c614 <HAL_RCC_ClockConfig+0x268>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d93f      	bls.n	800c4a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c426:	4b7a      	ldr	r3, [pc, #488]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d009      	beq.n	800c446 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d033      	beq.n	800c4a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c442:	2b00      	cmp	r3, #0
 800c444:	d12f      	bne.n	800c4a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c446:	4b72      	ldr	r3, [pc, #456]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c448:	689b      	ldr	r3, [r3, #8]
 800c44a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c44e:	4a70      	ldr	r2, [pc, #448]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c454:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c456:	2380      	movs	r3, #128	@ 0x80
 800c458:	617b      	str	r3, [r7, #20]
 800c45a:	e024      	b.n	800c4a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	685b      	ldr	r3, [r3, #4]
 800c460:	2b02      	cmp	r3, #2
 800c462:	d107      	bne.n	800c474 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c464:	4b6a      	ldr	r3, [pc, #424]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d109      	bne.n	800c484 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c470:	2301      	movs	r3, #1
 800c472:	e0c6      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c474:	4b66      	ldr	r3, [pc, #408]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d101      	bne.n	800c484 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c480:	2301      	movs	r3, #1
 800c482:	e0be      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c484:	f000 f8ce 	bl	800c624 <HAL_RCC_GetSysClockFreq>
 800c488:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c48a:	693b      	ldr	r3, [r7, #16]
 800c48c:	4a61      	ldr	r2, [pc, #388]	@ (800c614 <HAL_RCC_ClockConfig+0x268>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d909      	bls.n	800c4a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c492:	4b5f      	ldr	r3, [pc, #380]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c494:	689b      	ldr	r3, [r3, #8]
 800c496:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c49a:	4a5d      	ldr	r2, [pc, #372]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c49c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c4a2:	2380      	movs	r3, #128	@ 0x80
 800c4a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c4a6:	4b5a      	ldr	r3, [pc, #360]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f023 0203 	bic.w	r2, r3, #3
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	4957      	ldr	r1, [pc, #348]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c4b4:	4313      	orrs	r3, r2
 800c4b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c4b8:	f7fc fda6 	bl	8009008 <HAL_GetTick>
 800c4bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c4be:	e00a      	b.n	800c4d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c4c0:	f7fc fda2 	bl	8009008 <HAL_GetTick>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d901      	bls.n	800c4d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c4d2:	2303      	movs	r3, #3
 800c4d4:	e095      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c4d6:	4b4e      	ldr	r3, [pc, #312]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	f003 020c 	and.w	r2, r3, #12
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d1eb      	bne.n	800c4c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f003 0302 	and.w	r3, r3, #2
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d023      	beq.n	800c53c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f003 0304 	and.w	r3, r3, #4
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d005      	beq.n	800c50c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c500:	4b43      	ldr	r3, [pc, #268]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c502:	689b      	ldr	r3, [r3, #8]
 800c504:	4a42      	ldr	r2, [pc, #264]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c506:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c50a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f003 0308 	and.w	r3, r3, #8
 800c514:	2b00      	cmp	r3, #0
 800c516:	d007      	beq.n	800c528 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c518:	4b3d      	ldr	r3, [pc, #244]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c51a:	689b      	ldr	r3, [r3, #8]
 800c51c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c520:	4a3b      	ldr	r2, [pc, #236]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c522:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c526:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c528:	4b39      	ldr	r3, [pc, #228]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c52a:	689b      	ldr	r3, [r3, #8]
 800c52c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	4936      	ldr	r1, [pc, #216]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c536:	4313      	orrs	r3, r2
 800c538:	608b      	str	r3, [r1, #8]
 800c53a:	e008      	b.n	800c54e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	2b80      	cmp	r3, #128	@ 0x80
 800c540:	d105      	bne.n	800c54e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c542:	4b33      	ldr	r3, [pc, #204]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c544:	689b      	ldr	r3, [r3, #8]
 800c546:	4a32      	ldr	r2, [pc, #200]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c548:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c54c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c54e:	4b2f      	ldr	r3, [pc, #188]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	f003 030f 	and.w	r3, r3, #15
 800c556:	683a      	ldr	r2, [r7, #0]
 800c558:	429a      	cmp	r2, r3
 800c55a:	d21d      	bcs.n	800c598 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c55c:	4b2b      	ldr	r3, [pc, #172]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f023 020f 	bic.w	r2, r3, #15
 800c564:	4929      	ldr	r1, [pc, #164]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	4313      	orrs	r3, r2
 800c56a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c56c:	f7fc fd4c 	bl	8009008 <HAL_GetTick>
 800c570:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c572:	e00a      	b.n	800c58a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c574:	f7fc fd48 	bl	8009008 <HAL_GetTick>
 800c578:	4602      	mov	r2, r0
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	1ad3      	subs	r3, r2, r3
 800c57e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c582:	4293      	cmp	r3, r2
 800c584:	d901      	bls.n	800c58a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c586:	2303      	movs	r3, #3
 800c588:	e03b      	b.n	800c602 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c58a:	4b20      	ldr	r3, [pc, #128]	@ (800c60c <HAL_RCC_ClockConfig+0x260>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	f003 030f 	and.w	r3, r3, #15
 800c592:	683a      	ldr	r2, [r7, #0]
 800c594:	429a      	cmp	r2, r3
 800c596:	d1ed      	bne.n	800c574 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f003 0304 	and.w	r3, r3, #4
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d008      	beq.n	800c5b6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c5a4:	4b1a      	ldr	r3, [pc, #104]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c5a6:	689b      	ldr	r3, [r3, #8]
 800c5a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	68db      	ldr	r3, [r3, #12]
 800c5b0:	4917      	ldr	r1, [pc, #92]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c5b2:	4313      	orrs	r3, r2
 800c5b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f003 0308 	and.w	r3, r3, #8
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d009      	beq.n	800c5d6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c5c2:	4b13      	ldr	r3, [pc, #76]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c5c4:	689b      	ldr	r3, [r3, #8]
 800c5c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	00db      	lsls	r3, r3, #3
 800c5d0:	490f      	ldr	r1, [pc, #60]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c5d2:	4313      	orrs	r3, r2
 800c5d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c5d6:	f000 f825 	bl	800c624 <HAL_RCC_GetSysClockFreq>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	4b0c      	ldr	r3, [pc, #48]	@ (800c610 <HAL_RCC_ClockConfig+0x264>)
 800c5de:	689b      	ldr	r3, [r3, #8]
 800c5e0:	091b      	lsrs	r3, r3, #4
 800c5e2:	f003 030f 	and.w	r3, r3, #15
 800c5e6:	490c      	ldr	r1, [pc, #48]	@ (800c618 <HAL_RCC_ClockConfig+0x26c>)
 800c5e8:	5ccb      	ldrb	r3, [r1, r3]
 800c5ea:	f003 031f 	and.w	r3, r3, #31
 800c5ee:	fa22 f303 	lsr.w	r3, r2, r3
 800c5f2:	4a0a      	ldr	r2, [pc, #40]	@ (800c61c <HAL_RCC_ClockConfig+0x270>)
 800c5f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c5f6:	4b0a      	ldr	r3, [pc, #40]	@ (800c620 <HAL_RCC_ClockConfig+0x274>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f7fb fb76 	bl	8007cec <HAL_InitTick>
 800c600:	4603      	mov	r3, r0
}
 800c602:	4618      	mov	r0, r3
 800c604:	3718      	adds	r7, #24
 800c606:	46bd      	mov	sp, r7
 800c608:	bd80      	pop	{r7, pc}
 800c60a:	bf00      	nop
 800c60c:	40022000 	.word	0x40022000
 800c610:	40021000 	.word	0x40021000
 800c614:	04c4b400 	.word	0x04c4b400
 800c618:	08016f9c 	.word	0x08016f9c
 800c61c:	20000054 	.word	0x20000054
 800c620:	20000058 	.word	0x20000058

0800c624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c624:	b480      	push	{r7}
 800c626:	b087      	sub	sp, #28
 800c628:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c62a:	4b2c      	ldr	r3, [pc, #176]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c62c:	689b      	ldr	r3, [r3, #8]
 800c62e:	f003 030c 	and.w	r3, r3, #12
 800c632:	2b04      	cmp	r3, #4
 800c634:	d102      	bne.n	800c63c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c636:	4b2a      	ldr	r3, [pc, #168]	@ (800c6e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c638:	613b      	str	r3, [r7, #16]
 800c63a:	e047      	b.n	800c6cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c63c:	4b27      	ldr	r3, [pc, #156]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c63e:	689b      	ldr	r3, [r3, #8]
 800c640:	f003 030c 	and.w	r3, r3, #12
 800c644:	2b08      	cmp	r3, #8
 800c646:	d102      	bne.n	800c64e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c648:	4b26      	ldr	r3, [pc, #152]	@ (800c6e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c64a:	613b      	str	r3, [r7, #16]
 800c64c:	e03e      	b.n	800c6cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c64e:	4b23      	ldr	r3, [pc, #140]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c650:	689b      	ldr	r3, [r3, #8]
 800c652:	f003 030c 	and.w	r3, r3, #12
 800c656:	2b0c      	cmp	r3, #12
 800c658:	d136      	bne.n	800c6c8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c65a:	4b20      	ldr	r3, [pc, #128]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c65c:	68db      	ldr	r3, [r3, #12]
 800c65e:	f003 0303 	and.w	r3, r3, #3
 800c662:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c664:	4b1d      	ldr	r3, [pc, #116]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	091b      	lsrs	r3, r3, #4
 800c66a:	f003 030f 	and.w	r3, r3, #15
 800c66e:	3301      	adds	r3, #1
 800c670:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2b03      	cmp	r3, #3
 800c676:	d10c      	bne.n	800c692 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c678:	4a1a      	ldr	r2, [pc, #104]	@ (800c6e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c67a:	68bb      	ldr	r3, [r7, #8]
 800c67c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c680:	4a16      	ldr	r2, [pc, #88]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c682:	68d2      	ldr	r2, [r2, #12]
 800c684:	0a12      	lsrs	r2, r2, #8
 800c686:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c68a:	fb02 f303 	mul.w	r3, r2, r3
 800c68e:	617b      	str	r3, [r7, #20]
      break;
 800c690:	e00c      	b.n	800c6ac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c692:	4a13      	ldr	r2, [pc, #76]	@ (800c6e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	fbb2 f3f3 	udiv	r3, r2, r3
 800c69a:	4a10      	ldr	r2, [pc, #64]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c69c:	68d2      	ldr	r2, [r2, #12]
 800c69e:	0a12      	lsrs	r2, r2, #8
 800c6a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c6a4:	fb02 f303 	mul.w	r3, r2, r3
 800c6a8:	617b      	str	r3, [r7, #20]
      break;
 800c6aa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c6ac:	4b0b      	ldr	r3, [pc, #44]	@ (800c6dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800c6ae:	68db      	ldr	r3, [r3, #12]
 800c6b0:	0e5b      	lsrs	r3, r3, #25
 800c6b2:	f003 0303 	and.w	r3, r3, #3
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	005b      	lsls	r3, r3, #1
 800c6ba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c6bc:	697a      	ldr	r2, [r7, #20]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6c4:	613b      	str	r3, [r7, #16]
 800c6c6:	e001      	b.n	800c6cc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c6cc:	693b      	ldr	r3, [r7, #16]
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	371c      	adds	r7, #28
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr
 800c6da:	bf00      	nop
 800c6dc:	40021000 	.word	0x40021000
 800c6e0:	00f42400 	.word	0x00f42400
 800c6e4:	007a1200 	.word	0x007a1200

0800c6e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c6ec:	4b03      	ldr	r3, [pc, #12]	@ (800c6fc <HAL_RCC_GetHCLKFreq+0x14>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
}
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f8:	4770      	bx	lr
 800c6fa:	bf00      	nop
 800c6fc:	20000054 	.word	0x20000054

0800c700 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c704:	f7ff fff0 	bl	800c6e8 <HAL_RCC_GetHCLKFreq>
 800c708:	4602      	mov	r2, r0
 800c70a:	4b06      	ldr	r3, [pc, #24]	@ (800c724 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c70c:	689b      	ldr	r3, [r3, #8]
 800c70e:	0a1b      	lsrs	r3, r3, #8
 800c710:	f003 0307 	and.w	r3, r3, #7
 800c714:	4904      	ldr	r1, [pc, #16]	@ (800c728 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c716:	5ccb      	ldrb	r3, [r1, r3]
 800c718:	f003 031f 	and.w	r3, r3, #31
 800c71c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c720:	4618      	mov	r0, r3
 800c722:	bd80      	pop	{r7, pc}
 800c724:	40021000 	.word	0x40021000
 800c728:	08016fac 	.word	0x08016fac

0800c72c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c730:	f7ff ffda 	bl	800c6e8 <HAL_RCC_GetHCLKFreq>
 800c734:	4602      	mov	r2, r0
 800c736:	4b06      	ldr	r3, [pc, #24]	@ (800c750 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c738:	689b      	ldr	r3, [r3, #8]
 800c73a:	0adb      	lsrs	r3, r3, #11
 800c73c:	f003 0307 	and.w	r3, r3, #7
 800c740:	4904      	ldr	r1, [pc, #16]	@ (800c754 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c742:	5ccb      	ldrb	r3, [r1, r3]
 800c744:	f003 031f 	and.w	r3, r3, #31
 800c748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	bd80      	pop	{r7, pc}
 800c750:	40021000 	.word	0x40021000
 800c754:	08016fac 	.word	0x08016fac

0800c758 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c758:	b480      	push	{r7}
 800c75a:	b083      	sub	sp, #12
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
 800c760:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	220f      	movs	r2, #15
 800c766:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800c768:	4b12      	ldr	r3, [pc, #72]	@ (800c7b4 <HAL_RCC_GetClockConfig+0x5c>)
 800c76a:	689b      	ldr	r3, [r3, #8]
 800c76c:	f003 0203 	and.w	r2, r3, #3
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800c774:	4b0f      	ldr	r3, [pc, #60]	@ (800c7b4 <HAL_RCC_GetClockConfig+0x5c>)
 800c776:	689b      	ldr	r3, [r3, #8]
 800c778:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800c780:	4b0c      	ldr	r3, [pc, #48]	@ (800c7b4 <HAL_RCC_GetClockConfig+0x5c>)
 800c782:	689b      	ldr	r3, [r3, #8]
 800c784:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800c78c:	4b09      	ldr	r3, [pc, #36]	@ (800c7b4 <HAL_RCC_GetClockConfig+0x5c>)
 800c78e:	689b      	ldr	r3, [r3, #8]
 800c790:	08db      	lsrs	r3, r3, #3
 800c792:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800c79a:	4b07      	ldr	r3, [pc, #28]	@ (800c7b8 <HAL_RCC_GetClockConfig+0x60>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f003 020f 	and.w	r2, r3, #15
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	601a      	str	r2, [r3, #0]
}
 800c7a6:	bf00      	nop
 800c7a8:	370c      	adds	r7, #12
 800c7aa:	46bd      	mov	sp, r7
 800c7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b0:	4770      	bx	lr
 800c7b2:	bf00      	nop
 800c7b4:	40021000 	.word	0x40021000
 800c7b8:	40022000 	.word	0x40022000

0800c7bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c7bc:	b480      	push	{r7}
 800c7be:	b087      	sub	sp, #28
 800c7c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c7c2:	4b1e      	ldr	r3, [pc, #120]	@ (800c83c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c7c4:	68db      	ldr	r3, [r3, #12]
 800c7c6:	f003 0303 	and.w	r3, r3, #3
 800c7ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c7cc:	4b1b      	ldr	r3, [pc, #108]	@ (800c83c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	091b      	lsrs	r3, r3, #4
 800c7d2:	f003 030f 	and.w	r3, r3, #15
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c7da:	693b      	ldr	r3, [r7, #16]
 800c7dc:	2b03      	cmp	r3, #3
 800c7de:	d10c      	bne.n	800c7fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c7e0:	4a17      	ldr	r2, [pc, #92]	@ (800c840 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7e8:	4a14      	ldr	r2, [pc, #80]	@ (800c83c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c7ea:	68d2      	ldr	r2, [r2, #12]
 800c7ec:	0a12      	lsrs	r2, r2, #8
 800c7ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c7f2:	fb02 f303 	mul.w	r3, r2, r3
 800c7f6:	617b      	str	r3, [r7, #20]
    break;
 800c7f8:	e00c      	b.n	800c814 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c7fa:	4a12      	ldr	r2, [pc, #72]	@ (800c844 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800c802:	4a0e      	ldr	r2, [pc, #56]	@ (800c83c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c804:	68d2      	ldr	r2, [r2, #12]
 800c806:	0a12      	lsrs	r2, r2, #8
 800c808:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c80c:	fb02 f303 	mul.w	r3, r2, r3
 800c810:	617b      	str	r3, [r7, #20]
    break;
 800c812:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c814:	4b09      	ldr	r3, [pc, #36]	@ (800c83c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	0e5b      	lsrs	r3, r3, #25
 800c81a:	f003 0303 	and.w	r3, r3, #3
 800c81e:	3301      	adds	r3, #1
 800c820:	005b      	lsls	r3, r3, #1
 800c822:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	fbb2 f3f3 	udiv	r3, r2, r3
 800c82c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c82e:	687b      	ldr	r3, [r7, #4]
}
 800c830:	4618      	mov	r0, r3
 800c832:	371c      	adds	r7, #28
 800c834:	46bd      	mov	sp, r7
 800c836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83a:	4770      	bx	lr
 800c83c:	40021000 	.word	0x40021000
 800c840:	007a1200 	.word	0x007a1200
 800c844:	00f42400 	.word	0x00f42400

0800c848 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b086      	sub	sp, #24
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c850:	2300      	movs	r3, #0
 800c852:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c854:	2300      	movs	r3, #0
 800c856:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c860:	2b00      	cmp	r3, #0
 800c862:	f000 8098 	beq.w	800c996 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c866:	2300      	movs	r3, #0
 800c868:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c86a:	4b43      	ldr	r3, [pc, #268]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c86c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c86e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c872:	2b00      	cmp	r3, #0
 800c874:	d10d      	bne.n	800c892 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c876:	4b40      	ldr	r3, [pc, #256]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c87a:	4a3f      	ldr	r2, [pc, #252]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c87c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c880:	6593      	str	r3, [r2, #88]	@ 0x58
 800c882:	4b3d      	ldr	r3, [pc, #244]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c88a:	60bb      	str	r3, [r7, #8]
 800c88c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c88e:	2301      	movs	r3, #1
 800c890:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c892:	4b3a      	ldr	r3, [pc, #232]	@ (800c97c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	4a39      	ldr	r2, [pc, #228]	@ (800c97c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c89c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c89e:	f7fc fbb3 	bl	8009008 <HAL_GetTick>
 800c8a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c8a4:	e009      	b.n	800c8ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c8a6:	f7fc fbaf 	bl	8009008 <HAL_GetTick>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	1ad3      	subs	r3, r2, r3
 800c8b0:	2b02      	cmp	r3, #2
 800c8b2:	d902      	bls.n	800c8ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c8b4:	2303      	movs	r3, #3
 800c8b6:	74fb      	strb	r3, [r7, #19]
        break;
 800c8b8:	e005      	b.n	800c8c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c8ba:	4b30      	ldr	r3, [pc, #192]	@ (800c97c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d0ef      	beq.n	800c8a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c8c6:	7cfb      	ldrb	r3, [r7, #19]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d159      	bne.n	800c980 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c8cc:	4b2a      	ldr	r3, [pc, #168]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c8d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d01e      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8e2:	697a      	ldr	r2, [r7, #20]
 800c8e4:	429a      	cmp	r2, r3
 800c8e6:	d019      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c8e8:	4b23      	ldr	r3, [pc, #140]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c8f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c8f4:	4b20      	ldr	r3, [pc, #128]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8fa:	4a1f      	ldr	r2, [pc, #124]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c8fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c904:	4b1c      	ldr	r3, [pc, #112]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c90a:	4a1b      	ldr	r2, [pc, #108]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c90c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c914:	4a18      	ldr	r2, [pc, #96]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	f003 0301 	and.w	r3, r3, #1
 800c922:	2b00      	cmp	r3, #0
 800c924:	d016      	beq.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c926:	f7fc fb6f 	bl	8009008 <HAL_GetTick>
 800c92a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c92c:	e00b      	b.n	800c946 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c92e:	f7fc fb6b 	bl	8009008 <HAL_GetTick>
 800c932:	4602      	mov	r2, r0
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	1ad3      	subs	r3, r2, r3
 800c938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d902      	bls.n	800c946 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c940:	2303      	movs	r3, #3
 800c942:	74fb      	strb	r3, [r7, #19]
            break;
 800c944:	e006      	b.n	800c954 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c946:	4b0c      	ldr	r3, [pc, #48]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c94c:	f003 0302 	and.w	r3, r3, #2
 800c950:	2b00      	cmp	r3, #0
 800c952:	d0ec      	beq.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c954:	7cfb      	ldrb	r3, [r7, #19]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d10b      	bne.n	800c972 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c95a:	4b07      	ldr	r3, [pc, #28]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c95c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c960:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c968:	4903      	ldr	r1, [pc, #12]	@ (800c978 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c96a:	4313      	orrs	r3, r2
 800c96c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c970:	e008      	b.n	800c984 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c972:	7cfb      	ldrb	r3, [r7, #19]
 800c974:	74bb      	strb	r3, [r7, #18]
 800c976:	e005      	b.n	800c984 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c978:	40021000 	.word	0x40021000
 800c97c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c980:	7cfb      	ldrb	r3, [r7, #19]
 800c982:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c984:	7c7b      	ldrb	r3, [r7, #17]
 800c986:	2b01      	cmp	r3, #1
 800c988:	d105      	bne.n	800c996 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c98a:	4ba7      	ldr	r3, [pc, #668]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c98c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c98e:	4aa6      	ldr	r2, [pc, #664]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c990:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c994:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f003 0301 	and.w	r3, r3, #1
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d00a      	beq.n	800c9b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c9a2:	4ba1      	ldr	r3, [pc, #644]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9a8:	f023 0203 	bic.w	r2, r3, #3
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	499d      	ldr	r1, [pc, #628]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9b2:	4313      	orrs	r3, r2
 800c9b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	f003 0302 	and.w	r3, r3, #2
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d00a      	beq.n	800c9da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c9c4:	4b98      	ldr	r3, [pc, #608]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9ca:	f023 020c 	bic.w	r2, r3, #12
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	689b      	ldr	r3, [r3, #8]
 800c9d2:	4995      	ldr	r1, [pc, #596]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9d4:	4313      	orrs	r3, r2
 800c9d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	f003 0304 	and.w	r3, r3, #4
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d00a      	beq.n	800c9fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c9e6:	4b90      	ldr	r3, [pc, #576]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9ec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	68db      	ldr	r3, [r3, #12]
 800c9f4:	498c      	ldr	r1, [pc, #560]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800c9f6:	4313      	orrs	r3, r2
 800c9f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f003 0308 	and.w	r3, r3, #8
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d00a      	beq.n	800ca1e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ca08:	4b87      	ldr	r3, [pc, #540]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	691b      	ldr	r3, [r3, #16]
 800ca16:	4984      	ldr	r1, [pc, #528]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca18:	4313      	orrs	r3, r2
 800ca1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	f003 0310 	and.w	r3, r3, #16
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d00a      	beq.n	800ca40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ca2a:	4b7f      	ldr	r3, [pc, #508]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	695b      	ldr	r3, [r3, #20]
 800ca38:	497b      	ldr	r1, [pc, #492]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	f003 0320 	and.w	r3, r3, #32
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d00a      	beq.n	800ca62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ca4c:	4b76      	ldr	r3, [pc, #472]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	699b      	ldr	r3, [r3, #24]
 800ca5a:	4973      	ldr	r1, [pc, #460]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d00a      	beq.n	800ca84 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ca6e:	4b6e      	ldr	r3, [pc, #440]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca74:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	69db      	ldr	r3, [r3, #28]
 800ca7c:	496a      	ldr	r1, [pc, #424]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00a      	beq.n	800caa6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ca90:	4b65      	ldr	r3, [pc, #404]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ca92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca96:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6a1b      	ldr	r3, [r3, #32]
 800ca9e:	4962      	ldr	r1, [pc, #392]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800caa0:	4313      	orrs	r3, r2
 800caa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d00a      	beq.n	800cac8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800cab2:	4b5d      	ldr	r3, [pc, #372]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cab8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cac0:	4959      	ldr	r1, [pc, #356]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cac2:	4313      	orrs	r3, r2
 800cac4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d00a      	beq.n	800caea <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cad4:	4b54      	ldr	r3, [pc, #336]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cad6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800cada:	f023 0203 	bic.w	r2, r3, #3
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cae2:	4951      	ldr	r1, [pc, #324]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cae4:	4313      	orrs	r3, r2
 800cae6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d00a      	beq.n	800cb0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800caf6:	4b4c      	ldr	r3, [pc, #304]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800caf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cafc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb04:	4948      	ldr	r1, [pc, #288]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb06:	4313      	orrs	r3, r2
 800cb08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d015      	beq.n	800cb44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cb18:	4b43      	ldr	r3, [pc, #268]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb26:	4940      	ldr	r1, [pc, #256]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cb36:	d105      	bne.n	800cb44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cb38:	4b3b      	ldr	r3, [pc, #236]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb3a:	68db      	ldr	r3, [r3, #12]
 800cb3c:	4a3a      	ldr	r2, [pc, #232]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cb42:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d015      	beq.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800cb50:	4b35      	ldr	r3, [pc, #212]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb56:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb5e:	4932      	ldr	r1, [pc, #200]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb60:	4313      	orrs	r3, r2
 800cb62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cb6e:	d105      	bne.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cb70:	4b2d      	ldr	r3, [pc, #180]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb72:	68db      	ldr	r3, [r3, #12]
 800cb74:	4a2c      	ldr	r2, [pc, #176]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cb7a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d015      	beq.n	800cbb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cb88:	4b27      	ldr	r3, [pc, #156]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb8e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb96:	4924      	ldr	r1, [pc, #144]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cba2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cba6:	d105      	bne.n	800cbb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cba8:	4b1f      	ldr	r3, [pc, #124]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	4a1e      	ldr	r2, [pc, #120]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cbb2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d015      	beq.n	800cbec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cbc0:	4b19      	ldr	r3, [pc, #100]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbce:	4916      	ldr	r1, [pc, #88]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbd0:	4313      	orrs	r3, r2
 800cbd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cbde:	d105      	bne.n	800cbec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cbe0:	4b11      	ldr	r3, [pc, #68]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbe2:	68db      	ldr	r3, [r3, #12]
 800cbe4:	4a10      	ldr	r2, [pc, #64]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbe6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cbea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d019      	beq.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cbf8:	4b0b      	ldr	r3, [pc, #44]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cbfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbfe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc06:	4908      	ldr	r1, [pc, #32]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cc08:	4313      	orrs	r3, r2
 800cc0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cc16:	d109      	bne.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cc18:	4b03      	ldr	r3, [pc, #12]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cc1a:	68db      	ldr	r3, [r3, #12]
 800cc1c:	4a02      	ldr	r2, [pc, #8]	@ (800cc28 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800cc1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cc22:	60d3      	str	r3, [r2, #12]
 800cc24:	e002      	b.n	800cc2c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800cc26:	bf00      	nop
 800cc28:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d015      	beq.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800cc38:	4b29      	ldr	r3, [pc, #164]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc3e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc46:	4926      	ldr	r1, [pc, #152]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc56:	d105      	bne.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cc58:	4b21      	ldr	r3, [pc, #132]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc5a:	68db      	ldr	r3, [r3, #12]
 800cc5c:	4a20      	ldr	r2, [pc, #128]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc62:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d015      	beq.n	800cc9c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800cc70:	4b1b      	ldr	r3, [pc, #108]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc76:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc7e:	4918      	ldr	r1, [pc, #96]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc80:	4313      	orrs	r3, r2
 800cc82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc8e:	d105      	bne.n	800cc9c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cc90:	4b13      	ldr	r3, [pc, #76]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	4a12      	ldr	r2, [pc, #72]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800cc96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cc9a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d015      	beq.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cca8:	4b0d      	ldr	r3, [pc, #52]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ccaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ccae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccb6:	490a      	ldr	r1, [pc, #40]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ccb8:	4313      	orrs	r3, r2
 800ccba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ccc6:	d105      	bne.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ccc8:	4b05      	ldr	r3, [pc, #20]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ccca:	68db      	ldr	r3, [r3, #12]
 800cccc:	4a04      	ldr	r2, [pc, #16]	@ (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ccce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ccd2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ccd4:	7cbb      	ldrb	r3, [r7, #18]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3718      	adds	r7, #24
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}
 800ccde:	bf00      	nop
 800cce0:	40021000 	.word	0x40021000

0800cce4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b082      	sub	sp, #8
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d101      	bne.n	800ccf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	e049      	b.n	800cd8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ccfc:	b2db      	uxtb	r3, r3
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d106      	bne.n	800cd10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2200      	movs	r2, #0
 800cd06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f7fb ff0a 	bl	8008b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2202      	movs	r2, #2
 800cd14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	3304      	adds	r3, #4
 800cd20:	4619      	mov	r1, r3
 800cd22:	4610      	mov	r0, r2
 800cd24:	f001 fc4c 	bl	800e5c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2201      	movs	r2, #1
 800cd34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2201      	movs	r2, #1
 800cd44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2201      	movs	r2, #1
 800cd4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2201      	movs	r2, #1
 800cd54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2201      	movs	r2, #1
 800cd64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2201      	movs	r2, #1
 800cd74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2201      	movs	r2, #1
 800cd7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2201      	movs	r2, #1
 800cd84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cd88:	2300      	movs	r3, #0
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3708      	adds	r7, #8
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bd80      	pop	{r7, pc}
	...

0800cd94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cd94:	b480      	push	{r7}
 800cd96:	b085      	sub	sp, #20
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	2b01      	cmp	r3, #1
 800cda6:	d001      	beq.n	800cdac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cda8:	2301      	movs	r3, #1
 800cdaa:	e04c      	b.n	800ce46 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2202      	movs	r2, #2
 800cdb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	4a26      	ldr	r2, [pc, #152]	@ (800ce54 <HAL_TIM_Base_Start+0xc0>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d022      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdc6:	d01d      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	4a22      	ldr	r2, [pc, #136]	@ (800ce58 <HAL_TIM_Base_Start+0xc4>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	d018      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	4a21      	ldr	r2, [pc, #132]	@ (800ce5c <HAL_TIM_Base_Start+0xc8>)
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	d013      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	4a1f      	ldr	r2, [pc, #124]	@ (800ce60 <HAL_TIM_Base_Start+0xcc>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d00e      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	4a1e      	ldr	r2, [pc, #120]	@ (800ce64 <HAL_TIM_Base_Start+0xd0>)
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d009      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	4a1c      	ldr	r2, [pc, #112]	@ (800ce68 <HAL_TIM_Base_Start+0xd4>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d004      	beq.n	800ce04 <HAL_TIM_Base_Start+0x70>
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	4a1b      	ldr	r2, [pc, #108]	@ (800ce6c <HAL_TIM_Base_Start+0xd8>)
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d115      	bne.n	800ce30 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	689a      	ldr	r2, [r3, #8]
 800ce0a:	4b19      	ldr	r3, [pc, #100]	@ (800ce70 <HAL_TIM_Base_Start+0xdc>)
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2b06      	cmp	r3, #6
 800ce14:	d015      	beq.n	800ce42 <HAL_TIM_Base_Start+0xae>
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce1c:	d011      	beq.n	800ce42 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	681a      	ldr	r2, [r3, #0]
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f042 0201 	orr.w	r2, r2, #1
 800ce2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce2e:	e008      	b.n	800ce42 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	681a      	ldr	r2, [r3, #0]
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f042 0201 	orr.w	r2, r2, #1
 800ce3e:	601a      	str	r2, [r3, #0]
 800ce40:	e000      	b.n	800ce44 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3714      	adds	r7, #20
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	40012c00 	.word	0x40012c00
 800ce58:	40000400 	.word	0x40000400
 800ce5c:	40000800 	.word	0x40000800
 800ce60:	40000c00 	.word	0x40000c00
 800ce64:	40013400 	.word	0x40013400
 800ce68:	40014000 	.word	0x40014000
 800ce6c:	40015000 	.word	0x40015000
 800ce70:	00010007 	.word	0x00010007

0800ce74 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	6a1a      	ldr	r2, [r3, #32]
 800ce82:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ce86:	4013      	ands	r3, r2
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d10f      	bne.n	800ceac <HAL_TIM_Base_Stop+0x38>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	6a1a      	ldr	r2, [r3, #32]
 800ce92:	f244 4344 	movw	r3, #17476	@ 0x4444
 800ce96:	4013      	ands	r3, r2
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d107      	bne.n	800ceac <HAL_TIM_Base_Stop+0x38>
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	681a      	ldr	r2, [r3, #0]
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f022 0201 	bic.w	r2, r2, #1
 800ceaa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2201      	movs	r2, #1
 800ceb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ceb4:	2300      	movs	r3, #0
}
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	370c      	adds	r7, #12
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr
	...

0800cec4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b085      	sub	sp, #20
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ced2:	b2db      	uxtb	r3, r3
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d001      	beq.n	800cedc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ced8:	2301      	movs	r3, #1
 800ceda:	e054      	b.n	800cf86 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	2202      	movs	r2, #2
 800cee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	68da      	ldr	r2, [r3, #12]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f042 0201 	orr.w	r2, r2, #1
 800cef2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a26      	ldr	r2, [pc, #152]	@ (800cf94 <HAL_TIM_Base_Start_IT+0xd0>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d022      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf06:	d01d      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	4a22      	ldr	r2, [pc, #136]	@ (800cf98 <HAL_TIM_Base_Start_IT+0xd4>)
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d018      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	4a21      	ldr	r2, [pc, #132]	@ (800cf9c <HAL_TIM_Base_Start_IT+0xd8>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d013      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	4a1f      	ldr	r2, [pc, #124]	@ (800cfa0 <HAL_TIM_Base_Start_IT+0xdc>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d00e      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	4a1e      	ldr	r2, [pc, #120]	@ (800cfa4 <HAL_TIM_Base_Start_IT+0xe0>)
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	d009      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	4a1c      	ldr	r2, [pc, #112]	@ (800cfa8 <HAL_TIM_Base_Start_IT+0xe4>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d004      	beq.n	800cf44 <HAL_TIM_Base_Start_IT+0x80>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	4a1b      	ldr	r2, [pc, #108]	@ (800cfac <HAL_TIM_Base_Start_IT+0xe8>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d115      	bne.n	800cf70 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	689a      	ldr	r2, [r3, #8]
 800cf4a:	4b19      	ldr	r3, [pc, #100]	@ (800cfb0 <HAL_TIM_Base_Start_IT+0xec>)
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	2b06      	cmp	r3, #6
 800cf54:	d015      	beq.n	800cf82 <HAL_TIM_Base_Start_IT+0xbe>
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf5c:	d011      	beq.n	800cf82 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	681a      	ldr	r2, [r3, #0]
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f042 0201 	orr.w	r2, r2, #1
 800cf6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf6e:	e008      	b.n	800cf82 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	681a      	ldr	r2, [r3, #0]
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f042 0201 	orr.w	r2, r2, #1
 800cf7e:	601a      	str	r2, [r3, #0]
 800cf80:	e000      	b.n	800cf84 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf84:	2300      	movs	r3, #0
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3714      	adds	r7, #20
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf90:	4770      	bx	lr
 800cf92:	bf00      	nop
 800cf94:	40012c00 	.word	0x40012c00
 800cf98:	40000400 	.word	0x40000400
 800cf9c:	40000800 	.word	0x40000800
 800cfa0:	40000c00 	.word	0x40000c00
 800cfa4:	40013400 	.word	0x40013400
 800cfa8:	40014000 	.word	0x40014000
 800cfac:	40015000 	.word	0x40015000
 800cfb0:	00010007 	.word	0x00010007

0800cfb4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cfb4:	b480      	push	{r7}
 800cfb6:	b083      	sub	sp, #12
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	68da      	ldr	r2, [r3, #12]
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f022 0201 	bic.w	r2, r2, #1
 800cfca:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	6a1a      	ldr	r2, [r3, #32]
 800cfd2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cfd6:	4013      	ands	r3, r2
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10f      	bne.n	800cffc <HAL_TIM_Base_Stop_IT+0x48>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	6a1a      	ldr	r2, [r3, #32]
 800cfe2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800cfe6:	4013      	ands	r3, r2
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d107      	bne.n	800cffc <HAL_TIM_Base_Stop_IT+0x48>
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	681a      	ldr	r2, [r3, #0]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f022 0201 	bic.w	r2, r2, #1
 800cffa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800d004:	2300      	movs	r3, #0
}
 800d006:	4618      	mov	r0, r3
 800d008:	370c      	adds	r7, #12
 800d00a:	46bd      	mov	sp, r7
 800d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d010:	4770      	bx	lr

0800d012 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d012:	b580      	push	{r7, lr}
 800d014:	b082      	sub	sp, #8
 800d016:	af00      	add	r7, sp, #0
 800d018:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d101      	bne.n	800d024 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	e049      	b.n	800d0b8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d106      	bne.n	800d03e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2200      	movs	r2, #0
 800d034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d038:	6878      	ldr	r0, [r7, #4]
 800d03a:	f7fb fded 	bl	8008c18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2202      	movs	r2, #2
 800d042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681a      	ldr	r2, [r3, #0]
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	3304      	adds	r3, #4
 800d04e:	4619      	mov	r1, r3
 800d050:	4610      	mov	r0, r2
 800d052:	f001 fab5 	bl	800e5c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2201      	movs	r2, #1
 800d05a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2201      	movs	r2, #1
 800d062:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2201      	movs	r2, #1
 800d06a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	2201      	movs	r2, #1
 800d072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2201      	movs	r2, #1
 800d07a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2201      	movs	r2, #1
 800d082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2201      	movs	r2, #1
 800d08a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2201      	movs	r2, #1
 800d092:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2201      	movs	r2, #1
 800d09a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2201      	movs	r2, #1
 800d0aa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	2201      	movs	r2, #1
 800d0b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d0b6:	2300      	movs	r3, #0
}
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	3708      	adds	r7, #8
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	bd80      	pop	{r7, pc}

0800d0c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b084      	sub	sp, #16
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
 800d0c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d109      	bne.n	800d0e4 <HAL_TIM_PWM_Start+0x24>
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d0d6:	b2db      	uxtb	r3, r3
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	bf14      	ite	ne
 800d0dc:	2301      	movne	r3, #1
 800d0de:	2300      	moveq	r3, #0
 800d0e0:	b2db      	uxtb	r3, r3
 800d0e2:	e03c      	b.n	800d15e <HAL_TIM_PWM_Start+0x9e>
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	2b04      	cmp	r3, #4
 800d0e8:	d109      	bne.n	800d0fe <HAL_TIM_PWM_Start+0x3e>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d0f0:	b2db      	uxtb	r3, r3
 800d0f2:	2b01      	cmp	r3, #1
 800d0f4:	bf14      	ite	ne
 800d0f6:	2301      	movne	r3, #1
 800d0f8:	2300      	moveq	r3, #0
 800d0fa:	b2db      	uxtb	r3, r3
 800d0fc:	e02f      	b.n	800d15e <HAL_TIM_PWM_Start+0x9e>
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	2b08      	cmp	r3, #8
 800d102:	d109      	bne.n	800d118 <HAL_TIM_PWM_Start+0x58>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d10a:	b2db      	uxtb	r3, r3
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	bf14      	ite	ne
 800d110:	2301      	movne	r3, #1
 800d112:	2300      	moveq	r3, #0
 800d114:	b2db      	uxtb	r3, r3
 800d116:	e022      	b.n	800d15e <HAL_TIM_PWM_Start+0x9e>
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	2b0c      	cmp	r3, #12
 800d11c:	d109      	bne.n	800d132 <HAL_TIM_PWM_Start+0x72>
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d124:	b2db      	uxtb	r3, r3
 800d126:	2b01      	cmp	r3, #1
 800d128:	bf14      	ite	ne
 800d12a:	2301      	movne	r3, #1
 800d12c:	2300      	moveq	r3, #0
 800d12e:	b2db      	uxtb	r3, r3
 800d130:	e015      	b.n	800d15e <HAL_TIM_PWM_Start+0x9e>
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	2b10      	cmp	r3, #16
 800d136:	d109      	bne.n	800d14c <HAL_TIM_PWM_Start+0x8c>
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d13e:	b2db      	uxtb	r3, r3
 800d140:	2b01      	cmp	r3, #1
 800d142:	bf14      	ite	ne
 800d144:	2301      	movne	r3, #1
 800d146:	2300      	moveq	r3, #0
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	e008      	b.n	800d15e <HAL_TIM_PWM_Start+0x9e>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d152:	b2db      	uxtb	r3, r3
 800d154:	2b01      	cmp	r3, #1
 800d156:	bf14      	ite	ne
 800d158:	2301      	movne	r3, #1
 800d15a:	2300      	moveq	r3, #0
 800d15c:	b2db      	uxtb	r3, r3
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d001      	beq.n	800d166 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800d162:	2301      	movs	r3, #1
 800d164:	e0a6      	b.n	800d2b4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d104      	bne.n	800d176 <HAL_TIM_PWM_Start+0xb6>
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2202      	movs	r2, #2
 800d170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d174:	e023      	b.n	800d1be <HAL_TIM_PWM_Start+0xfe>
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	2b04      	cmp	r3, #4
 800d17a:	d104      	bne.n	800d186 <HAL_TIM_PWM_Start+0xc6>
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2202      	movs	r2, #2
 800d180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d184:	e01b      	b.n	800d1be <HAL_TIM_PWM_Start+0xfe>
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	2b08      	cmp	r3, #8
 800d18a:	d104      	bne.n	800d196 <HAL_TIM_PWM_Start+0xd6>
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2202      	movs	r2, #2
 800d190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d194:	e013      	b.n	800d1be <HAL_TIM_PWM_Start+0xfe>
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	2b0c      	cmp	r3, #12
 800d19a:	d104      	bne.n	800d1a6 <HAL_TIM_PWM_Start+0xe6>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2202      	movs	r2, #2
 800d1a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d1a4:	e00b      	b.n	800d1be <HAL_TIM_PWM_Start+0xfe>
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	2b10      	cmp	r3, #16
 800d1aa:	d104      	bne.n	800d1b6 <HAL_TIM_PWM_Start+0xf6>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2202      	movs	r2, #2
 800d1b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d1b4:	e003      	b.n	800d1be <HAL_TIM_PWM_Start+0xfe>
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2202      	movs	r2, #2
 800d1ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	2201      	movs	r2, #1
 800d1c4:	6839      	ldr	r1, [r7, #0]
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f001 fe74 	bl	800eeb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	4a3a      	ldr	r2, [pc, #232]	@ (800d2bc <HAL_TIM_PWM_Start+0x1fc>)
 800d1d2:	4293      	cmp	r3, r2
 800d1d4:	d018      	beq.n	800d208 <HAL_TIM_PWM_Start+0x148>
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4a39      	ldr	r2, [pc, #228]	@ (800d2c0 <HAL_TIM_PWM_Start+0x200>)
 800d1dc:	4293      	cmp	r3, r2
 800d1de:	d013      	beq.n	800d208 <HAL_TIM_PWM_Start+0x148>
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	4a37      	ldr	r2, [pc, #220]	@ (800d2c4 <HAL_TIM_PWM_Start+0x204>)
 800d1e6:	4293      	cmp	r3, r2
 800d1e8:	d00e      	beq.n	800d208 <HAL_TIM_PWM_Start+0x148>
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	4a36      	ldr	r2, [pc, #216]	@ (800d2c8 <HAL_TIM_PWM_Start+0x208>)
 800d1f0:	4293      	cmp	r3, r2
 800d1f2:	d009      	beq.n	800d208 <HAL_TIM_PWM_Start+0x148>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	4a34      	ldr	r2, [pc, #208]	@ (800d2cc <HAL_TIM_PWM_Start+0x20c>)
 800d1fa:	4293      	cmp	r3, r2
 800d1fc:	d004      	beq.n	800d208 <HAL_TIM_PWM_Start+0x148>
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	4a33      	ldr	r2, [pc, #204]	@ (800d2d0 <HAL_TIM_PWM_Start+0x210>)
 800d204:	4293      	cmp	r3, r2
 800d206:	d101      	bne.n	800d20c <HAL_TIM_PWM_Start+0x14c>
 800d208:	2301      	movs	r3, #1
 800d20a:	e000      	b.n	800d20e <HAL_TIM_PWM_Start+0x14e>
 800d20c:	2300      	movs	r3, #0
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d007      	beq.n	800d222 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d220:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	4a25      	ldr	r2, [pc, #148]	@ (800d2bc <HAL_TIM_PWM_Start+0x1fc>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	d022      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d234:	d01d      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	4a26      	ldr	r2, [pc, #152]	@ (800d2d4 <HAL_TIM_PWM_Start+0x214>)
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d018      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	4a24      	ldr	r2, [pc, #144]	@ (800d2d8 <HAL_TIM_PWM_Start+0x218>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d013      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	4a23      	ldr	r2, [pc, #140]	@ (800d2dc <HAL_TIM_PWM_Start+0x21c>)
 800d250:	4293      	cmp	r3, r2
 800d252:	d00e      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4a19      	ldr	r2, [pc, #100]	@ (800d2c0 <HAL_TIM_PWM_Start+0x200>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d009      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4a18      	ldr	r2, [pc, #96]	@ (800d2c4 <HAL_TIM_PWM_Start+0x204>)
 800d264:	4293      	cmp	r3, r2
 800d266:	d004      	beq.n	800d272 <HAL_TIM_PWM_Start+0x1b2>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	4a18      	ldr	r2, [pc, #96]	@ (800d2d0 <HAL_TIM_PWM_Start+0x210>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d115      	bne.n	800d29e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	689a      	ldr	r2, [r3, #8]
 800d278:	4b19      	ldr	r3, [pc, #100]	@ (800d2e0 <HAL_TIM_PWM_Start+0x220>)
 800d27a:	4013      	ands	r3, r2
 800d27c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	2b06      	cmp	r3, #6
 800d282:	d015      	beq.n	800d2b0 <HAL_TIM_PWM_Start+0x1f0>
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d28a:	d011      	beq.n	800d2b0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	681a      	ldr	r2, [r3, #0]
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f042 0201 	orr.w	r2, r2, #1
 800d29a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d29c:	e008      	b.n	800d2b0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f042 0201 	orr.w	r2, r2, #1
 800d2ac:	601a      	str	r2, [r3, #0]
 800d2ae:	e000      	b.n	800d2b2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d2b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d2b2:	2300      	movs	r3, #0
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	3710      	adds	r7, #16
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}
 800d2bc:	40012c00 	.word	0x40012c00
 800d2c0:	40013400 	.word	0x40013400
 800d2c4:	40014000 	.word	0x40014000
 800d2c8:	40014400 	.word	0x40014400
 800d2cc:	40014800 	.word	0x40014800
 800d2d0:	40015000 	.word	0x40015000
 800d2d4:	40000400 	.word	0x40000400
 800d2d8:	40000800 	.word	0x40000800
 800d2dc:	40000c00 	.word	0x40000c00
 800d2e0:	00010007 	.word	0x00010007

0800d2e4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b082      	sub	sp, #8
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
 800d2ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	6839      	ldr	r1, [r7, #0]
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f001 fddc 	bl	800eeb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4a40      	ldr	r2, [pc, #256]	@ (800d404 <HAL_TIM_PWM_Stop+0x120>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d018      	beq.n	800d338 <HAL_TIM_PWM_Stop+0x54>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	4a3f      	ldr	r2, [pc, #252]	@ (800d408 <HAL_TIM_PWM_Stop+0x124>)
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d013      	beq.n	800d338 <HAL_TIM_PWM_Stop+0x54>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	4a3d      	ldr	r2, [pc, #244]	@ (800d40c <HAL_TIM_PWM_Stop+0x128>)
 800d316:	4293      	cmp	r3, r2
 800d318:	d00e      	beq.n	800d338 <HAL_TIM_PWM_Stop+0x54>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	4a3c      	ldr	r2, [pc, #240]	@ (800d410 <HAL_TIM_PWM_Stop+0x12c>)
 800d320:	4293      	cmp	r3, r2
 800d322:	d009      	beq.n	800d338 <HAL_TIM_PWM_Stop+0x54>
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	4a3a      	ldr	r2, [pc, #232]	@ (800d414 <HAL_TIM_PWM_Stop+0x130>)
 800d32a:	4293      	cmp	r3, r2
 800d32c:	d004      	beq.n	800d338 <HAL_TIM_PWM_Stop+0x54>
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	4a39      	ldr	r2, [pc, #228]	@ (800d418 <HAL_TIM_PWM_Stop+0x134>)
 800d334:	4293      	cmp	r3, r2
 800d336:	d101      	bne.n	800d33c <HAL_TIM_PWM_Stop+0x58>
 800d338:	2301      	movs	r3, #1
 800d33a:	e000      	b.n	800d33e <HAL_TIM_PWM_Stop+0x5a>
 800d33c:	2300      	movs	r3, #0
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d017      	beq.n	800d372 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	6a1a      	ldr	r2, [r3, #32]
 800d348:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d34c:	4013      	ands	r3, r2
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d10f      	bne.n	800d372 <HAL_TIM_PWM_Stop+0x8e>
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	6a1a      	ldr	r2, [r3, #32]
 800d358:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d35c:	4013      	ands	r3, r2
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d107      	bne.n	800d372 <HAL_TIM_PWM_Stop+0x8e>
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d370:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	6a1a      	ldr	r2, [r3, #32]
 800d378:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d37c:	4013      	ands	r3, r2
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d10f      	bne.n	800d3a2 <HAL_TIM_PWM_Stop+0xbe>
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	6a1a      	ldr	r2, [r3, #32]
 800d388:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d38c:	4013      	ands	r3, r2
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d107      	bne.n	800d3a2 <HAL_TIM_PWM_Stop+0xbe>
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	681a      	ldr	r2, [r3, #0]
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f022 0201 	bic.w	r2, r2, #1
 800d3a0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d104      	bne.n	800d3b2 <HAL_TIM_PWM_Stop+0xce>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2201      	movs	r2, #1
 800d3ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d3b0:	e023      	b.n	800d3fa <HAL_TIM_PWM_Stop+0x116>
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	2b04      	cmp	r3, #4
 800d3b6:	d104      	bne.n	800d3c2 <HAL_TIM_PWM_Stop+0xde>
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	2201      	movs	r2, #1
 800d3bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d3c0:	e01b      	b.n	800d3fa <HAL_TIM_PWM_Stop+0x116>
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	2b08      	cmp	r3, #8
 800d3c6:	d104      	bne.n	800d3d2 <HAL_TIM_PWM_Stop+0xee>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d3d0:	e013      	b.n	800d3fa <HAL_TIM_PWM_Stop+0x116>
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	2b0c      	cmp	r3, #12
 800d3d6:	d104      	bne.n	800d3e2 <HAL_TIM_PWM_Stop+0xfe>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2201      	movs	r2, #1
 800d3dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d3e0:	e00b      	b.n	800d3fa <HAL_TIM_PWM_Stop+0x116>
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	2b10      	cmp	r3, #16
 800d3e6:	d104      	bne.n	800d3f2 <HAL_TIM_PWM_Stop+0x10e>
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2201      	movs	r2, #1
 800d3ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d3f0:	e003      	b.n	800d3fa <HAL_TIM_PWM_Stop+0x116>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d3fa:	2300      	movs	r3, #0
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}
 800d404:	40012c00 	.word	0x40012c00
 800d408:	40013400 	.word	0x40013400
 800d40c:	40014000 	.word	0x40014000
 800d410:	40014400 	.word	0x40014400
 800d414:	40014800 	.word	0x40014800
 800d418:	40015000 	.word	0x40015000

0800d41c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b086      	sub	sp, #24
 800d420:	af00      	add	r7, sp, #0
 800d422:	60f8      	str	r0, [r7, #12]
 800d424:	60b9      	str	r1, [r7, #8]
 800d426:	607a      	str	r2, [r7, #4]
 800d428:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800d42a:	2300      	movs	r3, #0
 800d42c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800d42e:	68bb      	ldr	r3, [r7, #8]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d109      	bne.n	800d448 <HAL_TIM_PWM_Start_DMA+0x2c>
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d43a:	b2db      	uxtb	r3, r3
 800d43c:	2b02      	cmp	r3, #2
 800d43e:	bf0c      	ite	eq
 800d440:	2301      	moveq	r3, #1
 800d442:	2300      	movne	r3, #0
 800d444:	b2db      	uxtb	r3, r3
 800d446:	e03c      	b.n	800d4c2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	2b04      	cmp	r3, #4
 800d44c:	d109      	bne.n	800d462 <HAL_TIM_PWM_Start_DMA+0x46>
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d454:	b2db      	uxtb	r3, r3
 800d456:	2b02      	cmp	r3, #2
 800d458:	bf0c      	ite	eq
 800d45a:	2301      	moveq	r3, #1
 800d45c:	2300      	movne	r3, #0
 800d45e:	b2db      	uxtb	r3, r3
 800d460:	e02f      	b.n	800d4c2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	2b08      	cmp	r3, #8
 800d466:	d109      	bne.n	800d47c <HAL_TIM_PWM_Start_DMA+0x60>
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d46e:	b2db      	uxtb	r3, r3
 800d470:	2b02      	cmp	r3, #2
 800d472:	bf0c      	ite	eq
 800d474:	2301      	moveq	r3, #1
 800d476:	2300      	movne	r3, #0
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	e022      	b.n	800d4c2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d47c:	68bb      	ldr	r3, [r7, #8]
 800d47e:	2b0c      	cmp	r3, #12
 800d480:	d109      	bne.n	800d496 <HAL_TIM_PWM_Start_DMA+0x7a>
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	2b02      	cmp	r3, #2
 800d48c:	bf0c      	ite	eq
 800d48e:	2301      	moveq	r3, #1
 800d490:	2300      	movne	r3, #0
 800d492:	b2db      	uxtb	r3, r3
 800d494:	e015      	b.n	800d4c2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	2b10      	cmp	r3, #16
 800d49a:	d109      	bne.n	800d4b0 <HAL_TIM_PWM_Start_DMA+0x94>
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d4a2:	b2db      	uxtb	r3, r3
 800d4a4:	2b02      	cmp	r3, #2
 800d4a6:	bf0c      	ite	eq
 800d4a8:	2301      	moveq	r3, #1
 800d4aa:	2300      	movne	r3, #0
 800d4ac:	b2db      	uxtb	r3, r3
 800d4ae:	e008      	b.n	800d4c2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	2b02      	cmp	r3, #2
 800d4ba:	bf0c      	ite	eq
 800d4bc:	2301      	moveq	r3, #1
 800d4be:	2300      	movne	r3, #0
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d001      	beq.n	800d4ca <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800d4c6:	2302      	movs	r3, #2
 800d4c8:	e1b5      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d109      	bne.n	800d4e4 <HAL_TIM_PWM_Start_DMA+0xc8>
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d4d6:	b2db      	uxtb	r3, r3
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	bf0c      	ite	eq
 800d4dc:	2301      	moveq	r3, #1
 800d4de:	2300      	movne	r3, #0
 800d4e0:	b2db      	uxtb	r3, r3
 800d4e2:	e03c      	b.n	800d55e <HAL_TIM_PWM_Start_DMA+0x142>
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	2b04      	cmp	r3, #4
 800d4e8:	d109      	bne.n	800d4fe <HAL_TIM_PWM_Start_DMA+0xe2>
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d4f0:	b2db      	uxtb	r3, r3
 800d4f2:	2b01      	cmp	r3, #1
 800d4f4:	bf0c      	ite	eq
 800d4f6:	2301      	moveq	r3, #1
 800d4f8:	2300      	movne	r3, #0
 800d4fa:	b2db      	uxtb	r3, r3
 800d4fc:	e02f      	b.n	800d55e <HAL_TIM_PWM_Start_DMA+0x142>
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	2b08      	cmp	r3, #8
 800d502:	d109      	bne.n	800d518 <HAL_TIM_PWM_Start_DMA+0xfc>
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d50a:	b2db      	uxtb	r3, r3
 800d50c:	2b01      	cmp	r3, #1
 800d50e:	bf0c      	ite	eq
 800d510:	2301      	moveq	r3, #1
 800d512:	2300      	movne	r3, #0
 800d514:	b2db      	uxtb	r3, r3
 800d516:	e022      	b.n	800d55e <HAL_TIM_PWM_Start_DMA+0x142>
 800d518:	68bb      	ldr	r3, [r7, #8]
 800d51a:	2b0c      	cmp	r3, #12
 800d51c:	d109      	bne.n	800d532 <HAL_TIM_PWM_Start_DMA+0x116>
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d524:	b2db      	uxtb	r3, r3
 800d526:	2b01      	cmp	r3, #1
 800d528:	bf0c      	ite	eq
 800d52a:	2301      	moveq	r3, #1
 800d52c:	2300      	movne	r3, #0
 800d52e:	b2db      	uxtb	r3, r3
 800d530:	e015      	b.n	800d55e <HAL_TIM_PWM_Start_DMA+0x142>
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	2b10      	cmp	r3, #16
 800d536:	d109      	bne.n	800d54c <HAL_TIM_PWM_Start_DMA+0x130>
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d53e:	b2db      	uxtb	r3, r3
 800d540:	2b01      	cmp	r3, #1
 800d542:	bf0c      	ite	eq
 800d544:	2301      	moveq	r3, #1
 800d546:	2300      	movne	r3, #0
 800d548:	b2db      	uxtb	r3, r3
 800d54a:	e008      	b.n	800d55e <HAL_TIM_PWM_Start_DMA+0x142>
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d552:	b2db      	uxtb	r3, r3
 800d554:	2b01      	cmp	r3, #1
 800d556:	bf0c      	ite	eq
 800d558:	2301      	moveq	r3, #1
 800d55a:	2300      	movne	r3, #0
 800d55c:	b2db      	uxtb	r3, r3
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d034      	beq.n	800d5cc <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d002      	beq.n	800d56e <HAL_TIM_PWM_Start_DMA+0x152>
 800d568:	887b      	ldrh	r3, [r7, #2]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d101      	bne.n	800d572 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800d56e:	2301      	movs	r3, #1
 800d570:	e161      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d104      	bne.n	800d582 <HAL_TIM_PWM_Start_DMA+0x166>
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2202      	movs	r2, #2
 800d57c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d580:	e026      	b.n	800d5d0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	2b04      	cmp	r3, #4
 800d586:	d104      	bne.n	800d592 <HAL_TIM_PWM_Start_DMA+0x176>
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	2202      	movs	r2, #2
 800d58c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d590:	e01e      	b.n	800d5d0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	2b08      	cmp	r3, #8
 800d596:	d104      	bne.n	800d5a2 <HAL_TIM_PWM_Start_DMA+0x186>
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	2202      	movs	r2, #2
 800d59c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d5a0:	e016      	b.n	800d5d0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	2b0c      	cmp	r3, #12
 800d5a6:	d104      	bne.n	800d5b2 <HAL_TIM_PWM_Start_DMA+0x196>
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2202      	movs	r2, #2
 800d5ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d5b0:	e00e      	b.n	800d5d0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	2b10      	cmp	r3, #16
 800d5b6:	d104      	bne.n	800d5c2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	2202      	movs	r2, #2
 800d5bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d5c0:	e006      	b.n	800d5d0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	2202      	movs	r2, #2
 800d5c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d5ca:	e001      	b.n	800d5d0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	e132      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	2b0c      	cmp	r3, #12
 800d5d4:	f200 80ae 	bhi.w	800d734 <HAL_TIM_PWM_Start_DMA+0x318>
 800d5d8:	a201      	add	r2, pc, #4	@ (adr r2, 800d5e0 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800d5da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5de:	bf00      	nop
 800d5e0:	0800d615 	.word	0x0800d615
 800d5e4:	0800d735 	.word	0x0800d735
 800d5e8:	0800d735 	.word	0x0800d735
 800d5ec:	0800d735 	.word	0x0800d735
 800d5f0:	0800d65d 	.word	0x0800d65d
 800d5f4:	0800d735 	.word	0x0800d735
 800d5f8:	0800d735 	.word	0x0800d735
 800d5fc:	0800d735 	.word	0x0800d735
 800d600:	0800d6a5 	.word	0x0800d6a5
 800d604:	0800d735 	.word	0x0800d735
 800d608:	0800d735 	.word	0x0800d735
 800d60c:	0800d735 	.word	0x0800d735
 800d610:	0800d6ed 	.word	0x0800d6ed
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d618:	4a89      	ldr	r2, [pc, #548]	@ (800d840 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d61a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d620:	4a88      	ldr	r2, [pc, #544]	@ (800d844 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d622:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d628:	4a87      	ldr	r2, [pc, #540]	@ (800d848 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d62a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800d630:	6879      	ldr	r1, [r7, #4]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	3334      	adds	r3, #52	@ 0x34
 800d638:	461a      	mov	r2, r3
 800d63a:	887b      	ldrh	r3, [r7, #2]
 800d63c:	f7fd fe90 	bl	800b360 <HAL_DMA_Start_IT>
 800d640:	4603      	mov	r3, r0
 800d642:	2b00      	cmp	r3, #0
 800d644:	d001      	beq.n	800d64a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	e0f5      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	68da      	ldr	r2, [r3, #12]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d658:	60da      	str	r2, [r3, #12]
      break;
 800d65a:	e06e      	b.n	800d73a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d660:	4a77      	ldr	r2, [pc, #476]	@ (800d840 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d662:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d668:	4a76      	ldr	r2, [pc, #472]	@ (800d844 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d66a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d670:	4a75      	ldr	r2, [pc, #468]	@ (800d848 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d672:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d678:	6879      	ldr	r1, [r7, #4]
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	3338      	adds	r3, #56	@ 0x38
 800d680:	461a      	mov	r2, r3
 800d682:	887b      	ldrh	r3, [r7, #2]
 800d684:	f7fd fe6c 	bl	800b360 <HAL_DMA_Start_IT>
 800d688:	4603      	mov	r3, r0
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d001      	beq.n	800d692 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d68e:	2301      	movs	r3, #1
 800d690:	e0d1      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	68da      	ldr	r2, [r3, #12]
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d6a0:	60da      	str	r2, [r3, #12]
      break;
 800d6a2:	e04a      	b.n	800d73a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6a8:	4a65      	ldr	r2, [pc, #404]	@ (800d840 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d6aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6b0:	4a64      	ldr	r2, [pc, #400]	@ (800d844 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d6b2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6b8:	4a63      	ldr	r2, [pc, #396]	@ (800d848 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d6ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800d6c0:	6879      	ldr	r1, [r7, #4]
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	333c      	adds	r3, #60	@ 0x3c
 800d6c8:	461a      	mov	r2, r3
 800d6ca:	887b      	ldrh	r3, [r7, #2]
 800d6cc:	f7fd fe48 	bl	800b360 <HAL_DMA_Start_IT>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d001      	beq.n	800d6da <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	e0ad      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	68da      	ldr	r2, [r3, #12]
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d6e8:	60da      	str	r2, [r3, #12]
      break;
 800d6ea:	e026      	b.n	800d73a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6f0:	4a53      	ldr	r2, [pc, #332]	@ (800d840 <HAL_TIM_PWM_Start_DMA+0x424>)
 800d6f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6f8:	4a52      	ldr	r2, [pc, #328]	@ (800d844 <HAL_TIM_PWM_Start_DMA+0x428>)
 800d6fa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d700:	4a51      	ldr	r2, [pc, #324]	@ (800d848 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800d702:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d708:	6879      	ldr	r1, [r7, #4]
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	3340      	adds	r3, #64	@ 0x40
 800d710:	461a      	mov	r2, r3
 800d712:	887b      	ldrh	r3, [r7, #2]
 800d714:	f7fd fe24 	bl	800b360 <HAL_DMA_Start_IT>
 800d718:	4603      	mov	r3, r0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d001      	beq.n	800d722 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d71e:	2301      	movs	r3, #1
 800d720:	e089      	b.n	800d836 <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	68da      	ldr	r2, [r3, #12]
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d730:	60da      	str	r2, [r3, #12]
      break;
 800d732:	e002      	b.n	800d73a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800d734:	2301      	movs	r3, #1
 800d736:	75fb      	strb	r3, [r7, #23]
      break;
 800d738:	bf00      	nop
  }

  if (status == HAL_OK)
 800d73a:	7dfb      	ldrb	r3, [r7, #23]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d179      	bne.n	800d834 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	2201      	movs	r2, #1
 800d746:	68b9      	ldr	r1, [r7, #8]
 800d748:	4618      	mov	r0, r3
 800d74a:	f001 fbb3 	bl	800eeb4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a3e      	ldr	r2, [pc, #248]	@ (800d84c <HAL_TIM_PWM_Start_DMA+0x430>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d018      	beq.n	800d78a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a3c      	ldr	r2, [pc, #240]	@ (800d850 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d013      	beq.n	800d78a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4a3b      	ldr	r2, [pc, #236]	@ (800d854 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d768:	4293      	cmp	r3, r2
 800d76a:	d00e      	beq.n	800d78a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a39      	ldr	r2, [pc, #228]	@ (800d858 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d009      	beq.n	800d78a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	4a38      	ldr	r2, [pc, #224]	@ (800d85c <HAL_TIM_PWM_Start_DMA+0x440>)
 800d77c:	4293      	cmp	r3, r2
 800d77e:	d004      	beq.n	800d78a <HAL_TIM_PWM_Start_DMA+0x36e>
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	4a36      	ldr	r2, [pc, #216]	@ (800d860 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d786:	4293      	cmp	r3, r2
 800d788:	d101      	bne.n	800d78e <HAL_TIM_PWM_Start_DMA+0x372>
 800d78a:	2301      	movs	r3, #1
 800d78c:	e000      	b.n	800d790 <HAL_TIM_PWM_Start_DMA+0x374>
 800d78e:	2300      	movs	r3, #0
 800d790:	2b00      	cmp	r3, #0
 800d792:	d007      	beq.n	800d7a4 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d7a2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4a28      	ldr	r2, [pc, #160]	@ (800d84c <HAL_TIM_PWM_Start_DMA+0x430>)
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d022      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7b6:	d01d      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4a29      	ldr	r2, [pc, #164]	@ (800d864 <HAL_TIM_PWM_Start_DMA+0x448>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d018      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a28      	ldr	r2, [pc, #160]	@ (800d868 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800d7c8:	4293      	cmp	r3, r2
 800d7ca:	d013      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a26      	ldr	r2, [pc, #152]	@ (800d86c <HAL_TIM_PWM_Start_DMA+0x450>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d00e      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	4a1d      	ldr	r2, [pc, #116]	@ (800d850 <HAL_TIM_PWM_Start_DMA+0x434>)
 800d7dc:	4293      	cmp	r3, r2
 800d7de:	d009      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	4a1b      	ldr	r2, [pc, #108]	@ (800d854 <HAL_TIM_PWM_Start_DMA+0x438>)
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d004      	beq.n	800d7f4 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	4a1c      	ldr	r2, [pc, #112]	@ (800d860 <HAL_TIM_PWM_Start_DMA+0x444>)
 800d7f0:	4293      	cmp	r3, r2
 800d7f2:	d115      	bne.n	800d820 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	689a      	ldr	r2, [r3, #8]
 800d7fa:	4b1d      	ldr	r3, [pc, #116]	@ (800d870 <HAL_TIM_PWM_Start_DMA+0x454>)
 800d7fc:	4013      	ands	r3, r2
 800d7fe:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d800:	693b      	ldr	r3, [r7, #16]
 800d802:	2b06      	cmp	r3, #6
 800d804:	d015      	beq.n	800d832 <HAL_TIM_PWM_Start_DMA+0x416>
 800d806:	693b      	ldr	r3, [r7, #16]
 800d808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d80c:	d011      	beq.n	800d832 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	681a      	ldr	r2, [r3, #0]
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f042 0201 	orr.w	r2, r2, #1
 800d81c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d81e:	e008      	b.n	800d832 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f042 0201 	orr.w	r2, r2, #1
 800d82e:	601a      	str	r2, [r3, #0]
 800d830:	e000      	b.n	800d834 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d832:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800d834:	7dfb      	ldrb	r3, [r7, #23]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3718      	adds	r7, #24
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	0800e4af 	.word	0x0800e4af
 800d844:	0800e557 	.word	0x0800e557
 800d848:	0800e41d 	.word	0x0800e41d
 800d84c:	40012c00 	.word	0x40012c00
 800d850:	40013400 	.word	0x40013400
 800d854:	40014000 	.word	0x40014000
 800d858:	40014400 	.word	0x40014400
 800d85c:	40014800 	.word	0x40014800
 800d860:	40015000 	.word	0x40015000
 800d864:	40000400 	.word	0x40000400
 800d868:	40000800 	.word	0x40000800
 800d86c:	40000c00 	.word	0x40000c00
 800d870:	00010007 	.word	0x00010007

0800d874 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b084      	sub	sp, #16
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
 800d87c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d87e:	2300      	movs	r3, #0
 800d880:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800d882:	683b      	ldr	r3, [r7, #0]
 800d884:	2b0c      	cmp	r3, #12
 800d886:	d855      	bhi.n	800d934 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800d888:	a201      	add	r2, pc, #4	@ (adr r2, 800d890 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800d88a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d88e:	bf00      	nop
 800d890:	0800d8c5 	.word	0x0800d8c5
 800d894:	0800d935 	.word	0x0800d935
 800d898:	0800d935 	.word	0x0800d935
 800d89c:	0800d935 	.word	0x0800d935
 800d8a0:	0800d8e1 	.word	0x0800d8e1
 800d8a4:	0800d935 	.word	0x0800d935
 800d8a8:	0800d935 	.word	0x0800d935
 800d8ac:	0800d935 	.word	0x0800d935
 800d8b0:	0800d8fd 	.word	0x0800d8fd
 800d8b4:	0800d935 	.word	0x0800d935
 800d8b8:	0800d935 	.word	0x0800d935
 800d8bc:	0800d935 	.word	0x0800d935
 800d8c0:	0800d919 	.word	0x0800d919
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	68da      	ldr	r2, [r3, #12]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d8d2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f7fd fe15 	bl	800b508 <HAL_DMA_Abort_IT>
      break;
 800d8de:	e02c      	b.n	800d93a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	68da      	ldr	r2, [r3, #12]
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d8ee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	f7fd fe07 	bl	800b508 <HAL_DMA_Abort_IT>
      break;
 800d8fa:	e01e      	b.n	800d93a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	68da      	ldr	r2, [r3, #12]
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d90a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d910:	4618      	mov	r0, r3
 800d912:	f7fd fdf9 	bl	800b508 <HAL_DMA_Abort_IT>
      break;
 800d916:	e010      	b.n	800d93a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	68da      	ldr	r2, [r3, #12]
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d926:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7fd fdeb 	bl	800b508 <HAL_DMA_Abort_IT>
      break;
 800d932:	e002      	b.n	800d93a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800d934:	2301      	movs	r3, #1
 800d936:	73fb      	strb	r3, [r7, #15]
      break;
 800d938:	bf00      	nop
  }

  if (status == HAL_OK)
 800d93a:	7bfb      	ldrb	r3, [r7, #15]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f040 8086 	bne.w	800da4e <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	2200      	movs	r2, #0
 800d948:	6839      	ldr	r1, [r7, #0]
 800d94a:	4618      	mov	r0, r3
 800d94c:	f001 fab2 	bl	800eeb4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4a40      	ldr	r2, [pc, #256]	@ (800da58 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d018      	beq.n	800d98c <HAL_TIM_PWM_Stop_DMA+0x118>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	4a3f      	ldr	r2, [pc, #252]	@ (800da5c <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800d960:	4293      	cmp	r3, r2
 800d962:	d013      	beq.n	800d98c <HAL_TIM_PWM_Stop_DMA+0x118>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a3d      	ldr	r2, [pc, #244]	@ (800da60 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d00e      	beq.n	800d98c <HAL_TIM_PWM_Stop_DMA+0x118>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a3c      	ldr	r2, [pc, #240]	@ (800da64 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d009      	beq.n	800d98c <HAL_TIM_PWM_Stop_DMA+0x118>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4a3a      	ldr	r2, [pc, #232]	@ (800da68 <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800d97e:	4293      	cmp	r3, r2
 800d980:	d004      	beq.n	800d98c <HAL_TIM_PWM_Stop_DMA+0x118>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a39      	ldr	r2, [pc, #228]	@ (800da6c <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d101      	bne.n	800d990 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800d98c:	2301      	movs	r3, #1
 800d98e:	e000      	b.n	800d992 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800d990:	2300      	movs	r3, #0
 800d992:	2b00      	cmp	r3, #0
 800d994:	d017      	beq.n	800d9c6 <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	6a1a      	ldr	r2, [r3, #32]
 800d99c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d9a0:	4013      	ands	r3, r2
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10f      	bne.n	800d9c6 <HAL_TIM_PWM_Stop_DMA+0x152>
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	6a1a      	ldr	r2, [r3, #32]
 800d9ac:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d9b0:	4013      	ands	r3, r2
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d107      	bne.n	800d9c6 <HAL_TIM_PWM_Stop_DMA+0x152>
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d9c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	6a1a      	ldr	r2, [r3, #32]
 800d9cc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d9d0:	4013      	ands	r3, r2
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d10f      	bne.n	800d9f6 <HAL_TIM_PWM_Stop_DMA+0x182>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	6a1a      	ldr	r2, [r3, #32]
 800d9dc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d9e0:	4013      	ands	r3, r2
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d107      	bne.n	800d9f6 <HAL_TIM_PWM_Stop_DMA+0x182>
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	681a      	ldr	r2, [r3, #0]
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f022 0201 	bic.w	r2, r2, #1
 800d9f4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d104      	bne.n	800da06 <HAL_TIM_PWM_Stop_DMA+0x192>
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2201      	movs	r2, #1
 800da00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800da04:	e023      	b.n	800da4e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800da06:	683b      	ldr	r3, [r7, #0]
 800da08:	2b04      	cmp	r3, #4
 800da0a:	d104      	bne.n	800da16 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2201      	movs	r2, #1
 800da10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da14:	e01b      	b.n	800da4e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	2b08      	cmp	r3, #8
 800da1a:	d104      	bne.n	800da26 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da24:	e013      	b.n	800da4e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	2b0c      	cmp	r3, #12
 800da2a:	d104      	bne.n	800da36 <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2201      	movs	r2, #1
 800da30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da34:	e00b      	b.n	800da4e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	2b10      	cmp	r3, #16
 800da3a:	d104      	bne.n	800da46 <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	2201      	movs	r2, #1
 800da40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da44:	e003      	b.n	800da4e <HAL_TIM_PWM_Stop_DMA+0x1da>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2201      	movs	r2, #1
 800da4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800da4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da50:	4618      	mov	r0, r3
 800da52:	3710      	adds	r7, #16
 800da54:	46bd      	mov	sp, r7
 800da56:	bd80      	pop	{r7, pc}
 800da58:	40012c00 	.word	0x40012c00
 800da5c:	40013400 	.word	0x40013400
 800da60:	40014000 	.word	0x40014000
 800da64:	40014400 	.word	0x40014400
 800da68:	40014800 	.word	0x40014800
 800da6c:	40015000 	.word	0x40015000

0800da70 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b086      	sub	sp, #24
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d101      	bne.n	800da84 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800da80:	2301      	movs	r3, #1
 800da82:	e097      	b.n	800dbb4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da8a:	b2db      	uxtb	r3, r3
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d106      	bne.n	800da9e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2200      	movs	r2, #0
 800da94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f7fa ff4f 	bl	800893c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2202      	movs	r2, #2
 800daa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	689b      	ldr	r3, [r3, #8]
 800daac:	687a      	ldr	r2, [r7, #4]
 800daae:	6812      	ldr	r2, [r2, #0]
 800dab0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800dab4:	f023 0307 	bic.w	r3, r3, #7
 800dab8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681a      	ldr	r2, [r3, #0]
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	3304      	adds	r3, #4
 800dac2:	4619      	mov	r1, r3
 800dac4:	4610      	mov	r0, r2
 800dac6:	f000 fd7b 	bl	800e5c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	689b      	ldr	r3, [r3, #8]
 800dad0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	699b      	ldr	r3, [r3, #24]
 800dad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	6a1b      	ldr	r3, [r3, #32]
 800dae0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	697a      	ldr	r2, [r7, #20]
 800dae8:	4313      	orrs	r3, r2
 800daea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800daec:	693b      	ldr	r3, [r7, #16]
 800daee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800daf2:	f023 0303 	bic.w	r3, r3, #3
 800daf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	689a      	ldr	r2, [r3, #8]
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	699b      	ldr	r3, [r3, #24]
 800db00:	021b      	lsls	r3, r3, #8
 800db02:	4313      	orrs	r3, r2
 800db04:	693a      	ldr	r2, [r7, #16]
 800db06:	4313      	orrs	r3, r2
 800db08:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800db10:	f023 030c 	bic.w	r3, r3, #12
 800db14:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800db16:	693b      	ldr	r3, [r7, #16]
 800db18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800db1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800db20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	68da      	ldr	r2, [r3, #12]
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	69db      	ldr	r3, [r3, #28]
 800db2a:	021b      	lsls	r3, r3, #8
 800db2c:	4313      	orrs	r3, r2
 800db2e:	693a      	ldr	r2, [r7, #16]
 800db30:	4313      	orrs	r3, r2
 800db32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	691b      	ldr	r3, [r3, #16]
 800db38:	011a      	lsls	r2, r3, #4
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	6a1b      	ldr	r3, [r3, #32]
 800db3e:	031b      	lsls	r3, r3, #12
 800db40:	4313      	orrs	r3, r2
 800db42:	693a      	ldr	r2, [r7, #16]
 800db44:	4313      	orrs	r3, r2
 800db46:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800db4e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800db56:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	685a      	ldr	r2, [r3, #4]
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	695b      	ldr	r3, [r3, #20]
 800db60:	011b      	lsls	r3, r3, #4
 800db62:	4313      	orrs	r3, r2
 800db64:	68fa      	ldr	r2, [r7, #12]
 800db66:	4313      	orrs	r3, r2
 800db68:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	697a      	ldr	r2, [r7, #20]
 800db70:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	693a      	ldr	r2, [r7, #16]
 800db78:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	68fa      	ldr	r2, [r7, #12]
 800db80:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2201      	movs	r2, #1
 800db86:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2201      	movs	r2, #1
 800db8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2201      	movs	r2, #1
 800db96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2201      	movs	r2, #1
 800db9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2201      	movs	r2, #1
 800dba6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2201      	movs	r2, #1
 800dbae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dbb2:	2300      	movs	r3, #0
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3718      	adds	r7, #24
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}

0800dbbc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b084      	sub	sp, #16
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
 800dbc4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dbcc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800dbd4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dbdc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dbe4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d110      	bne.n	800dc0e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800dbec:	7bfb      	ldrb	r3, [r7, #15]
 800dbee:	2b01      	cmp	r3, #1
 800dbf0:	d102      	bne.n	800dbf8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800dbf2:	7b7b      	ldrb	r3, [r7, #13]
 800dbf4:	2b01      	cmp	r3, #1
 800dbf6:	d001      	beq.n	800dbfc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	e069      	b.n	800dcd0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2202      	movs	r2, #2
 800dc00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	2202      	movs	r2, #2
 800dc08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc0c:	e031      	b.n	800dc72 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	2b04      	cmp	r3, #4
 800dc12:	d110      	bne.n	800dc36 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800dc14:	7bbb      	ldrb	r3, [r7, #14]
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d102      	bne.n	800dc20 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800dc1a:	7b3b      	ldrb	r3, [r7, #12]
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d001      	beq.n	800dc24 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800dc20:	2301      	movs	r3, #1
 800dc22:	e055      	b.n	800dcd0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	2202      	movs	r2, #2
 800dc28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	2202      	movs	r2, #2
 800dc30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dc34:	e01d      	b.n	800dc72 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800dc36:	7bfb      	ldrb	r3, [r7, #15]
 800dc38:	2b01      	cmp	r3, #1
 800dc3a:	d108      	bne.n	800dc4e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800dc3c:	7bbb      	ldrb	r3, [r7, #14]
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d105      	bne.n	800dc4e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800dc42:	7b7b      	ldrb	r3, [r7, #13]
 800dc44:	2b01      	cmp	r3, #1
 800dc46:	d102      	bne.n	800dc4e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800dc48:	7b3b      	ldrb	r3, [r7, #12]
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	d001      	beq.n	800dc52 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800dc4e:	2301      	movs	r3, #1
 800dc50:	e03e      	b.n	800dcd0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2202      	movs	r2, #2
 800dc56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2202      	movs	r2, #2
 800dc5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	2202      	movs	r2, #2
 800dc66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2202      	movs	r2, #2
 800dc6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d003      	beq.n	800dc80 <HAL_TIM_Encoder_Start+0xc4>
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	2b04      	cmp	r3, #4
 800dc7c:	d008      	beq.n	800dc90 <HAL_TIM_Encoder_Start+0xd4>
 800dc7e:	e00f      	b.n	800dca0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2201      	movs	r2, #1
 800dc86:	2100      	movs	r1, #0
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f001 f913 	bl	800eeb4 <TIM_CCxChannelCmd>
      break;
 800dc8e:	e016      	b.n	800dcbe <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	2201      	movs	r2, #1
 800dc96:	2104      	movs	r1, #4
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f001 f90b 	bl	800eeb4 <TIM_CCxChannelCmd>
      break;
 800dc9e:	e00e      	b.n	800dcbe <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	2201      	movs	r2, #1
 800dca6:	2100      	movs	r1, #0
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f001 f903 	bl	800eeb4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	2201      	movs	r2, #1
 800dcb4:	2104      	movs	r1, #4
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f001 f8fc 	bl	800eeb4 <TIM_CCxChannelCmd>
      break;
 800dcbc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	f042 0201 	orr.w	r2, r2, #1
 800dccc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3710      	adds	r7, #16
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	68db      	ldr	r3, [r3, #12]
 800dce6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	691b      	ldr	r3, [r3, #16]
 800dcee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dcf0:	68bb      	ldr	r3, [r7, #8]
 800dcf2:	f003 0302 	and.w	r3, r3, #2
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d020      	beq.n	800dd3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	f003 0302 	and.w	r3, r3, #2
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d01b      	beq.n	800dd3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f06f 0202 	mvn.w	r2, #2
 800dd0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2201      	movs	r2, #1
 800dd12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	699b      	ldr	r3, [r3, #24]
 800dd1a:	f003 0303 	and.w	r3, r3, #3
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d003      	beq.n	800dd2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f000 fb5c 	bl	800e3e0 <HAL_TIM_IC_CaptureCallback>
 800dd28:	e005      	b.n	800dd36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 fb4e 	bl	800e3cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd30:	6878      	ldr	r0, [r7, #4]
 800dd32:	f7f9 fc89 	bl	8007648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	f003 0304 	and.w	r3, r3, #4
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d020      	beq.n	800dd88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	f003 0304 	and.w	r3, r3, #4
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d01b      	beq.n	800dd88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f06f 0204 	mvn.w	r2, #4
 800dd58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	2202      	movs	r2, #2
 800dd5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	699b      	ldr	r3, [r3, #24]
 800dd66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d003      	beq.n	800dd76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f000 fb36 	bl	800e3e0 <HAL_TIM_IC_CaptureCallback>
 800dd74:	e005      	b.n	800dd82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f000 fb28 	bl	800e3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f7f9 fc63 	bl	8007648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2200      	movs	r2, #0
 800dd86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dd88:	68bb      	ldr	r3, [r7, #8]
 800dd8a:	f003 0308 	and.w	r3, r3, #8
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d020      	beq.n	800ddd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f003 0308 	and.w	r3, r3, #8
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d01b      	beq.n	800ddd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f06f 0208 	mvn.w	r2, #8
 800dda4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	2204      	movs	r2, #4
 800ddaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	69db      	ldr	r3, [r3, #28]
 800ddb2:	f003 0303 	and.w	r3, r3, #3
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d003      	beq.n	800ddc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ddba:	6878      	ldr	r0, [r7, #4]
 800ddbc:	f000 fb10 	bl	800e3e0 <HAL_TIM_IC_CaptureCallback>
 800ddc0:	e005      	b.n	800ddce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ddc2:	6878      	ldr	r0, [r7, #4]
 800ddc4:	f000 fb02 	bl	800e3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f7f9 fc3d 	bl	8007648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	f003 0310 	and.w	r3, r3, #16
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d020      	beq.n	800de20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	f003 0310 	and.w	r3, r3, #16
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d01b      	beq.n	800de20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	f06f 0210 	mvn.w	r2, #16
 800ddf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2208      	movs	r2, #8
 800ddf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	69db      	ldr	r3, [r3, #28]
 800ddfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de02:	2b00      	cmp	r3, #0
 800de04:	d003      	beq.n	800de0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800de06:	6878      	ldr	r0, [r7, #4]
 800de08:	f000 faea 	bl	800e3e0 <HAL_TIM_IC_CaptureCallback>
 800de0c:	e005      	b.n	800de1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fadc 	bl	800e3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f7f9 fc17 	bl	8007648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	2200      	movs	r2, #0
 800de1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	f003 0301 	and.w	r3, r3, #1
 800de26:	2b00      	cmp	r3, #0
 800de28:	d00c      	beq.n	800de44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	f003 0301 	and.w	r3, r3, #1
 800de30:	2b00      	cmp	r3, #0
 800de32:	d007      	beq.n	800de44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f06f 0201 	mvn.w	r2, #1
 800de3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800de3e:	6878      	ldr	r0, [r7, #4]
 800de40:	f7f9 fd3a 	bl	80078b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d104      	bne.n	800de58 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800de4e:	68bb      	ldr	r3, [r7, #8]
 800de50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800de54:	2b00      	cmp	r3, #0
 800de56:	d00c      	beq.n	800de72 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d007      	beq.n	800de72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800de6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f001 f97b 	bl	800f168 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d00c      	beq.n	800de96 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de82:	2b00      	cmp	r3, #0
 800de84:	d007      	beq.n	800de96 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800de8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800de90:	6878      	ldr	r0, [r7, #4]
 800de92:	f001 f973 	bl	800f17c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d00c      	beq.n	800deba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d007      	beq.n	800deba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800deb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f000 fa9d 	bl	800e3f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	f003 0320 	and.w	r3, r3, #32
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d00c      	beq.n	800dede <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	f003 0320 	and.w	r3, r3, #32
 800deca:	2b00      	cmp	r3, #0
 800decc:	d007      	beq.n	800dede <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	f06f 0220 	mvn.w	r2, #32
 800ded6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f001 f93b 	bl	800f154 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d00c      	beq.n	800df02 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800deee:	2b00      	cmp	r3, #0
 800def0:	d007      	beq.n	800df02 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800defa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800defc:	6878      	ldr	r0, [r7, #4]
 800defe:	f001 f947 	bl	800f190 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d00c      	beq.n	800df26 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800df12:	2b00      	cmp	r3, #0
 800df14:	d007      	beq.n	800df26 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800df1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f001 f93f 	bl	800f1a4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d00c      	beq.n	800df4a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800df36:	2b00      	cmp	r3, #0
 800df38:	d007      	beq.n	800df4a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800df42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	f001 f937 	bl	800f1b8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800df4a:	68bb      	ldr	r3, [r7, #8]
 800df4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800df50:	2b00      	cmp	r3, #0
 800df52:	d00c      	beq.n	800df6e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d007      	beq.n	800df6e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800df66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f001 f92f 	bl	800f1cc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800df6e:	bf00      	nop
 800df70:	3710      	adds	r7, #16
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}
	...

0800df78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b086      	sub	sp, #24
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	60f8      	str	r0, [r7, #12]
 800df80:	60b9      	str	r1, [r7, #8]
 800df82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800df84:	2300      	movs	r3, #0
 800df86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800df8e:	2b01      	cmp	r3, #1
 800df90:	d101      	bne.n	800df96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800df92:	2302      	movs	r3, #2
 800df94:	e0ff      	b.n	800e196 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	2201      	movs	r2, #1
 800df9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	2b14      	cmp	r3, #20
 800dfa2:	f200 80f0 	bhi.w	800e186 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dfa6:	a201      	add	r2, pc, #4	@ (adr r2, 800dfac <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dfa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfac:	0800e001 	.word	0x0800e001
 800dfb0:	0800e187 	.word	0x0800e187
 800dfb4:	0800e187 	.word	0x0800e187
 800dfb8:	0800e187 	.word	0x0800e187
 800dfbc:	0800e041 	.word	0x0800e041
 800dfc0:	0800e187 	.word	0x0800e187
 800dfc4:	0800e187 	.word	0x0800e187
 800dfc8:	0800e187 	.word	0x0800e187
 800dfcc:	0800e083 	.word	0x0800e083
 800dfd0:	0800e187 	.word	0x0800e187
 800dfd4:	0800e187 	.word	0x0800e187
 800dfd8:	0800e187 	.word	0x0800e187
 800dfdc:	0800e0c3 	.word	0x0800e0c3
 800dfe0:	0800e187 	.word	0x0800e187
 800dfe4:	0800e187 	.word	0x0800e187
 800dfe8:	0800e187 	.word	0x0800e187
 800dfec:	0800e105 	.word	0x0800e105
 800dff0:	0800e187 	.word	0x0800e187
 800dff4:	0800e187 	.word	0x0800e187
 800dff8:	0800e187 	.word	0x0800e187
 800dffc:	0800e145 	.word	0x0800e145
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	68b9      	ldr	r1, [r7, #8]
 800e006:	4618      	mov	r0, r3
 800e008:	f000 fb8e 	bl	800e728 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	699a      	ldr	r2, [r3, #24]
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	f042 0208 	orr.w	r2, r2, #8
 800e01a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	699a      	ldr	r2, [r3, #24]
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	f022 0204 	bic.w	r2, r2, #4
 800e02a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	6999      	ldr	r1, [r3, #24]
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	691a      	ldr	r2, [r3, #16]
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	430a      	orrs	r2, r1
 800e03c:	619a      	str	r2, [r3, #24]
      break;
 800e03e:	e0a5      	b.n	800e18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	68b9      	ldr	r1, [r7, #8]
 800e046:	4618      	mov	r0, r3
 800e048:	f000 fc08 	bl	800e85c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	699a      	ldr	r2, [r3, #24]
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e05a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	699a      	ldr	r2, [r3, #24]
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e06a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	6999      	ldr	r1, [r3, #24]
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	691b      	ldr	r3, [r3, #16]
 800e076:	021a      	lsls	r2, r3, #8
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	430a      	orrs	r2, r1
 800e07e:	619a      	str	r2, [r3, #24]
      break;
 800e080:	e084      	b.n	800e18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	68b9      	ldr	r1, [r7, #8]
 800e088:	4618      	mov	r0, r3
 800e08a:	f000 fc7b 	bl	800e984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	69da      	ldr	r2, [r3, #28]
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	f042 0208 	orr.w	r2, r2, #8
 800e09c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	69da      	ldr	r2, [r3, #28]
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f022 0204 	bic.w	r2, r2, #4
 800e0ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	69d9      	ldr	r1, [r3, #28]
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	691a      	ldr	r2, [r3, #16]
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	430a      	orrs	r2, r1
 800e0be:	61da      	str	r2, [r3, #28]
      break;
 800e0c0:	e064      	b.n	800e18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	68b9      	ldr	r1, [r7, #8]
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	f000 fced 	bl	800eaa8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	69da      	ldr	r2, [r3, #28]
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e0dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	69da      	ldr	r2, [r3, #28]
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e0ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	69d9      	ldr	r1, [r3, #28]
 800e0f4:	68bb      	ldr	r3, [r7, #8]
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	021a      	lsls	r2, r3, #8
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	430a      	orrs	r2, r1
 800e100:	61da      	str	r2, [r3, #28]
      break;
 800e102:	e043      	b.n	800e18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	68b9      	ldr	r1, [r7, #8]
 800e10a:	4618      	mov	r0, r3
 800e10c:	f000 fd60 	bl	800ebd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f042 0208 	orr.w	r2, r2, #8
 800e11e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	f022 0204 	bic.w	r2, r2, #4
 800e12e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	691a      	ldr	r2, [r3, #16]
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	430a      	orrs	r2, r1
 800e140:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800e142:	e023      	b.n	800e18c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	68b9      	ldr	r1, [r7, #8]
 800e14a:	4618      	mov	r0, r3
 800e14c:	f000 fdaa 	bl	800eca4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e15e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e16e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800e176:	68bb      	ldr	r3, [r7, #8]
 800e178:	691b      	ldr	r3, [r3, #16]
 800e17a:	021a      	lsls	r2, r3, #8
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	430a      	orrs	r2, r1
 800e182:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800e184:	e002      	b.n	800e18c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e186:	2301      	movs	r3, #1
 800e188:	75fb      	strb	r3, [r7, #23]
      break;
 800e18a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	2200      	movs	r2, #0
 800e190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e194:	7dfb      	ldrb	r3, [r7, #23]
}
 800e196:	4618      	mov	r0, r3
 800e198:	3718      	adds	r7, #24
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}
 800e19e:	bf00      	nop

0800e1a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
 800e1a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e1b4:	2b01      	cmp	r3, #1
 800e1b6:	d101      	bne.n	800e1bc <HAL_TIM_ConfigClockSource+0x1c>
 800e1b8:	2302      	movs	r3, #2
 800e1ba:	e0f6      	b.n	800e3aa <HAL_TIM_ConfigClockSource+0x20a>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2201      	movs	r2, #1
 800e1c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2202      	movs	r2, #2
 800e1c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	689b      	ldr	r3, [r3, #8]
 800e1d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800e1da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800e1de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e1e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	68ba      	ldr	r2, [r7, #8]
 800e1ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	4a6f      	ldr	r2, [pc, #444]	@ (800e3b4 <HAL_TIM_ConfigClockSource+0x214>)
 800e1f6:	4293      	cmp	r3, r2
 800e1f8:	f000 80c1 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e1fc:	4a6d      	ldr	r2, [pc, #436]	@ (800e3b4 <HAL_TIM_ConfigClockSource+0x214>)
 800e1fe:	4293      	cmp	r3, r2
 800e200:	f200 80c6 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e204:	4a6c      	ldr	r2, [pc, #432]	@ (800e3b8 <HAL_TIM_ConfigClockSource+0x218>)
 800e206:	4293      	cmp	r3, r2
 800e208:	f000 80b9 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e20c:	4a6a      	ldr	r2, [pc, #424]	@ (800e3b8 <HAL_TIM_ConfigClockSource+0x218>)
 800e20e:	4293      	cmp	r3, r2
 800e210:	f200 80be 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e214:	4a69      	ldr	r2, [pc, #420]	@ (800e3bc <HAL_TIM_ConfigClockSource+0x21c>)
 800e216:	4293      	cmp	r3, r2
 800e218:	f000 80b1 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e21c:	4a67      	ldr	r2, [pc, #412]	@ (800e3bc <HAL_TIM_ConfigClockSource+0x21c>)
 800e21e:	4293      	cmp	r3, r2
 800e220:	f200 80b6 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e224:	4a66      	ldr	r2, [pc, #408]	@ (800e3c0 <HAL_TIM_ConfigClockSource+0x220>)
 800e226:	4293      	cmp	r3, r2
 800e228:	f000 80a9 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e22c:	4a64      	ldr	r2, [pc, #400]	@ (800e3c0 <HAL_TIM_ConfigClockSource+0x220>)
 800e22e:	4293      	cmp	r3, r2
 800e230:	f200 80ae 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e234:	4a63      	ldr	r2, [pc, #396]	@ (800e3c4 <HAL_TIM_ConfigClockSource+0x224>)
 800e236:	4293      	cmp	r3, r2
 800e238:	f000 80a1 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e23c:	4a61      	ldr	r2, [pc, #388]	@ (800e3c4 <HAL_TIM_ConfigClockSource+0x224>)
 800e23e:	4293      	cmp	r3, r2
 800e240:	f200 80a6 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e244:	4a60      	ldr	r2, [pc, #384]	@ (800e3c8 <HAL_TIM_ConfigClockSource+0x228>)
 800e246:	4293      	cmp	r3, r2
 800e248:	f000 8099 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e24c:	4a5e      	ldr	r2, [pc, #376]	@ (800e3c8 <HAL_TIM_ConfigClockSource+0x228>)
 800e24e:	4293      	cmp	r3, r2
 800e250:	f200 809e 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e254:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e258:	f000 8091 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e25c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e260:	f200 8096 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e264:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e268:	f000 8089 	beq.w	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e26c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e270:	f200 808e 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e274:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e278:	d03e      	beq.n	800e2f8 <HAL_TIM_ConfigClockSource+0x158>
 800e27a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e27e:	f200 8087 	bhi.w	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e282:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e286:	f000 8086 	beq.w	800e396 <HAL_TIM_ConfigClockSource+0x1f6>
 800e28a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e28e:	d87f      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e290:	2b70      	cmp	r3, #112	@ 0x70
 800e292:	d01a      	beq.n	800e2ca <HAL_TIM_ConfigClockSource+0x12a>
 800e294:	2b70      	cmp	r3, #112	@ 0x70
 800e296:	d87b      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e298:	2b60      	cmp	r3, #96	@ 0x60
 800e29a:	d050      	beq.n	800e33e <HAL_TIM_ConfigClockSource+0x19e>
 800e29c:	2b60      	cmp	r3, #96	@ 0x60
 800e29e:	d877      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e2a0:	2b50      	cmp	r3, #80	@ 0x50
 800e2a2:	d03c      	beq.n	800e31e <HAL_TIM_ConfigClockSource+0x17e>
 800e2a4:	2b50      	cmp	r3, #80	@ 0x50
 800e2a6:	d873      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e2a8:	2b40      	cmp	r3, #64	@ 0x40
 800e2aa:	d058      	beq.n	800e35e <HAL_TIM_ConfigClockSource+0x1be>
 800e2ac:	2b40      	cmp	r3, #64	@ 0x40
 800e2ae:	d86f      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e2b0:	2b30      	cmp	r3, #48	@ 0x30
 800e2b2:	d064      	beq.n	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e2b4:	2b30      	cmp	r3, #48	@ 0x30
 800e2b6:	d86b      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e2b8:	2b20      	cmp	r3, #32
 800e2ba:	d060      	beq.n	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e2bc:	2b20      	cmp	r3, #32
 800e2be:	d867      	bhi.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d05c      	beq.n	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e2c4:	2b10      	cmp	r3, #16
 800e2c6:	d05a      	beq.n	800e37e <HAL_TIM_ConfigClockSource+0x1de>
 800e2c8:	e062      	b.n	800e390 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e2da:	f000 fdcb 	bl	800ee74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	689b      	ldr	r3, [r3, #8]
 800e2e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e2e6:	68bb      	ldr	r3, [r7, #8]
 800e2e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e2ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	68ba      	ldr	r2, [r7, #8]
 800e2f4:	609a      	str	r2, [r3, #8]
      break;
 800e2f6:	e04f      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e308:	f000 fdb4 	bl	800ee74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	689a      	ldr	r2, [r3, #8]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e31a:	609a      	str	r2, [r3, #8]
      break;
 800e31c:	e03c      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e32a:	461a      	mov	r2, r3
 800e32c:	f000 fd26 	bl	800ed7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	2150      	movs	r1, #80	@ 0x50
 800e336:	4618      	mov	r0, r3
 800e338:	f000 fd7f 	bl	800ee3a <TIM_ITRx_SetConfig>
      break;
 800e33c:	e02c      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e34a:	461a      	mov	r2, r3
 800e34c:	f000 fd45 	bl	800edda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	2160      	movs	r1, #96	@ 0x60
 800e356:	4618      	mov	r0, r3
 800e358:	f000 fd6f 	bl	800ee3a <TIM_ITRx_SetConfig>
      break;
 800e35c:	e01c      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e36a:	461a      	mov	r2, r3
 800e36c:	f000 fd06 	bl	800ed7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	2140      	movs	r1, #64	@ 0x40
 800e376:	4618      	mov	r0, r3
 800e378:	f000 fd5f 	bl	800ee3a <TIM_ITRx_SetConfig>
      break;
 800e37c:	e00c      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	4619      	mov	r1, r3
 800e388:	4610      	mov	r0, r2
 800e38a:	f000 fd56 	bl	800ee3a <TIM_ITRx_SetConfig>
      break;
 800e38e:	e003      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800e390:	2301      	movs	r3, #1
 800e392:	73fb      	strb	r3, [r7, #15]
      break;
 800e394:	e000      	b.n	800e398 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800e396:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2201      	movs	r2, #1
 800e39c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e3a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	3710      	adds	r7, #16
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	bd80      	pop	{r7, pc}
 800e3b2:	bf00      	nop
 800e3b4:	00100070 	.word	0x00100070
 800e3b8:	00100060 	.word	0x00100060
 800e3bc:	00100050 	.word	0x00100050
 800e3c0:	00100040 	.word	0x00100040
 800e3c4:	00100030 	.word	0x00100030
 800e3c8:	00100020 	.word	0x00100020

0800e3cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b083      	sub	sp, #12
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e3d4:	bf00      	nop
 800e3d6:	370c      	adds	r7, #12
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3de:	4770      	bx	lr

0800e3e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e3e0:	b480      	push	{r7}
 800e3e2:	b083      	sub	sp, #12
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e3e8:	bf00      	nop
 800e3ea:	370c      	adds	r7, #12
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr

0800e3f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	b083      	sub	sp, #12
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e3fc:	bf00      	nop
 800e3fe:	370c      	adds	r7, #12
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800e408:	b480      	push	{r7}
 800e40a:	b083      	sub	sp, #12
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800e410:	bf00      	nop
 800e412:	370c      	adds	r7, #12
 800e414:	46bd      	mov	sp, r7
 800e416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41a:	4770      	bx	lr

0800e41c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b084      	sub	sp, #16
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e428:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e42e:	687a      	ldr	r2, [r7, #4]
 800e430:	429a      	cmp	r2, r3
 800e432:	d107      	bne.n	800e444 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	2201      	movs	r2, #1
 800e438:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	2201      	movs	r2, #1
 800e43e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e442:	e02a      	b.n	800e49a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e448:	687a      	ldr	r2, [r7, #4]
 800e44a:	429a      	cmp	r2, r3
 800e44c:	d107      	bne.n	800e45e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2202      	movs	r2, #2
 800e452:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	2201      	movs	r2, #1
 800e458:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e45c:	e01d      	b.n	800e49a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e462:	687a      	ldr	r2, [r7, #4]
 800e464:	429a      	cmp	r2, r3
 800e466:	d107      	bne.n	800e478 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	2204      	movs	r2, #4
 800e46c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	2201      	movs	r2, #1
 800e472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e476:	e010      	b.n	800e49a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e47c:	687a      	ldr	r2, [r7, #4]
 800e47e:	429a      	cmp	r2, r3
 800e480:	d107      	bne.n	800e492 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2208      	movs	r2, #8
 800e486:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2201      	movs	r2, #1
 800e48c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e490:	e003      	b.n	800e49a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	2201      	movs	r2, #1
 800e496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800e49a:	68f8      	ldr	r0, [r7, #12]
 800e49c:	f7ff ffb4 	bl	800e408 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	771a      	strb	r2, [r3, #28]
}
 800e4a6:	bf00      	nop
 800e4a8:	3710      	adds	r7, #16
 800e4aa:	46bd      	mov	sp, r7
 800e4ac:	bd80      	pop	{r7, pc}

0800e4ae <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800e4ae:	b580      	push	{r7, lr}
 800e4b0:	b084      	sub	sp, #16
 800e4b2:	af00      	add	r7, sp, #0
 800e4b4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d10b      	bne.n	800e4de <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2201      	movs	r2, #1
 800e4ca:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	69db      	ldr	r3, [r3, #28]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d136      	bne.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e4dc:	e031      	b.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4e2:	687a      	ldr	r2, [r7, #4]
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d10b      	bne.n	800e500 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	2202      	movs	r2, #2
 800e4ec:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	69db      	ldr	r3, [r3, #28]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d125      	bne.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e4fe:	e020      	b.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e504:	687a      	ldr	r2, [r7, #4]
 800e506:	429a      	cmp	r2, r3
 800e508:	d10b      	bne.n	800e522 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	2204      	movs	r2, #4
 800e50e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	69db      	ldr	r3, [r3, #28]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d114      	bne.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	2201      	movs	r2, #1
 800e51c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e520:	e00f      	b.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e526:	687a      	ldr	r2, [r7, #4]
 800e528:	429a      	cmp	r2, r3
 800e52a:	d10a      	bne.n	800e542 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	2208      	movs	r2, #8
 800e530:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	69db      	ldr	r3, [r3, #28]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d103      	bne.n	800e542 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	2201      	movs	r2, #1
 800e53e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e542:	68f8      	ldr	r0, [r7, #12]
 800e544:	f7f9 f880 	bl	8007648 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	2200      	movs	r2, #0
 800e54c:	771a      	strb	r2, [r3, #28]
}
 800e54e:	bf00      	nop
 800e550:	3710      	adds	r7, #16
 800e552:	46bd      	mov	sp, r7
 800e554:	bd80      	pop	{r7, pc}

0800e556 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e556:	b580      	push	{r7, lr}
 800e558:	b084      	sub	sp, #16
 800e55a:	af00      	add	r7, sp, #0
 800e55c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e562:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e568:	687a      	ldr	r2, [r7, #4]
 800e56a:	429a      	cmp	r2, r3
 800e56c:	d103      	bne.n	800e576 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	2201      	movs	r2, #1
 800e572:	771a      	strb	r2, [r3, #28]
 800e574:	e019      	b.n	800e5aa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e57a:	687a      	ldr	r2, [r7, #4]
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d103      	bne.n	800e588 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2202      	movs	r2, #2
 800e584:	771a      	strb	r2, [r3, #28]
 800e586:	e010      	b.n	800e5aa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e58c:	687a      	ldr	r2, [r7, #4]
 800e58e:	429a      	cmp	r2, r3
 800e590:	d103      	bne.n	800e59a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	2204      	movs	r2, #4
 800e596:	771a      	strb	r2, [r3, #28]
 800e598:	e007      	b.n	800e5aa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e59e:	687a      	ldr	r2, [r7, #4]
 800e5a0:	429a      	cmp	r2, r3
 800e5a2:	d102      	bne.n	800e5aa <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	2208      	movs	r2, #8
 800e5a8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800e5aa:	68f8      	ldr	r0, [r7, #12]
 800e5ac:	f7f8 ffaa 	bl	8007504 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	771a      	strb	r2, [r3, #28]
}
 800e5b6:	bf00      	nop
 800e5b8:	3710      	adds	r7, #16
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
	...

0800e5c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	b085      	sub	sp, #20
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	6078      	str	r0, [r7, #4]
 800e5c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	4a4c      	ldr	r2, [pc, #304]	@ (800e704 <TIM_Base_SetConfig+0x144>)
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d017      	beq.n	800e608 <TIM_Base_SetConfig+0x48>
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5de:	d013      	beq.n	800e608 <TIM_Base_SetConfig+0x48>
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	4a49      	ldr	r2, [pc, #292]	@ (800e708 <TIM_Base_SetConfig+0x148>)
 800e5e4:	4293      	cmp	r3, r2
 800e5e6:	d00f      	beq.n	800e608 <TIM_Base_SetConfig+0x48>
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	4a48      	ldr	r2, [pc, #288]	@ (800e70c <TIM_Base_SetConfig+0x14c>)
 800e5ec:	4293      	cmp	r3, r2
 800e5ee:	d00b      	beq.n	800e608 <TIM_Base_SetConfig+0x48>
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	4a47      	ldr	r2, [pc, #284]	@ (800e710 <TIM_Base_SetConfig+0x150>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d007      	beq.n	800e608 <TIM_Base_SetConfig+0x48>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	4a46      	ldr	r2, [pc, #280]	@ (800e714 <TIM_Base_SetConfig+0x154>)
 800e5fc:	4293      	cmp	r3, r2
 800e5fe:	d003      	beq.n	800e608 <TIM_Base_SetConfig+0x48>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	4a45      	ldr	r2, [pc, #276]	@ (800e718 <TIM_Base_SetConfig+0x158>)
 800e604:	4293      	cmp	r3, r2
 800e606:	d108      	bne.n	800e61a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e60e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	685b      	ldr	r3, [r3, #4]
 800e614:	68fa      	ldr	r2, [r7, #12]
 800e616:	4313      	orrs	r3, r2
 800e618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	4a39      	ldr	r2, [pc, #228]	@ (800e704 <TIM_Base_SetConfig+0x144>)
 800e61e:	4293      	cmp	r3, r2
 800e620:	d023      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e628:	d01f      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	4a36      	ldr	r2, [pc, #216]	@ (800e708 <TIM_Base_SetConfig+0x148>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d01b      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	4a35      	ldr	r2, [pc, #212]	@ (800e70c <TIM_Base_SetConfig+0x14c>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d017      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	4a34      	ldr	r2, [pc, #208]	@ (800e710 <TIM_Base_SetConfig+0x150>)
 800e63e:	4293      	cmp	r3, r2
 800e640:	d013      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	4a33      	ldr	r2, [pc, #204]	@ (800e714 <TIM_Base_SetConfig+0x154>)
 800e646:	4293      	cmp	r3, r2
 800e648:	d00f      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	4a33      	ldr	r2, [pc, #204]	@ (800e71c <TIM_Base_SetConfig+0x15c>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d00b      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	4a32      	ldr	r2, [pc, #200]	@ (800e720 <TIM_Base_SetConfig+0x160>)
 800e656:	4293      	cmp	r3, r2
 800e658:	d007      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	4a31      	ldr	r2, [pc, #196]	@ (800e724 <TIM_Base_SetConfig+0x164>)
 800e65e:	4293      	cmp	r3, r2
 800e660:	d003      	beq.n	800e66a <TIM_Base_SetConfig+0xaa>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	4a2c      	ldr	r2, [pc, #176]	@ (800e718 <TIM_Base_SetConfig+0x158>)
 800e666:	4293      	cmp	r3, r2
 800e668:	d108      	bne.n	800e67c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e670:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	68db      	ldr	r3, [r3, #12]
 800e676:	68fa      	ldr	r2, [r7, #12]
 800e678:	4313      	orrs	r3, r2
 800e67a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e682:	683b      	ldr	r3, [r7, #0]
 800e684:	695b      	ldr	r3, [r3, #20]
 800e686:	4313      	orrs	r3, r2
 800e688:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	68fa      	ldr	r2, [r7, #12]
 800e68e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	689a      	ldr	r2, [r3, #8]
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e698:	683b      	ldr	r3, [r7, #0]
 800e69a:	681a      	ldr	r2, [r3, #0]
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	4a18      	ldr	r2, [pc, #96]	@ (800e704 <TIM_Base_SetConfig+0x144>)
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d013      	beq.n	800e6d0 <TIM_Base_SetConfig+0x110>
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	4a1a      	ldr	r2, [pc, #104]	@ (800e714 <TIM_Base_SetConfig+0x154>)
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	d00f      	beq.n	800e6d0 <TIM_Base_SetConfig+0x110>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	4a1a      	ldr	r2, [pc, #104]	@ (800e71c <TIM_Base_SetConfig+0x15c>)
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	d00b      	beq.n	800e6d0 <TIM_Base_SetConfig+0x110>
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	4a19      	ldr	r2, [pc, #100]	@ (800e720 <TIM_Base_SetConfig+0x160>)
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d007      	beq.n	800e6d0 <TIM_Base_SetConfig+0x110>
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	4a18      	ldr	r2, [pc, #96]	@ (800e724 <TIM_Base_SetConfig+0x164>)
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d003      	beq.n	800e6d0 <TIM_Base_SetConfig+0x110>
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	4a13      	ldr	r2, [pc, #76]	@ (800e718 <TIM_Base_SetConfig+0x158>)
 800e6cc:	4293      	cmp	r3, r2
 800e6ce:	d103      	bne.n	800e6d8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	691a      	ldr	r2, [r3, #16]
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2201      	movs	r2, #1
 800e6dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	691b      	ldr	r3, [r3, #16]
 800e6e2:	f003 0301 	and.w	r3, r3, #1
 800e6e6:	2b01      	cmp	r3, #1
 800e6e8:	d105      	bne.n	800e6f6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	691b      	ldr	r3, [r3, #16]
 800e6ee:	f023 0201 	bic.w	r2, r3, #1
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	611a      	str	r2, [r3, #16]
  }
}
 800e6f6:	bf00      	nop
 800e6f8:	3714      	adds	r7, #20
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e700:	4770      	bx	lr
 800e702:	bf00      	nop
 800e704:	40012c00 	.word	0x40012c00
 800e708:	40000400 	.word	0x40000400
 800e70c:	40000800 	.word	0x40000800
 800e710:	40000c00 	.word	0x40000c00
 800e714:	40013400 	.word	0x40013400
 800e718:	40015000 	.word	0x40015000
 800e71c:	40014000 	.word	0x40014000
 800e720:	40014400 	.word	0x40014400
 800e724:	40014800 	.word	0x40014800

0800e728 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e728:	b480      	push	{r7}
 800e72a:	b087      	sub	sp, #28
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	6a1b      	ldr	r3, [r3, #32]
 800e736:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	6a1b      	ldr	r3, [r3, #32]
 800e73c:	f023 0201 	bic.w	r2, r3, #1
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	699b      	ldr	r3, [r3, #24]
 800e74e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e75a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	f023 0303 	bic.w	r3, r3, #3
 800e762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	68fa      	ldr	r2, [r7, #12]
 800e76a:	4313      	orrs	r3, r2
 800e76c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e76e:	697b      	ldr	r3, [r7, #20]
 800e770:	f023 0302 	bic.w	r3, r3, #2
 800e774:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	689b      	ldr	r3, [r3, #8]
 800e77a:	697a      	ldr	r2, [r7, #20]
 800e77c:	4313      	orrs	r3, r2
 800e77e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	4a30      	ldr	r2, [pc, #192]	@ (800e844 <TIM_OC1_SetConfig+0x11c>)
 800e784:	4293      	cmp	r3, r2
 800e786:	d013      	beq.n	800e7b0 <TIM_OC1_SetConfig+0x88>
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	4a2f      	ldr	r2, [pc, #188]	@ (800e848 <TIM_OC1_SetConfig+0x120>)
 800e78c:	4293      	cmp	r3, r2
 800e78e:	d00f      	beq.n	800e7b0 <TIM_OC1_SetConfig+0x88>
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	4a2e      	ldr	r2, [pc, #184]	@ (800e84c <TIM_OC1_SetConfig+0x124>)
 800e794:	4293      	cmp	r3, r2
 800e796:	d00b      	beq.n	800e7b0 <TIM_OC1_SetConfig+0x88>
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	4a2d      	ldr	r2, [pc, #180]	@ (800e850 <TIM_OC1_SetConfig+0x128>)
 800e79c:	4293      	cmp	r3, r2
 800e79e:	d007      	beq.n	800e7b0 <TIM_OC1_SetConfig+0x88>
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	4a2c      	ldr	r2, [pc, #176]	@ (800e854 <TIM_OC1_SetConfig+0x12c>)
 800e7a4:	4293      	cmp	r3, r2
 800e7a6:	d003      	beq.n	800e7b0 <TIM_OC1_SetConfig+0x88>
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	4a2b      	ldr	r2, [pc, #172]	@ (800e858 <TIM_OC1_SetConfig+0x130>)
 800e7ac:	4293      	cmp	r3, r2
 800e7ae:	d10c      	bne.n	800e7ca <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	f023 0308 	bic.w	r3, r3, #8
 800e7b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e7b8:	683b      	ldr	r3, [r7, #0]
 800e7ba:	68db      	ldr	r3, [r3, #12]
 800e7bc:	697a      	ldr	r2, [r7, #20]
 800e7be:	4313      	orrs	r3, r2
 800e7c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e7c2:	697b      	ldr	r3, [r7, #20]
 800e7c4:	f023 0304 	bic.w	r3, r3, #4
 800e7c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	4a1d      	ldr	r2, [pc, #116]	@ (800e844 <TIM_OC1_SetConfig+0x11c>)
 800e7ce:	4293      	cmp	r3, r2
 800e7d0:	d013      	beq.n	800e7fa <TIM_OC1_SetConfig+0xd2>
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	4a1c      	ldr	r2, [pc, #112]	@ (800e848 <TIM_OC1_SetConfig+0x120>)
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	d00f      	beq.n	800e7fa <TIM_OC1_SetConfig+0xd2>
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	4a1b      	ldr	r2, [pc, #108]	@ (800e84c <TIM_OC1_SetConfig+0x124>)
 800e7de:	4293      	cmp	r3, r2
 800e7e0:	d00b      	beq.n	800e7fa <TIM_OC1_SetConfig+0xd2>
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	4a1a      	ldr	r2, [pc, #104]	@ (800e850 <TIM_OC1_SetConfig+0x128>)
 800e7e6:	4293      	cmp	r3, r2
 800e7e8:	d007      	beq.n	800e7fa <TIM_OC1_SetConfig+0xd2>
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	4a19      	ldr	r2, [pc, #100]	@ (800e854 <TIM_OC1_SetConfig+0x12c>)
 800e7ee:	4293      	cmp	r3, r2
 800e7f0:	d003      	beq.n	800e7fa <TIM_OC1_SetConfig+0xd2>
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	4a18      	ldr	r2, [pc, #96]	@ (800e858 <TIM_OC1_SetConfig+0x130>)
 800e7f6:	4293      	cmp	r3, r2
 800e7f8:	d111      	bne.n	800e81e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e800:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e802:	693b      	ldr	r3, [r7, #16]
 800e804:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e808:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e80a:	683b      	ldr	r3, [r7, #0]
 800e80c:	695b      	ldr	r3, [r3, #20]
 800e80e:	693a      	ldr	r2, [r7, #16]
 800e810:	4313      	orrs	r3, r2
 800e812:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	699b      	ldr	r3, [r3, #24]
 800e818:	693a      	ldr	r2, [r7, #16]
 800e81a:	4313      	orrs	r3, r2
 800e81c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	693a      	ldr	r2, [r7, #16]
 800e822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	68fa      	ldr	r2, [r7, #12]
 800e828:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	685a      	ldr	r2, [r3, #4]
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	697a      	ldr	r2, [r7, #20]
 800e836:	621a      	str	r2, [r3, #32]
}
 800e838:	bf00      	nop
 800e83a:	371c      	adds	r7, #28
 800e83c:	46bd      	mov	sp, r7
 800e83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e842:	4770      	bx	lr
 800e844:	40012c00 	.word	0x40012c00
 800e848:	40013400 	.word	0x40013400
 800e84c:	40014000 	.word	0x40014000
 800e850:	40014400 	.word	0x40014400
 800e854:	40014800 	.word	0x40014800
 800e858:	40015000 	.word	0x40015000

0800e85c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e85c:	b480      	push	{r7}
 800e85e:	b087      	sub	sp, #28
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
 800e864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	6a1b      	ldr	r3, [r3, #32]
 800e86a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	6a1b      	ldr	r3, [r3, #32]
 800e870:	f023 0210 	bic.w	r2, r3, #16
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	685b      	ldr	r3, [r3, #4]
 800e87c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	699b      	ldr	r3, [r3, #24]
 800e882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e88a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e88e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	021b      	lsls	r3, r3, #8
 800e89e:	68fa      	ldr	r2, [r7, #12]
 800e8a0:	4313      	orrs	r3, r2
 800e8a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e8a4:	697b      	ldr	r3, [r7, #20]
 800e8a6:	f023 0320 	bic.w	r3, r3, #32
 800e8aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	689b      	ldr	r3, [r3, #8]
 800e8b0:	011b      	lsls	r3, r3, #4
 800e8b2:	697a      	ldr	r2, [r7, #20]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	4a2c      	ldr	r2, [pc, #176]	@ (800e96c <TIM_OC2_SetConfig+0x110>)
 800e8bc:	4293      	cmp	r3, r2
 800e8be:	d007      	beq.n	800e8d0 <TIM_OC2_SetConfig+0x74>
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	4a2b      	ldr	r2, [pc, #172]	@ (800e970 <TIM_OC2_SetConfig+0x114>)
 800e8c4:	4293      	cmp	r3, r2
 800e8c6:	d003      	beq.n	800e8d0 <TIM_OC2_SetConfig+0x74>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	4a2a      	ldr	r2, [pc, #168]	@ (800e974 <TIM_OC2_SetConfig+0x118>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d10d      	bne.n	800e8ec <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e8d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	68db      	ldr	r3, [r3, #12]
 800e8dc:	011b      	lsls	r3, r3, #4
 800e8de:	697a      	ldr	r2, [r7, #20]
 800e8e0:	4313      	orrs	r3, r2
 800e8e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e8e4:	697b      	ldr	r3, [r7, #20]
 800e8e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	4a1f      	ldr	r2, [pc, #124]	@ (800e96c <TIM_OC2_SetConfig+0x110>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d013      	beq.n	800e91c <TIM_OC2_SetConfig+0xc0>
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	4a1e      	ldr	r2, [pc, #120]	@ (800e970 <TIM_OC2_SetConfig+0x114>)
 800e8f8:	4293      	cmp	r3, r2
 800e8fa:	d00f      	beq.n	800e91c <TIM_OC2_SetConfig+0xc0>
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	4a1e      	ldr	r2, [pc, #120]	@ (800e978 <TIM_OC2_SetConfig+0x11c>)
 800e900:	4293      	cmp	r3, r2
 800e902:	d00b      	beq.n	800e91c <TIM_OC2_SetConfig+0xc0>
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	4a1d      	ldr	r2, [pc, #116]	@ (800e97c <TIM_OC2_SetConfig+0x120>)
 800e908:	4293      	cmp	r3, r2
 800e90a:	d007      	beq.n	800e91c <TIM_OC2_SetConfig+0xc0>
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	4a1c      	ldr	r2, [pc, #112]	@ (800e980 <TIM_OC2_SetConfig+0x124>)
 800e910:	4293      	cmp	r3, r2
 800e912:	d003      	beq.n	800e91c <TIM_OC2_SetConfig+0xc0>
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	4a17      	ldr	r2, [pc, #92]	@ (800e974 <TIM_OC2_SetConfig+0x118>)
 800e918:	4293      	cmp	r3, r2
 800e91a:	d113      	bne.n	800e944 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e91c:	693b      	ldr	r3, [r7, #16]
 800e91e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e922:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e924:	693b      	ldr	r3, [r7, #16]
 800e926:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e92a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	695b      	ldr	r3, [r3, #20]
 800e930:	009b      	lsls	r3, r3, #2
 800e932:	693a      	ldr	r2, [r7, #16]
 800e934:	4313      	orrs	r3, r2
 800e936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	699b      	ldr	r3, [r3, #24]
 800e93c:	009b      	lsls	r3, r3, #2
 800e93e:	693a      	ldr	r2, [r7, #16]
 800e940:	4313      	orrs	r3, r2
 800e942:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	693a      	ldr	r2, [r7, #16]
 800e948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	68fa      	ldr	r2, [r7, #12]
 800e94e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	685a      	ldr	r2, [r3, #4]
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	697a      	ldr	r2, [r7, #20]
 800e95c:	621a      	str	r2, [r3, #32]
}
 800e95e:	bf00      	nop
 800e960:	371c      	adds	r7, #28
 800e962:	46bd      	mov	sp, r7
 800e964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e968:	4770      	bx	lr
 800e96a:	bf00      	nop
 800e96c:	40012c00 	.word	0x40012c00
 800e970:	40013400 	.word	0x40013400
 800e974:	40015000 	.word	0x40015000
 800e978:	40014000 	.word	0x40014000
 800e97c:	40014400 	.word	0x40014400
 800e980:	40014800 	.word	0x40014800

0800e984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e984:	b480      	push	{r7}
 800e986:	b087      	sub	sp, #28
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
 800e98c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	6a1b      	ldr	r3, [r3, #32]
 800e992:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	6a1b      	ldr	r3, [r3, #32]
 800e998:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	69db      	ldr	r3, [r3, #28]
 800e9aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e9b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	f023 0303 	bic.w	r3, r3, #3
 800e9be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	68fa      	ldr	r2, [r7, #12]
 800e9c6:	4313      	orrs	r3, r2
 800e9c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e9ca:	697b      	ldr	r3, [r7, #20]
 800e9cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e9d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e9d2:	683b      	ldr	r3, [r7, #0]
 800e9d4:	689b      	ldr	r3, [r3, #8]
 800e9d6:	021b      	lsls	r3, r3, #8
 800e9d8:	697a      	ldr	r2, [r7, #20]
 800e9da:	4313      	orrs	r3, r2
 800e9dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	4a2b      	ldr	r2, [pc, #172]	@ (800ea90 <TIM_OC3_SetConfig+0x10c>)
 800e9e2:	4293      	cmp	r3, r2
 800e9e4:	d007      	beq.n	800e9f6 <TIM_OC3_SetConfig+0x72>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	4a2a      	ldr	r2, [pc, #168]	@ (800ea94 <TIM_OC3_SetConfig+0x110>)
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	d003      	beq.n	800e9f6 <TIM_OC3_SetConfig+0x72>
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	4a29      	ldr	r2, [pc, #164]	@ (800ea98 <TIM_OC3_SetConfig+0x114>)
 800e9f2:	4293      	cmp	r3, r2
 800e9f4:	d10d      	bne.n	800ea12 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e9f6:	697b      	ldr	r3, [r7, #20]
 800e9f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e9fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e9fe:	683b      	ldr	r3, [r7, #0]
 800ea00:	68db      	ldr	r3, [r3, #12]
 800ea02:	021b      	lsls	r3, r3, #8
 800ea04:	697a      	ldr	r2, [r7, #20]
 800ea06:	4313      	orrs	r3, r2
 800ea08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ea0a:	697b      	ldr	r3, [r7, #20]
 800ea0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ea10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	4a1e      	ldr	r2, [pc, #120]	@ (800ea90 <TIM_OC3_SetConfig+0x10c>)
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d013      	beq.n	800ea42 <TIM_OC3_SetConfig+0xbe>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	4a1d      	ldr	r2, [pc, #116]	@ (800ea94 <TIM_OC3_SetConfig+0x110>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d00f      	beq.n	800ea42 <TIM_OC3_SetConfig+0xbe>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	4a1d      	ldr	r2, [pc, #116]	@ (800ea9c <TIM_OC3_SetConfig+0x118>)
 800ea26:	4293      	cmp	r3, r2
 800ea28:	d00b      	beq.n	800ea42 <TIM_OC3_SetConfig+0xbe>
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	4a1c      	ldr	r2, [pc, #112]	@ (800eaa0 <TIM_OC3_SetConfig+0x11c>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	d007      	beq.n	800ea42 <TIM_OC3_SetConfig+0xbe>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	4a1b      	ldr	r2, [pc, #108]	@ (800eaa4 <TIM_OC3_SetConfig+0x120>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	d003      	beq.n	800ea42 <TIM_OC3_SetConfig+0xbe>
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	4a16      	ldr	r2, [pc, #88]	@ (800ea98 <TIM_OC3_SetConfig+0x114>)
 800ea3e:	4293      	cmp	r3, r2
 800ea40:	d113      	bne.n	800ea6a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ea42:	693b      	ldr	r3, [r7, #16]
 800ea44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ea48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ea4a:	693b      	ldr	r3, [r7, #16]
 800ea4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ea50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	695b      	ldr	r3, [r3, #20]
 800ea56:	011b      	lsls	r3, r3, #4
 800ea58:	693a      	ldr	r2, [r7, #16]
 800ea5a:	4313      	orrs	r3, r2
 800ea5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	699b      	ldr	r3, [r3, #24]
 800ea62:	011b      	lsls	r3, r3, #4
 800ea64:	693a      	ldr	r2, [r7, #16]
 800ea66:	4313      	orrs	r3, r2
 800ea68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	693a      	ldr	r2, [r7, #16]
 800ea6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	68fa      	ldr	r2, [r7, #12]
 800ea74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	685a      	ldr	r2, [r3, #4]
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	697a      	ldr	r2, [r7, #20]
 800ea82:	621a      	str	r2, [r3, #32]
}
 800ea84:	bf00      	nop
 800ea86:	371c      	adds	r7, #28
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr
 800ea90:	40012c00 	.word	0x40012c00
 800ea94:	40013400 	.word	0x40013400
 800ea98:	40015000 	.word	0x40015000
 800ea9c:	40014000 	.word	0x40014000
 800eaa0:	40014400 	.word	0x40014400
 800eaa4:	40014800 	.word	0x40014800

0800eaa8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b087      	sub	sp, #28
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6a1b      	ldr	r3, [r3, #32]
 800eab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	6a1b      	ldr	r3, [r3, #32]
 800eabc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	685b      	ldr	r3, [r3, #4]
 800eac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	69db      	ldr	r3, [r3, #28]
 800eace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ead6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	021b      	lsls	r3, r3, #8
 800eaea:	68fa      	ldr	r2, [r7, #12]
 800eaec:	4313      	orrs	r3, r2
 800eaee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800eaf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	689b      	ldr	r3, [r3, #8]
 800eafc:	031b      	lsls	r3, r3, #12
 800eafe:	697a      	ldr	r2, [r7, #20]
 800eb00:	4313      	orrs	r3, r2
 800eb02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	4a2c      	ldr	r2, [pc, #176]	@ (800ebb8 <TIM_OC4_SetConfig+0x110>)
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d007      	beq.n	800eb1c <TIM_OC4_SetConfig+0x74>
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	4a2b      	ldr	r2, [pc, #172]	@ (800ebbc <TIM_OC4_SetConfig+0x114>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d003      	beq.n	800eb1c <TIM_OC4_SetConfig+0x74>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	4a2a      	ldr	r2, [pc, #168]	@ (800ebc0 <TIM_OC4_SetConfig+0x118>)
 800eb18:	4293      	cmp	r3, r2
 800eb1a:	d10d      	bne.n	800eb38 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800eb22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	68db      	ldr	r3, [r3, #12]
 800eb28:	031b      	lsls	r3, r3, #12
 800eb2a:	697a      	ldr	r2, [r7, #20]
 800eb2c:	4313      	orrs	r3, r2
 800eb2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800eb30:	697b      	ldr	r3, [r7, #20]
 800eb32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	4a1f      	ldr	r2, [pc, #124]	@ (800ebb8 <TIM_OC4_SetConfig+0x110>)
 800eb3c:	4293      	cmp	r3, r2
 800eb3e:	d013      	beq.n	800eb68 <TIM_OC4_SetConfig+0xc0>
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	4a1e      	ldr	r2, [pc, #120]	@ (800ebbc <TIM_OC4_SetConfig+0x114>)
 800eb44:	4293      	cmp	r3, r2
 800eb46:	d00f      	beq.n	800eb68 <TIM_OC4_SetConfig+0xc0>
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	4a1e      	ldr	r2, [pc, #120]	@ (800ebc4 <TIM_OC4_SetConfig+0x11c>)
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d00b      	beq.n	800eb68 <TIM_OC4_SetConfig+0xc0>
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	4a1d      	ldr	r2, [pc, #116]	@ (800ebc8 <TIM_OC4_SetConfig+0x120>)
 800eb54:	4293      	cmp	r3, r2
 800eb56:	d007      	beq.n	800eb68 <TIM_OC4_SetConfig+0xc0>
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	4a1c      	ldr	r2, [pc, #112]	@ (800ebcc <TIM_OC4_SetConfig+0x124>)
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d003      	beq.n	800eb68 <TIM_OC4_SetConfig+0xc0>
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	4a17      	ldr	r2, [pc, #92]	@ (800ebc0 <TIM_OC4_SetConfig+0x118>)
 800eb64:	4293      	cmp	r3, r2
 800eb66:	d113      	bne.n	800eb90 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800eb68:	693b      	ldr	r3, [r7, #16]
 800eb6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb6e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800eb70:	693b      	ldr	r3, [r7, #16]
 800eb72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800eb76:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	695b      	ldr	r3, [r3, #20]
 800eb7c:	019b      	lsls	r3, r3, #6
 800eb7e:	693a      	ldr	r2, [r7, #16]
 800eb80:	4313      	orrs	r3, r2
 800eb82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	699b      	ldr	r3, [r3, #24]
 800eb88:	019b      	lsls	r3, r3, #6
 800eb8a:	693a      	ldr	r2, [r7, #16]
 800eb8c:	4313      	orrs	r3, r2
 800eb8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	693a      	ldr	r2, [r7, #16]
 800eb94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	68fa      	ldr	r2, [r7, #12]
 800eb9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	685a      	ldr	r2, [r3, #4]
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	697a      	ldr	r2, [r7, #20]
 800eba8:	621a      	str	r2, [r3, #32]
}
 800ebaa:	bf00      	nop
 800ebac:	371c      	adds	r7, #28
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb4:	4770      	bx	lr
 800ebb6:	bf00      	nop
 800ebb8:	40012c00 	.word	0x40012c00
 800ebbc:	40013400 	.word	0x40013400
 800ebc0:	40015000 	.word	0x40015000
 800ebc4:	40014000 	.word	0x40014000
 800ebc8:	40014400 	.word	0x40014400
 800ebcc:	40014800 	.word	0x40014800

0800ebd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b087      	sub	sp, #28
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	6a1b      	ldr	r3, [r3, #32]
 800ebde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	6a1b      	ldr	r3, [r3, #32]
 800ebe4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	685b      	ldr	r3, [r3, #4]
 800ebf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ebf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ebfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	68fa      	ldr	r2, [r7, #12]
 800ec0a:	4313      	orrs	r3, r2
 800ec0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ec0e:	693b      	ldr	r3, [r7, #16]
 800ec10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ec14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	689b      	ldr	r3, [r3, #8]
 800ec1a:	041b      	lsls	r3, r3, #16
 800ec1c:	693a      	ldr	r2, [r7, #16]
 800ec1e:	4313      	orrs	r3, r2
 800ec20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	4a19      	ldr	r2, [pc, #100]	@ (800ec8c <TIM_OC5_SetConfig+0xbc>)
 800ec26:	4293      	cmp	r3, r2
 800ec28:	d013      	beq.n	800ec52 <TIM_OC5_SetConfig+0x82>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	4a18      	ldr	r2, [pc, #96]	@ (800ec90 <TIM_OC5_SetConfig+0xc0>)
 800ec2e:	4293      	cmp	r3, r2
 800ec30:	d00f      	beq.n	800ec52 <TIM_OC5_SetConfig+0x82>
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	4a17      	ldr	r2, [pc, #92]	@ (800ec94 <TIM_OC5_SetConfig+0xc4>)
 800ec36:	4293      	cmp	r3, r2
 800ec38:	d00b      	beq.n	800ec52 <TIM_OC5_SetConfig+0x82>
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	4a16      	ldr	r2, [pc, #88]	@ (800ec98 <TIM_OC5_SetConfig+0xc8>)
 800ec3e:	4293      	cmp	r3, r2
 800ec40:	d007      	beq.n	800ec52 <TIM_OC5_SetConfig+0x82>
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	4a15      	ldr	r2, [pc, #84]	@ (800ec9c <TIM_OC5_SetConfig+0xcc>)
 800ec46:	4293      	cmp	r3, r2
 800ec48:	d003      	beq.n	800ec52 <TIM_OC5_SetConfig+0x82>
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	4a14      	ldr	r2, [pc, #80]	@ (800eca0 <TIM_OC5_SetConfig+0xd0>)
 800ec4e:	4293      	cmp	r3, r2
 800ec50:	d109      	bne.n	800ec66 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ec58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	695b      	ldr	r3, [r3, #20]
 800ec5e:	021b      	lsls	r3, r3, #8
 800ec60:	697a      	ldr	r2, [r7, #20]
 800ec62:	4313      	orrs	r3, r2
 800ec64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	697a      	ldr	r2, [r7, #20]
 800ec6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	68fa      	ldr	r2, [r7, #12]
 800ec70:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	685a      	ldr	r2, [r3, #4]
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	693a      	ldr	r2, [r7, #16]
 800ec7e:	621a      	str	r2, [r3, #32]
}
 800ec80:	bf00      	nop
 800ec82:	371c      	adds	r7, #28
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr
 800ec8c:	40012c00 	.word	0x40012c00
 800ec90:	40013400 	.word	0x40013400
 800ec94:	40014000 	.word	0x40014000
 800ec98:	40014400 	.word	0x40014400
 800ec9c:	40014800 	.word	0x40014800
 800eca0:	40015000 	.word	0x40015000

0800eca4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800eca4:	b480      	push	{r7}
 800eca6:	b087      	sub	sp, #28
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
 800ecac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	6a1b      	ldr	r3, [r3, #32]
 800ecb2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	6a1b      	ldr	r3, [r3, #32]
 800ecb8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	685b      	ldr	r3, [r3, #4]
 800ecc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ecca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ecd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ecd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	021b      	lsls	r3, r3, #8
 800ecde:	68fa      	ldr	r2, [r7, #12]
 800ece0:	4313      	orrs	r3, r2
 800ece2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ecea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	689b      	ldr	r3, [r3, #8]
 800ecf0:	051b      	lsls	r3, r3, #20
 800ecf2:	693a      	ldr	r2, [r7, #16]
 800ecf4:	4313      	orrs	r3, r2
 800ecf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	4a1a      	ldr	r2, [pc, #104]	@ (800ed64 <TIM_OC6_SetConfig+0xc0>)
 800ecfc:	4293      	cmp	r3, r2
 800ecfe:	d013      	beq.n	800ed28 <TIM_OC6_SetConfig+0x84>
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	4a19      	ldr	r2, [pc, #100]	@ (800ed68 <TIM_OC6_SetConfig+0xc4>)
 800ed04:	4293      	cmp	r3, r2
 800ed06:	d00f      	beq.n	800ed28 <TIM_OC6_SetConfig+0x84>
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	4a18      	ldr	r2, [pc, #96]	@ (800ed6c <TIM_OC6_SetConfig+0xc8>)
 800ed0c:	4293      	cmp	r3, r2
 800ed0e:	d00b      	beq.n	800ed28 <TIM_OC6_SetConfig+0x84>
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	4a17      	ldr	r2, [pc, #92]	@ (800ed70 <TIM_OC6_SetConfig+0xcc>)
 800ed14:	4293      	cmp	r3, r2
 800ed16:	d007      	beq.n	800ed28 <TIM_OC6_SetConfig+0x84>
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	4a16      	ldr	r2, [pc, #88]	@ (800ed74 <TIM_OC6_SetConfig+0xd0>)
 800ed1c:	4293      	cmp	r3, r2
 800ed1e:	d003      	beq.n	800ed28 <TIM_OC6_SetConfig+0x84>
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	4a15      	ldr	r2, [pc, #84]	@ (800ed78 <TIM_OC6_SetConfig+0xd4>)
 800ed24:	4293      	cmp	r3, r2
 800ed26:	d109      	bne.n	800ed3c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ed2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	695b      	ldr	r3, [r3, #20]
 800ed34:	029b      	lsls	r3, r3, #10
 800ed36:	697a      	ldr	r2, [r7, #20]
 800ed38:	4313      	orrs	r3, r2
 800ed3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	697a      	ldr	r2, [r7, #20]
 800ed40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	68fa      	ldr	r2, [r7, #12]
 800ed46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	685a      	ldr	r2, [r3, #4]
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	693a      	ldr	r2, [r7, #16]
 800ed54:	621a      	str	r2, [r3, #32]
}
 800ed56:	bf00      	nop
 800ed58:	371c      	adds	r7, #28
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed60:	4770      	bx	lr
 800ed62:	bf00      	nop
 800ed64:	40012c00 	.word	0x40012c00
 800ed68:	40013400 	.word	0x40013400
 800ed6c:	40014000 	.word	0x40014000
 800ed70:	40014400 	.word	0x40014400
 800ed74:	40014800 	.word	0x40014800
 800ed78:	40015000 	.word	0x40015000

0800ed7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ed7c:	b480      	push	{r7}
 800ed7e:	b087      	sub	sp, #28
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	60f8      	str	r0, [r7, #12]
 800ed84:	60b9      	str	r1, [r7, #8]
 800ed86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	6a1b      	ldr	r3, [r3, #32]
 800ed8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	6a1b      	ldr	r3, [r3, #32]
 800ed92:	f023 0201 	bic.w	r2, r3, #1
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	699b      	ldr	r3, [r3, #24]
 800ed9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eda0:	693b      	ldr	r3, [r7, #16]
 800eda2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eda6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	011b      	lsls	r3, r3, #4
 800edac:	693a      	ldr	r2, [r7, #16]
 800edae:	4313      	orrs	r3, r2
 800edb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	f023 030a 	bic.w	r3, r3, #10
 800edb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800edba:	697a      	ldr	r2, [r7, #20]
 800edbc:	68bb      	ldr	r3, [r7, #8]
 800edbe:	4313      	orrs	r3, r2
 800edc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	693a      	ldr	r2, [r7, #16]
 800edc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	697a      	ldr	r2, [r7, #20]
 800edcc:	621a      	str	r2, [r3, #32]
}
 800edce:	bf00      	nop
 800edd0:	371c      	adds	r7, #28
 800edd2:	46bd      	mov	sp, r7
 800edd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd8:	4770      	bx	lr

0800edda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800edda:	b480      	push	{r7}
 800eddc:	b087      	sub	sp, #28
 800edde:	af00      	add	r7, sp, #0
 800ede0:	60f8      	str	r0, [r7, #12]
 800ede2:	60b9      	str	r1, [r7, #8]
 800ede4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	6a1b      	ldr	r3, [r3, #32]
 800edea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	6a1b      	ldr	r3, [r3, #32]
 800edf0:	f023 0210 	bic.w	r2, r3, #16
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	699b      	ldr	r3, [r3, #24]
 800edfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800edfe:	693b      	ldr	r3, [r7, #16]
 800ee00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ee04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	031b      	lsls	r3, r3, #12
 800ee0a:	693a      	ldr	r2, [r7, #16]
 800ee0c:	4313      	orrs	r3, r2
 800ee0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ee10:	697b      	ldr	r3, [r7, #20]
 800ee12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ee16:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ee18:	68bb      	ldr	r3, [r7, #8]
 800ee1a:	011b      	lsls	r3, r3, #4
 800ee1c:	697a      	ldr	r2, [r7, #20]
 800ee1e:	4313      	orrs	r3, r2
 800ee20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	693a      	ldr	r2, [r7, #16]
 800ee26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	697a      	ldr	r2, [r7, #20]
 800ee2c:	621a      	str	r2, [r3, #32]
}
 800ee2e:	bf00      	nop
 800ee30:	371c      	adds	r7, #28
 800ee32:	46bd      	mov	sp, r7
 800ee34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee38:	4770      	bx	lr

0800ee3a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ee3a:	b480      	push	{r7}
 800ee3c:	b085      	sub	sp, #20
 800ee3e:	af00      	add	r7, sp, #0
 800ee40:	6078      	str	r0, [r7, #4]
 800ee42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	689b      	ldr	r3, [r3, #8]
 800ee48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800ee50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ee56:	683a      	ldr	r2, [r7, #0]
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	4313      	orrs	r3, r2
 800ee5c:	f043 0307 	orr.w	r3, r3, #7
 800ee60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	68fa      	ldr	r2, [r7, #12]
 800ee66:	609a      	str	r2, [r3, #8]
}
 800ee68:	bf00      	nop
 800ee6a:	3714      	adds	r7, #20
 800ee6c:	46bd      	mov	sp, r7
 800ee6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee72:	4770      	bx	lr

0800ee74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ee74:	b480      	push	{r7}
 800ee76:	b087      	sub	sp, #28
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	60f8      	str	r0, [r7, #12]
 800ee7c:	60b9      	str	r1, [r7, #8]
 800ee7e:	607a      	str	r2, [r7, #4]
 800ee80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	689b      	ldr	r3, [r3, #8]
 800ee86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ee8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	021a      	lsls	r2, r3, #8
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	431a      	orrs	r2, r3
 800ee98:	68bb      	ldr	r3, [r7, #8]
 800ee9a:	4313      	orrs	r3, r2
 800ee9c:	697a      	ldr	r2, [r7, #20]
 800ee9e:	4313      	orrs	r3, r2
 800eea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	697a      	ldr	r2, [r7, #20]
 800eea6:	609a      	str	r2, [r3, #8]
}
 800eea8:	bf00      	nop
 800eeaa:	371c      	adds	r7, #28
 800eeac:	46bd      	mov	sp, r7
 800eeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb2:	4770      	bx	lr

0800eeb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b087      	sub	sp, #28
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	60f8      	str	r0, [r7, #12]
 800eebc:	60b9      	str	r1, [r7, #8]
 800eebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	f003 031f 	and.w	r3, r3, #31
 800eec6:	2201      	movs	r2, #1
 800eec8:	fa02 f303 	lsl.w	r3, r2, r3
 800eecc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	6a1a      	ldr	r2, [r3, #32]
 800eed2:	697b      	ldr	r3, [r7, #20]
 800eed4:	43db      	mvns	r3, r3
 800eed6:	401a      	ands	r2, r3
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	6a1a      	ldr	r2, [r3, #32]
 800eee0:	68bb      	ldr	r3, [r7, #8]
 800eee2:	f003 031f 	and.w	r3, r3, #31
 800eee6:	6879      	ldr	r1, [r7, #4]
 800eee8:	fa01 f303 	lsl.w	r3, r1, r3
 800eeec:	431a      	orrs	r2, r3
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	621a      	str	r2, [r3, #32]
}
 800eef2:	bf00      	nop
 800eef4:	371c      	adds	r7, #28
 800eef6:	46bd      	mov	sp, r7
 800eef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefc:	4770      	bx	lr
	...

0800ef00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b085      	sub	sp, #20
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
 800ef08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ef10:	2b01      	cmp	r3, #1
 800ef12:	d101      	bne.n	800ef18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ef14:	2302      	movs	r3, #2
 800ef16:	e074      	b.n	800f002 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2202      	movs	r2, #2
 800ef24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	689b      	ldr	r3, [r3, #8]
 800ef36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	4a34      	ldr	r2, [pc, #208]	@ (800f010 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ef3e:	4293      	cmp	r3, r2
 800ef40:	d009      	beq.n	800ef56 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	4a33      	ldr	r2, [pc, #204]	@ (800f014 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ef48:	4293      	cmp	r3, r2
 800ef4a:	d004      	beq.n	800ef56 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4a31      	ldr	r2, [pc, #196]	@ (800f018 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	d108      	bne.n	800ef68 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ef5c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	685b      	ldr	r3, [r3, #4]
 800ef62:	68fa      	ldr	r2, [r7, #12]
 800ef64:	4313      	orrs	r3, r2
 800ef66:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ef6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	68fa      	ldr	r2, [r7, #12]
 800ef7a:	4313      	orrs	r3, r2
 800ef7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	68fa      	ldr	r2, [r7, #12]
 800ef84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	4a21      	ldr	r2, [pc, #132]	@ (800f010 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ef8c:	4293      	cmp	r3, r2
 800ef8e:	d022      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef98:	d01d      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	4a1f      	ldr	r2, [pc, #124]	@ (800f01c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800efa0:	4293      	cmp	r3, r2
 800efa2:	d018      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	4a1d      	ldr	r2, [pc, #116]	@ (800f020 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800efaa:	4293      	cmp	r3, r2
 800efac:	d013      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	4a1c      	ldr	r2, [pc, #112]	@ (800f024 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d00e      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	4a15      	ldr	r2, [pc, #84]	@ (800f014 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800efbe:	4293      	cmp	r3, r2
 800efc0:	d009      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	4a18      	ldr	r2, [pc, #96]	@ (800f028 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800efc8:	4293      	cmp	r3, r2
 800efca:	d004      	beq.n	800efd6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	4a11      	ldr	r2, [pc, #68]	@ (800f018 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800efd2:	4293      	cmp	r3, r2
 800efd4:	d10c      	bne.n	800eff0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800efdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800efde:	683b      	ldr	r3, [r7, #0]
 800efe0:	689b      	ldr	r3, [r3, #8]
 800efe2:	68ba      	ldr	r2, [r7, #8]
 800efe4:	4313      	orrs	r3, r2
 800efe6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	68ba      	ldr	r2, [r7, #8]
 800efee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2201      	movs	r2, #1
 800eff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	2200      	movs	r2, #0
 800effc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f000:	2300      	movs	r3, #0
}
 800f002:	4618      	mov	r0, r3
 800f004:	3714      	adds	r7, #20
 800f006:	46bd      	mov	sp, r7
 800f008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00c:	4770      	bx	lr
 800f00e:	bf00      	nop
 800f010:	40012c00 	.word	0x40012c00
 800f014:	40013400 	.word	0x40013400
 800f018:	40015000 	.word	0x40015000
 800f01c:	40000400 	.word	0x40000400
 800f020:	40000800 	.word	0x40000800
 800f024:	40000c00 	.word	0x40000c00
 800f028:	40014000 	.word	0x40014000

0800f02c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f02c:	b480      	push	{r7}
 800f02e:	b085      	sub	sp, #20
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
 800f034:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f036:	2300      	movs	r3, #0
 800f038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f040:	2b01      	cmp	r3, #1
 800f042:	d101      	bne.n	800f048 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f044:	2302      	movs	r3, #2
 800f046:	e078      	b.n	800f13a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2201      	movs	r2, #1
 800f04c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	68db      	ldr	r3, [r3, #12]
 800f05a:	4313      	orrs	r3, r2
 800f05c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	689b      	ldr	r3, [r3, #8]
 800f068:	4313      	orrs	r3, r2
 800f06a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	685b      	ldr	r3, [r3, #4]
 800f076:	4313      	orrs	r3, r2
 800f078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	4313      	orrs	r3, r2
 800f086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	691b      	ldr	r3, [r3, #16]
 800f092:	4313      	orrs	r3, r2
 800f094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f09c:	683b      	ldr	r3, [r7, #0]
 800f09e:	695b      	ldr	r3, [r3, #20]
 800f0a0:	4313      	orrs	r3, r2
 800f0a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	699b      	ldr	r3, [r3, #24]
 800f0bc:	041b      	lsls	r3, r3, #16
 800f0be:	4313      	orrs	r3, r2
 800f0c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800f0c8:	683b      	ldr	r3, [r7, #0]
 800f0ca:	69db      	ldr	r3, [r3, #28]
 800f0cc:	4313      	orrs	r3, r2
 800f0ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	4a1c      	ldr	r2, [pc, #112]	@ (800f148 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800f0d6:	4293      	cmp	r3, r2
 800f0d8:	d009      	beq.n	800f0ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	4a1b      	ldr	r2, [pc, #108]	@ (800f14c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d004      	beq.n	800f0ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	4a19      	ldr	r2, [pc, #100]	@ (800f150 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800f0ea:	4293      	cmp	r3, r2
 800f0ec:	d11c      	bne.n	800f128 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0f8:	051b      	lsls	r3, r3, #20
 800f0fa:	4313      	orrs	r3, r2
 800f0fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	6a1b      	ldr	r3, [r3, #32]
 800f108:	4313      	orrs	r3, r2
 800f10a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f116:	4313      	orrs	r3, r2
 800f118:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f124:	4313      	orrs	r3, r2
 800f126:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	68fa      	ldr	r2, [r7, #12]
 800f12e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	2200      	movs	r2, #0
 800f134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f138:	2300      	movs	r3, #0
}
 800f13a:	4618      	mov	r0, r3
 800f13c:	3714      	adds	r7, #20
 800f13e:	46bd      	mov	sp, r7
 800f140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f144:	4770      	bx	lr
 800f146:	bf00      	nop
 800f148:	40012c00 	.word	0x40012c00
 800f14c:	40013400 	.word	0x40013400
 800f150:	40015000 	.word	0x40015000

0800f154 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f154:	b480      	push	{r7}
 800f156:	b083      	sub	sp, #12
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f15c:	bf00      	nop
 800f15e:	370c      	adds	r7, #12
 800f160:	46bd      	mov	sp, r7
 800f162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f166:	4770      	bx	lr

0800f168 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f168:	b480      	push	{r7}
 800f16a:	b083      	sub	sp, #12
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f170:	bf00      	nop
 800f172:	370c      	adds	r7, #12
 800f174:	46bd      	mov	sp, r7
 800f176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17a:	4770      	bx	lr

0800f17c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f17c:	b480      	push	{r7}
 800f17e:	b083      	sub	sp, #12
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f184:	bf00      	nop
 800f186:	370c      	adds	r7, #12
 800f188:	46bd      	mov	sp, r7
 800f18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18e:	4770      	bx	lr

0800f190 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800f190:	b480      	push	{r7}
 800f192:	b083      	sub	sp, #12
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800f198:	bf00      	nop
 800f19a:	370c      	adds	r7, #12
 800f19c:	46bd      	mov	sp, r7
 800f19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1a2:	4770      	bx	lr

0800f1a4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b083      	sub	sp, #12
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800f1ac:	bf00      	nop
 800f1ae:	370c      	adds	r7, #12
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b6:	4770      	bx	lr

0800f1b8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b083      	sub	sp, #12
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800f1c0:	bf00      	nop
 800f1c2:	370c      	adds	r7, #12
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ca:	4770      	bx	lr

0800f1cc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b083      	sub	sp, #12
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800f1d4:	bf00      	nop
 800f1d6:	370c      	adds	r7, #12
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1de:	4770      	bx	lr

0800f1e0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800f1e0:	b580      	push	{r7, lr}
 800f1e2:	b082      	sub	sp, #8
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d101      	bne.n	800f1f2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	e04a      	b.n	800f288 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d106      	bne.n	800f20a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	2200      	movs	r2, #0
 800f200:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f204:	6878      	ldr	r0, [r7, #4]
 800f206:	f7f9 fded 	bl	8008de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	2224      	movs	r2, #36	@ 0x24
 800f20e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	681a      	ldr	r2, [r3, #0]
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	f022 0201 	bic.w	r2, r2, #1
 800f220:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f226:	2b00      	cmp	r3, #0
 800f228:	d002      	beq.n	800f230 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f22a:	6878      	ldr	r0, [r7, #4]
 800f22c:	f001 f8a2 	bl	8010374 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f230:	6878      	ldr	r0, [r7, #4]
 800f232:	f000 fda3 	bl	800fd7c <UART_SetConfig>
 800f236:	4603      	mov	r3, r0
 800f238:	2b01      	cmp	r3, #1
 800f23a:	d101      	bne.n	800f240 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800f23c:	2301      	movs	r3, #1
 800f23e:	e023      	b.n	800f288 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	685a      	ldr	r2, [r3, #4]
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f24e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	689a      	ldr	r2, [r3, #8]
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800f25e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	689a      	ldr	r2, [r3, #8]
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f042 0208 	orr.w	r2, r2, #8
 800f26e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	f042 0201 	orr.w	r2, r2, #1
 800f27e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f280:	6878      	ldr	r0, [r7, #4]
 800f282:	f001 f919 	bl	80104b8 <UART_CheckIdleState>
 800f286:	4603      	mov	r3, r0
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3708      	adds	r7, #8
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b08a      	sub	sp, #40	@ 0x28
 800f294:	af00      	add	r7, sp, #0
 800f296:	60f8      	str	r0, [r7, #12]
 800f298:	60b9      	str	r1, [r7, #8]
 800f29a:	4613      	mov	r3, r2
 800f29c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2a4:	2b20      	cmp	r3, #32
 800f2a6:	d167      	bne.n	800f378 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d002      	beq.n	800f2b4 <HAL_UART_Transmit_DMA+0x24>
 800f2ae:	88fb      	ldrh	r3, [r7, #6]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d101      	bne.n	800f2b8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800f2b4:	2301      	movs	r3, #1
 800f2b6:	e060      	b.n	800f37a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	68ba      	ldr	r2, [r7, #8]
 800f2bc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	88fa      	ldrh	r2, [r7, #6]
 800f2c2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	88fa      	ldrh	r2, [r7, #6]
 800f2ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	2221      	movs	r2, #33	@ 0x21
 800f2da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d028      	beq.n	800f338 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f2ea:	4a26      	ldr	r2, [pc, #152]	@ (800f384 <HAL_UART_Transmit_DMA+0xf4>)
 800f2ec:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f2f2:	4a25      	ldr	r2, [pc, #148]	@ (800f388 <HAL_UART_Transmit_DMA+0xf8>)
 800f2f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f2fa:	4a24      	ldr	r2, [pc, #144]	@ (800f38c <HAL_UART_Transmit_DMA+0xfc>)
 800f2fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f302:	2200      	movs	r2, #0
 800f304:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f30e:	4619      	mov	r1, r3
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	3328      	adds	r3, #40	@ 0x28
 800f316:	461a      	mov	r2, r3
 800f318:	88fb      	ldrh	r3, [r7, #6]
 800f31a:	f7fc f821 	bl	800b360 <HAL_DMA_Start_IT>
 800f31e:	4603      	mov	r3, r0
 800f320:	2b00      	cmp	r3, #0
 800f322:	d009      	beq.n	800f338 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	2210      	movs	r2, #16
 800f328:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	2220      	movs	r2, #32
 800f330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f334:	2301      	movs	r3, #1
 800f336:	e020      	b.n	800f37a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2240      	movs	r2, #64	@ 0x40
 800f33e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	3308      	adds	r3, #8
 800f346:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f348:	697b      	ldr	r3, [r7, #20]
 800f34a:	e853 3f00 	ldrex	r3, [r3]
 800f34e:	613b      	str	r3, [r7, #16]
   return(result);
 800f350:	693b      	ldr	r3, [r7, #16]
 800f352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f356:	627b      	str	r3, [r7, #36]	@ 0x24
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	3308      	adds	r3, #8
 800f35e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f360:	623a      	str	r2, [r7, #32]
 800f362:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f364:	69f9      	ldr	r1, [r7, #28]
 800f366:	6a3a      	ldr	r2, [r7, #32]
 800f368:	e841 2300 	strex	r3, r2, [r1]
 800f36c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f36e:	69bb      	ldr	r3, [r7, #24]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d1e5      	bne.n	800f340 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f374:	2300      	movs	r3, #0
 800f376:	e000      	b.n	800f37a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f378:	2302      	movs	r3, #2
  }
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	3728      	adds	r7, #40	@ 0x28
 800f37e:	46bd      	mov	sp, r7
 800f380:	bd80      	pop	{r7, pc}
 800f382:	bf00      	nop
 800f384:	08010983 	.word	0x08010983
 800f388:	08010a1d 	.word	0x08010a1d
 800f38c:	08010ba3 	.word	0x08010ba3

0800f390 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b08a      	sub	sp, #40	@ 0x28
 800f394:	af00      	add	r7, sp, #0
 800f396:	60f8      	str	r0, [r7, #12]
 800f398:	60b9      	str	r1, [r7, #8]
 800f39a:	4613      	mov	r3, r2
 800f39c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f3a4:	2b20      	cmp	r3, #32
 800f3a6:	d137      	bne.n	800f418 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d002      	beq.n	800f3b4 <HAL_UART_Receive_DMA+0x24>
 800f3ae:	88fb      	ldrh	r3, [r7, #6]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d101      	bne.n	800f3b8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f3b4:	2301      	movs	r3, #1
 800f3b6:	e030      	b.n	800f41a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	4a18      	ldr	r2, [pc, #96]	@ (800f424 <HAL_UART_Receive_DMA+0x94>)
 800f3c4:	4293      	cmp	r3, r2
 800f3c6:	d01f      	beq.n	800f408 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	685b      	ldr	r3, [r3, #4]
 800f3ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d018      	beq.n	800f408 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3dc:	697b      	ldr	r3, [r7, #20]
 800f3de:	e853 3f00 	ldrex	r3, [r3]
 800f3e2:	613b      	str	r3, [r7, #16]
   return(result);
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f3ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	461a      	mov	r2, r3
 800f3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3f4:	623b      	str	r3, [r7, #32]
 800f3f6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3f8:	69f9      	ldr	r1, [r7, #28]
 800f3fa:	6a3a      	ldr	r2, [r7, #32]
 800f3fc:	e841 2300 	strex	r3, r2, [r1]
 800f400:	61bb      	str	r3, [r7, #24]
   return(result);
 800f402:	69bb      	ldr	r3, [r7, #24]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d1e6      	bne.n	800f3d6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f408:	88fb      	ldrh	r3, [r7, #6]
 800f40a:	461a      	mov	r2, r3
 800f40c:	68b9      	ldr	r1, [r7, #8]
 800f40e:	68f8      	ldr	r0, [r7, #12]
 800f410:	f001 f96a 	bl	80106e8 <UART_Start_Receive_DMA>
 800f414:	4603      	mov	r3, r0
 800f416:	e000      	b.n	800f41a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f418:	2302      	movs	r3, #2
  }
}
 800f41a:	4618      	mov	r0, r3
 800f41c:	3728      	adds	r7, #40	@ 0x28
 800f41e:	46bd      	mov	sp, r7
 800f420:	bd80      	pop	{r7, pc}
 800f422:	bf00      	nop
 800f424:	40008000 	.word	0x40008000

0800f428 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b090      	sub	sp, #64	@ 0x40
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f436:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f43e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	689b      	ldr	r3, [r3, #8]
 800f446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f44a:	2b80      	cmp	r3, #128	@ 0x80
 800f44c:	d139      	bne.n	800f4c2 <HAL_UART_DMAStop+0x9a>
 800f44e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f450:	2b21      	cmp	r3, #33	@ 0x21
 800f452:	d136      	bne.n	800f4c2 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	3308      	adds	r3, #8
 800f45a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f45c:	6a3b      	ldr	r3, [r7, #32]
 800f45e:	e853 3f00 	ldrex	r3, [r3]
 800f462:	61fb      	str	r3, [r7, #28]
   return(result);
 800f464:	69fb      	ldr	r3, [r7, #28]
 800f466:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f46a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	3308      	adds	r3, #8
 800f472:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f474:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f476:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f47a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f47c:	e841 2300 	strex	r3, r2, [r1]
 800f480:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f484:	2b00      	cmp	r3, #0
 800f486:	d1e5      	bne.n	800f454 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d015      	beq.n	800f4bc <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f494:	4618      	mov	r0, r3
 800f496:	f7fb ffde 	bl	800b456 <HAL_DMA_Abort>
 800f49a:	4603      	mov	r3, r0
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d00d      	beq.n	800f4bc <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	f7fc f945 	bl	800b734 <HAL_DMA_GetError>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	2b20      	cmp	r3, #32
 800f4ae:	d105      	bne.n	800f4bc <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2210      	movs	r2, #16
 800f4b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f4b8:	2303      	movs	r3, #3
 800f4ba:	e047      	b.n	800f54c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	f001 f9b9 	bl	8010834 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	689b      	ldr	r3, [r3, #8]
 800f4c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f4cc:	2b40      	cmp	r3, #64	@ 0x40
 800f4ce:	d13c      	bne.n	800f54a <HAL_UART_DMAStop+0x122>
 800f4d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4d2:	2b22      	cmp	r3, #34	@ 0x22
 800f4d4:	d139      	bne.n	800f54a <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	3308      	adds	r3, #8
 800f4dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	e853 3f00 	ldrex	r3, [r3]
 800f4e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f4e6:	68bb      	ldr	r3, [r7, #8]
 800f4e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	3308      	adds	r3, #8
 800f4f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4f6:	61ba      	str	r2, [r7, #24]
 800f4f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4fa:	6979      	ldr	r1, [r7, #20]
 800f4fc:	69ba      	ldr	r2, [r7, #24]
 800f4fe:	e841 2300 	strex	r3, r2, [r1]
 800f502:	613b      	str	r3, [r7, #16]
   return(result);
 800f504:	693b      	ldr	r3, [r7, #16]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d1e5      	bne.n	800f4d6 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f510:	2b00      	cmp	r3, #0
 800f512:	d017      	beq.n	800f544 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f51a:	4618      	mov	r0, r3
 800f51c:	f7fb ff9b 	bl	800b456 <HAL_DMA_Abort>
 800f520:	4603      	mov	r3, r0
 800f522:	2b00      	cmp	r3, #0
 800f524:	d00e      	beq.n	800f544 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f52c:	4618      	mov	r0, r3
 800f52e:	f7fc f901 	bl	800b734 <HAL_DMA_GetError>
 800f532:	4603      	mov	r3, r0
 800f534:	2b20      	cmp	r3, #32
 800f536:	d105      	bne.n	800f544 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2210      	movs	r2, #16
 800f53c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800f540:	2303      	movs	r3, #3
 800f542:	e003      	b.n	800f54c <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800f544:	6878      	ldr	r0, [r7, #4]
 800f546:	f001 f9b6 	bl	80108b6 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800f54a:	2300      	movs	r3, #0
}
 800f54c:	4618      	mov	r0, r3
 800f54e:	3740      	adds	r7, #64	@ 0x40
 800f550:	46bd      	mov	sp, r7
 800f552:	bd80      	pop	{r7, pc}

0800f554 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b0ba      	sub	sp, #232	@ 0xe8
 800f558:	af00      	add	r7, sp, #0
 800f55a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	69db      	ldr	r3, [r3, #28]
 800f562:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	689b      	ldr	r3, [r3, #8]
 800f576:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f57a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f57e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f582:	4013      	ands	r3, r2
 800f584:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f588:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d11b      	bne.n	800f5c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f594:	f003 0320 	and.w	r3, r3, #32
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d015      	beq.n	800f5c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f59c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5a0:	f003 0320 	and.w	r3, r3, #32
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d105      	bne.n	800f5b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f5a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d009      	beq.n	800f5c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	f000 8300 	beq.w	800fbbe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f5c2:	6878      	ldr	r0, [r7, #4]
 800f5c4:	4798      	blx	r3
      }
      return;
 800f5c6:	e2fa      	b.n	800fbbe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f5c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	f000 8123 	beq.w	800f818 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f5d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f5d6:	4b8d      	ldr	r3, [pc, #564]	@ (800f80c <HAL_UART_IRQHandler+0x2b8>)
 800f5d8:	4013      	ands	r3, r2
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d106      	bne.n	800f5ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f5de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f5e2:	4b8b      	ldr	r3, [pc, #556]	@ (800f810 <HAL_UART_IRQHandler+0x2bc>)
 800f5e4:	4013      	ands	r3, r2
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	f000 8116 	beq.w	800f818 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f5ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5f0:	f003 0301 	and.w	r3, r3, #1
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d011      	beq.n	800f61c <HAL_UART_IRQHandler+0xc8>
 800f5f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f600:	2b00      	cmp	r3, #0
 800f602:	d00b      	beq.n	800f61c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	2201      	movs	r2, #1
 800f60a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f612:	f043 0201 	orr.w	r2, r3, #1
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f61c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f620:	f003 0302 	and.w	r3, r3, #2
 800f624:	2b00      	cmp	r3, #0
 800f626:	d011      	beq.n	800f64c <HAL_UART_IRQHandler+0xf8>
 800f628:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f62c:	f003 0301 	and.w	r3, r3, #1
 800f630:	2b00      	cmp	r3, #0
 800f632:	d00b      	beq.n	800f64c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	2202      	movs	r2, #2
 800f63a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f642:	f043 0204 	orr.w	r2, r3, #4
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f64c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f650:	f003 0304 	and.w	r3, r3, #4
 800f654:	2b00      	cmp	r3, #0
 800f656:	d011      	beq.n	800f67c <HAL_UART_IRQHandler+0x128>
 800f658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f65c:	f003 0301 	and.w	r3, r3, #1
 800f660:	2b00      	cmp	r3, #0
 800f662:	d00b      	beq.n	800f67c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	2204      	movs	r2, #4
 800f66a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f672:	f043 0202 	orr.w	r2, r3, #2
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f67c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f680:	f003 0308 	and.w	r3, r3, #8
 800f684:	2b00      	cmp	r3, #0
 800f686:	d017      	beq.n	800f6b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f68c:	f003 0320 	and.w	r3, r3, #32
 800f690:	2b00      	cmp	r3, #0
 800f692:	d105      	bne.n	800f6a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f694:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f698:	4b5c      	ldr	r3, [pc, #368]	@ (800f80c <HAL_UART_IRQHandler+0x2b8>)
 800f69a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d00b      	beq.n	800f6b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	2208      	movs	r2, #8
 800f6a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6ae:	f043 0208 	orr.w	r2, r3, #8
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f6b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d012      	beq.n	800f6ea <HAL_UART_IRQHandler+0x196>
 800f6c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f6c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d00c      	beq.n	800f6ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f6d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6e0:	f043 0220 	orr.w	r2, r3, #32
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	f000 8266 	beq.w	800fbc2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f6f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6fa:	f003 0320 	and.w	r3, r3, #32
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d013      	beq.n	800f72a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f706:	f003 0320 	and.w	r3, r3, #32
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d105      	bne.n	800f71a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f70e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f716:	2b00      	cmp	r3, #0
 800f718:	d007      	beq.n	800f72a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d003      	beq.n	800f72a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f730:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	689b      	ldr	r3, [r3, #8]
 800f73a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f73e:	2b40      	cmp	r3, #64	@ 0x40
 800f740:	d005      	beq.n	800f74e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f742:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f746:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d054      	beq.n	800f7f8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f74e:	6878      	ldr	r0, [r7, #4]
 800f750:	f001 f8b1 	bl	80108b6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	689b      	ldr	r3, [r3, #8]
 800f75a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f75e:	2b40      	cmp	r3, #64	@ 0x40
 800f760:	d146      	bne.n	800f7f0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	3308      	adds	r3, #8
 800f768:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f76c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f770:	e853 3f00 	ldrex	r3, [r3]
 800f774:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f778:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f77c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f780:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	3308      	adds	r3, #8
 800f78a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f78e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f792:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f796:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f79a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f79e:	e841 2300 	strex	r3, r2, [r1]
 800f7a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f7a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d1d9      	bne.n	800f762 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d017      	beq.n	800f7e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7be:	4a15      	ldr	r2, [pc, #84]	@ (800f814 <HAL_UART_IRQHandler+0x2c0>)
 800f7c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	f7fb fe9d 	bl	800b508 <HAL_DMA_Abort_IT>
 800f7ce:	4603      	mov	r3, r0
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d019      	beq.n	800f808 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7dc:	687a      	ldr	r2, [r7, #4]
 800f7de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f7e2:	4610      	mov	r0, r2
 800f7e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7e6:	e00f      	b.n	800f808 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f000 fa09 	bl	800fc00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7ee:	e00b      	b.n	800f808 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f7f0:	6878      	ldr	r0, [r7, #4]
 800f7f2:	f000 fa05 	bl	800fc00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f7f6:	e007      	b.n	800f808 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f7f8:	6878      	ldr	r0, [r7, #4]
 800f7fa:	f000 fa01 	bl	800fc00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	2200      	movs	r2, #0
 800f802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f806:	e1dc      	b.n	800fbc2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f808:	bf00      	nop
    return;
 800f80a:	e1da      	b.n	800fbc2 <HAL_UART_IRQHandler+0x66e>
 800f80c:	10000001 	.word	0x10000001
 800f810:	04000120 	.word	0x04000120
 800f814:	08010c23 	.word	0x08010c23

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f81c:	2b01      	cmp	r3, #1
 800f81e:	f040 8170 	bne.w	800fb02 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f826:	f003 0310 	and.w	r3, r3, #16
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	f000 8169 	beq.w	800fb02 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f834:	f003 0310 	and.w	r3, r3, #16
 800f838:	2b00      	cmp	r3, #0
 800f83a:	f000 8162 	beq.w	800fb02 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	2210      	movs	r2, #16
 800f844:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	689b      	ldr	r3, [r3, #8]
 800f84c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f850:	2b40      	cmp	r3, #64	@ 0x40
 800f852:	f040 80d8 	bne.w	800fa06 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	685b      	ldr	r3, [r3, #4]
 800f860:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f864:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f868:	2b00      	cmp	r3, #0
 800f86a:	f000 80af 	beq.w	800f9cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f874:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f878:	429a      	cmp	r2, r3
 800f87a:	f080 80a7 	bcs.w	800f9cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f884:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	f003 0320 	and.w	r3, r3, #32
 800f896:	2b00      	cmp	r3, #0
 800f898:	f040 8087 	bne.w	800f9aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f8a8:	e853 3f00 	ldrex	r3, [r3]
 800f8ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f8b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f8b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f8b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	461a      	mov	r2, r3
 800f8c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f8c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f8ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f8d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f8d6:	e841 2300 	strex	r3, r2, [r1]
 800f8da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f8de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d1da      	bne.n	800f89c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	3308      	adds	r3, #8
 800f8ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f8f0:	e853 3f00 	ldrex	r3, [r3]
 800f8f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f8f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f8f8:	f023 0301 	bic.w	r3, r3, #1
 800f8fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	3308      	adds	r3, #8
 800f906:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f90a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f90e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f910:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f912:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f916:	e841 2300 	strex	r3, r2, [r1]
 800f91a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f91c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d1e1      	bne.n	800f8e6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	3308      	adds	r3, #8
 800f928:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f92a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f92c:	e853 3f00 	ldrex	r3, [r3]
 800f930:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f932:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f934:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f938:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	3308      	adds	r3, #8
 800f942:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f946:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f948:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f94a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f94c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f94e:	e841 2300 	strex	r3, r2, [r1]
 800f952:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f954:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f956:	2b00      	cmp	r3, #0
 800f958:	d1e3      	bne.n	800f922 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	2220      	movs	r2, #32
 800f95e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	2200      	movs	r2, #0
 800f966:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f96e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f970:	e853 3f00 	ldrex	r3, [r3]
 800f974:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f978:	f023 0310 	bic.w	r3, r3, #16
 800f97c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	461a      	mov	r2, r3
 800f986:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f98a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f98c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f98e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f990:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f992:	e841 2300 	strex	r3, r2, [r1]
 800f996:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f998:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d1e4      	bne.n	800f968 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	f7fb fd56 	bl	800b456 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	2202      	movs	r2, #2
 800f9ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f9bc:	b29b      	uxth	r3, r3
 800f9be:	1ad3      	subs	r3, r2, r3
 800f9c0:	b29b      	uxth	r3, r3
 800f9c2:	4619      	mov	r1, r3
 800f9c4:	6878      	ldr	r0, [r7, #4]
 800f9c6:	f000 f925 	bl	800fc14 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f9ca:	e0fc      	b.n	800fbc6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f9d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9d6:	429a      	cmp	r2, r3
 800f9d8:	f040 80f5 	bne.w	800fbc6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	f003 0320 	and.w	r3, r3, #32
 800f9ea:	2b20      	cmp	r3, #32
 800f9ec:	f040 80eb 	bne.w	800fbc6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	2202      	movs	r2, #2
 800f9f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f9fc:	4619      	mov	r1, r3
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f000 f908 	bl	800fc14 <HAL_UARTEx_RxEventCallback>
      return;
 800fa04:	e0df      	b.n	800fbc6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	1ad3      	subs	r3, r2, r3
 800fa16:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fa20:	b29b      	uxth	r3, r3
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	f000 80d1 	beq.w	800fbca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800fa28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	f000 80cc 	beq.w	800fbca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa3a:	e853 3f00 	ldrex	r3, [r3]
 800fa3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fa40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fa46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	461a      	mov	r2, r3
 800fa50:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fa54:	647b      	str	r3, [r7, #68]	@ 0x44
 800fa56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fa5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa5c:	e841 2300 	strex	r3, r2, [r1]
 800fa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fa62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d1e4      	bne.n	800fa32 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	3308      	adds	r3, #8
 800fa6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa72:	e853 3f00 	ldrex	r3, [r3]
 800fa76:	623b      	str	r3, [r7, #32]
   return(result);
 800fa78:	6a3b      	ldr	r3, [r7, #32]
 800fa7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fa7e:	f023 0301 	bic.w	r3, r3, #1
 800fa82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	3308      	adds	r3, #8
 800fa8c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fa90:	633a      	str	r2, [r7, #48]	@ 0x30
 800fa92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fa96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fa98:	e841 2300 	strex	r3, r2, [r1]
 800fa9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fa9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d1e1      	bne.n	800fa68 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2220      	movs	r2, #32
 800faa8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2200      	movs	r2, #0
 800fab0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2200      	movs	r2, #0
 800fab6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fabe:	693b      	ldr	r3, [r7, #16]
 800fac0:	e853 3f00 	ldrex	r3, [r3]
 800fac4:	60fb      	str	r3, [r7, #12]
   return(result);
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	f023 0310 	bic.w	r3, r3, #16
 800facc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	461a      	mov	r2, r3
 800fad6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fada:	61fb      	str	r3, [r7, #28]
 800fadc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fade:	69b9      	ldr	r1, [r7, #24]
 800fae0:	69fa      	ldr	r2, [r7, #28]
 800fae2:	e841 2300 	strex	r3, r2, [r1]
 800fae6:	617b      	str	r3, [r7, #20]
   return(result);
 800fae8:	697b      	ldr	r3, [r7, #20]
 800faea:	2b00      	cmp	r3, #0
 800faec:	d1e4      	bne.n	800fab8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	2202      	movs	r2, #2
 800faf2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800faf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800faf8:	4619      	mov	r1, r3
 800fafa:	6878      	ldr	r0, [r7, #4]
 800fafc:	f000 f88a 	bl	800fc14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fb00:	e063      	b.n	800fbca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fb02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d00e      	beq.n	800fb2c <HAL_UART_IRQHandler+0x5d8>
 800fb0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fb12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d008      	beq.n	800fb2c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fb22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fb24:	6878      	ldr	r0, [r7, #4]
 800fb26:	f001 f8b9 	bl	8010c9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fb2a:	e051      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fb2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d014      	beq.n	800fb62 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fb38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d105      	bne.n	800fb50 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fb44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fb48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d008      	beq.n	800fb62 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d03a      	beq.n	800fbce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb5c:	6878      	ldr	r0, [r7, #4]
 800fb5e:	4798      	blx	r3
    }
    return;
 800fb60:	e035      	b.n	800fbce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fb62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d009      	beq.n	800fb82 <HAL_UART_IRQHandler+0x62e>
 800fb6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d003      	beq.n	800fb82 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f001 f863 	bl	8010c46 <UART_EndTransmit_IT>
    return;
 800fb80:	e026      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fb82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d009      	beq.n	800fba2 <HAL_UART_IRQHandler+0x64e>
 800fb8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb92:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d003      	beq.n	800fba2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fb9a:	6878      	ldr	r0, [r7, #4]
 800fb9c:	f001 f892 	bl	8010cc4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fba0:	e016      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fba6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d010      	beq.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
 800fbae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	da0c      	bge.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fbb6:	6878      	ldr	r0, [r7, #4]
 800fbb8:	f001 f87a 	bl	8010cb0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fbbc:	e008      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
      return;
 800fbbe:	bf00      	nop
 800fbc0:	e006      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
    return;
 800fbc2:	bf00      	nop
 800fbc4:	e004      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
      return;
 800fbc6:	bf00      	nop
 800fbc8:	e002      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
      return;
 800fbca:	bf00      	nop
 800fbcc:	e000      	b.n	800fbd0 <HAL_UART_IRQHandler+0x67c>
    return;
 800fbce:	bf00      	nop
  }
}
 800fbd0:	37e8      	adds	r7, #232	@ 0xe8
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	bd80      	pop	{r7, pc}
 800fbd6:	bf00      	nop

0800fbd8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fbd8:	b480      	push	{r7}
 800fbda:	b083      	sub	sp, #12
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800fbe0:	bf00      	nop
 800fbe2:	370c      	adds	r7, #12
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbea:	4770      	bx	lr

0800fbec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fbec:	b480      	push	{r7}
 800fbee:	b083      	sub	sp, #12
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800fbf4:	bf00      	nop
 800fbf6:	370c      	adds	r7, #12
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfe:	4770      	bx	lr

0800fc00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fc00:	b480      	push	{r7}
 800fc02:	b083      	sub	sp, #12
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fc08:	bf00      	nop
 800fc0a:	370c      	adds	r7, #12
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc12:	4770      	bx	lr

0800fc14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fc14:	b480      	push	{r7}
 800fc16:	b083      	sub	sp, #12
 800fc18:	af00      	add	r7, sp, #0
 800fc1a:	6078      	str	r0, [r7, #4]
 800fc1c:	460b      	mov	r3, r1
 800fc1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fc20:	bf00      	nop
 800fc22:	370c      	adds	r7, #12
 800fc24:	46bd      	mov	sp, r7
 800fc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2a:	4770      	bx	lr

0800fc2c <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800fc2c:	b480      	push	{r7}
 800fc2e:	b08f      	sub	sp, #60	@ 0x3c
 800fc30:	af00      	add	r7, sp, #0
 800fc32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fc3a:	2b01      	cmp	r3, #1
 800fc3c:	d101      	bne.n	800fc42 <HAL_HalfDuplex_EnableTransmitter+0x16>
 800fc3e:	2302      	movs	r3, #2
 800fc40:	e042      	b.n	800fcc8 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	2201      	movs	r2, #1
 800fc46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	2224      	movs	r2, #36	@ 0x24
 800fc4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc58:	6a3b      	ldr	r3, [r7, #32]
 800fc5a:	e853 3f00 	ldrex	r3, [r3]
 800fc5e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc60:	69fb      	ldr	r3, [r7, #28]
 800fc62:	f023 030c 	bic.w	r3, r3, #12
 800fc66:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	461a      	mov	r2, r3
 800fc6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fc72:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc78:	e841 2300 	strex	r3, r2, [r1]
 800fc7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d1e6      	bne.n	800fc52 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	e853 3f00 	ldrex	r3, [r3]
 800fc90:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc92:	68bb      	ldr	r3, [r7, #8]
 800fc94:	f043 0308 	orr.w	r3, r3, #8
 800fc98:	633b      	str	r3, [r7, #48]	@ 0x30
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	461a      	mov	r2, r3
 800fca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fca2:	61bb      	str	r3, [r7, #24]
 800fca4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fca6:	6979      	ldr	r1, [r7, #20]
 800fca8:	69ba      	ldr	r2, [r7, #24]
 800fcaa:	e841 2300 	strex	r3, r2, [r1]
 800fcae:	613b      	str	r3, [r7, #16]
   return(result);
 800fcb0:	693b      	ldr	r3, [r7, #16]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d1e6      	bne.n	800fc84 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2220      	movs	r2, #32
 800fcba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fcc6:	2300      	movs	r3, #0
}
 800fcc8:	4618      	mov	r0, r3
 800fcca:	373c      	adds	r7, #60	@ 0x3c
 800fccc:	46bd      	mov	sp, r7
 800fcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd2:	4770      	bx	lr

0800fcd4 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b08f      	sub	sp, #60	@ 0x3c
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fce2:	2b01      	cmp	r3, #1
 800fce4:	d101      	bne.n	800fcea <HAL_HalfDuplex_EnableReceiver+0x16>
 800fce6:	2302      	movs	r3, #2
 800fce8:	e042      	b.n	800fd70 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	2201      	movs	r2, #1
 800fcee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	2224      	movs	r2, #36	@ 0x24
 800fcf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd00:	6a3b      	ldr	r3, [r7, #32]
 800fd02:	e853 3f00 	ldrex	r3, [r3]
 800fd06:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd08:	69fb      	ldr	r3, [r7, #28]
 800fd0a:	f023 030c 	bic.w	r3, r3, #12
 800fd0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	461a      	mov	r2, r3
 800fd16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fd1a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fd20:	e841 2300 	strex	r3, r2, [r1]
 800fd24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d1e6      	bne.n	800fcfa <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	e853 3f00 	ldrex	r3, [r3]
 800fd38:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd3a:	68bb      	ldr	r3, [r7, #8]
 800fd3c:	f043 0304 	orr.w	r3, r3, #4
 800fd40:	633b      	str	r3, [r7, #48]	@ 0x30
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	461a      	mov	r2, r3
 800fd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd4a:	61bb      	str	r3, [r7, #24]
 800fd4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4e:	6979      	ldr	r1, [r7, #20]
 800fd50:	69ba      	ldr	r2, [r7, #24]
 800fd52:	e841 2300 	strex	r3, r2, [r1]
 800fd56:	613b      	str	r3, [r7, #16]
   return(result);
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d1e6      	bne.n	800fd2c <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2220      	movs	r2, #32
 800fd62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fd6e:	2300      	movs	r3, #0
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	373c      	adds	r7, #60	@ 0x3c
 800fd74:	46bd      	mov	sp, r7
 800fd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7a:	4770      	bx	lr

0800fd7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fd7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fd80:	b08c      	sub	sp, #48	@ 0x30
 800fd82:	af00      	add	r7, sp, #0
 800fd84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fd86:	2300      	movs	r3, #0
 800fd88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fd8c:	697b      	ldr	r3, [r7, #20]
 800fd8e:	689a      	ldr	r2, [r3, #8]
 800fd90:	697b      	ldr	r3, [r7, #20]
 800fd92:	691b      	ldr	r3, [r3, #16]
 800fd94:	431a      	orrs	r2, r3
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	695b      	ldr	r3, [r3, #20]
 800fd9a:	431a      	orrs	r2, r3
 800fd9c:	697b      	ldr	r3, [r7, #20]
 800fd9e:	69db      	ldr	r3, [r3, #28]
 800fda0:	4313      	orrs	r3, r2
 800fda2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fda4:	697b      	ldr	r3, [r7, #20]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	681a      	ldr	r2, [r3, #0]
 800fdaa:	4baa      	ldr	r3, [pc, #680]	@ (8010054 <UART_SetConfig+0x2d8>)
 800fdac:	4013      	ands	r3, r2
 800fdae:	697a      	ldr	r2, [r7, #20]
 800fdb0:	6812      	ldr	r2, [r2, #0]
 800fdb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fdb4:	430b      	orrs	r3, r1
 800fdb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fdb8:	697b      	ldr	r3, [r7, #20]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fdc2:	697b      	ldr	r3, [r7, #20]
 800fdc4:	68da      	ldr	r2, [r3, #12]
 800fdc6:	697b      	ldr	r3, [r7, #20]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	430a      	orrs	r2, r1
 800fdcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	699b      	ldr	r3, [r3, #24]
 800fdd2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fdd4:	697b      	ldr	r3, [r7, #20]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	4a9f      	ldr	r2, [pc, #636]	@ (8010058 <UART_SetConfig+0x2dc>)
 800fdda:	4293      	cmp	r3, r2
 800fddc:	d004      	beq.n	800fde8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	6a1b      	ldr	r3, [r3, #32]
 800fde2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fde4:	4313      	orrs	r3, r2
 800fde6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fde8:	697b      	ldr	r3, [r7, #20]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	689b      	ldr	r3, [r3, #8]
 800fdee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800fdf2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800fdf6:	697a      	ldr	r2, [r7, #20]
 800fdf8:	6812      	ldr	r2, [r2, #0]
 800fdfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fdfc:	430b      	orrs	r3, r1
 800fdfe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fe00:	697b      	ldr	r3, [r7, #20]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe06:	f023 010f 	bic.w	r1, r3, #15
 800fe0a:	697b      	ldr	r3, [r7, #20]
 800fe0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	430a      	orrs	r2, r1
 800fe14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fe16:	697b      	ldr	r3, [r7, #20]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	4a90      	ldr	r2, [pc, #576]	@ (801005c <UART_SetConfig+0x2e0>)
 800fe1c:	4293      	cmp	r3, r2
 800fe1e:	d125      	bne.n	800fe6c <UART_SetConfig+0xf0>
 800fe20:	4b8f      	ldr	r3, [pc, #572]	@ (8010060 <UART_SetConfig+0x2e4>)
 800fe22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe26:	f003 0303 	and.w	r3, r3, #3
 800fe2a:	2b03      	cmp	r3, #3
 800fe2c:	d81a      	bhi.n	800fe64 <UART_SetConfig+0xe8>
 800fe2e:	a201      	add	r2, pc, #4	@ (adr r2, 800fe34 <UART_SetConfig+0xb8>)
 800fe30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe34:	0800fe45 	.word	0x0800fe45
 800fe38:	0800fe55 	.word	0x0800fe55
 800fe3c:	0800fe4d 	.word	0x0800fe4d
 800fe40:	0800fe5d 	.word	0x0800fe5d
 800fe44:	2301      	movs	r3, #1
 800fe46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fe4a:	e116      	b.n	801007a <UART_SetConfig+0x2fe>
 800fe4c:	2302      	movs	r3, #2
 800fe4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fe52:	e112      	b.n	801007a <UART_SetConfig+0x2fe>
 800fe54:	2304      	movs	r3, #4
 800fe56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fe5a:	e10e      	b.n	801007a <UART_SetConfig+0x2fe>
 800fe5c:	2308      	movs	r3, #8
 800fe5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fe62:	e10a      	b.n	801007a <UART_SetConfig+0x2fe>
 800fe64:	2310      	movs	r3, #16
 800fe66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fe6a:	e106      	b.n	801007a <UART_SetConfig+0x2fe>
 800fe6c:	697b      	ldr	r3, [r7, #20]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	4a7c      	ldr	r2, [pc, #496]	@ (8010064 <UART_SetConfig+0x2e8>)
 800fe72:	4293      	cmp	r3, r2
 800fe74:	d138      	bne.n	800fee8 <UART_SetConfig+0x16c>
 800fe76:	4b7a      	ldr	r3, [pc, #488]	@ (8010060 <UART_SetConfig+0x2e4>)
 800fe78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe7c:	f003 030c 	and.w	r3, r3, #12
 800fe80:	2b0c      	cmp	r3, #12
 800fe82:	d82d      	bhi.n	800fee0 <UART_SetConfig+0x164>
 800fe84:	a201      	add	r2, pc, #4	@ (adr r2, 800fe8c <UART_SetConfig+0x110>)
 800fe86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe8a:	bf00      	nop
 800fe8c:	0800fec1 	.word	0x0800fec1
 800fe90:	0800fee1 	.word	0x0800fee1
 800fe94:	0800fee1 	.word	0x0800fee1
 800fe98:	0800fee1 	.word	0x0800fee1
 800fe9c:	0800fed1 	.word	0x0800fed1
 800fea0:	0800fee1 	.word	0x0800fee1
 800fea4:	0800fee1 	.word	0x0800fee1
 800fea8:	0800fee1 	.word	0x0800fee1
 800feac:	0800fec9 	.word	0x0800fec9
 800feb0:	0800fee1 	.word	0x0800fee1
 800feb4:	0800fee1 	.word	0x0800fee1
 800feb8:	0800fee1 	.word	0x0800fee1
 800febc:	0800fed9 	.word	0x0800fed9
 800fec0:	2300      	movs	r3, #0
 800fec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fec6:	e0d8      	b.n	801007a <UART_SetConfig+0x2fe>
 800fec8:	2302      	movs	r3, #2
 800feca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fece:	e0d4      	b.n	801007a <UART_SetConfig+0x2fe>
 800fed0:	2304      	movs	r3, #4
 800fed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fed6:	e0d0      	b.n	801007a <UART_SetConfig+0x2fe>
 800fed8:	2308      	movs	r3, #8
 800feda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fede:	e0cc      	b.n	801007a <UART_SetConfig+0x2fe>
 800fee0:	2310      	movs	r3, #16
 800fee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fee6:	e0c8      	b.n	801007a <UART_SetConfig+0x2fe>
 800fee8:	697b      	ldr	r3, [r7, #20]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	4a5e      	ldr	r2, [pc, #376]	@ (8010068 <UART_SetConfig+0x2ec>)
 800feee:	4293      	cmp	r3, r2
 800fef0:	d125      	bne.n	800ff3e <UART_SetConfig+0x1c2>
 800fef2:	4b5b      	ldr	r3, [pc, #364]	@ (8010060 <UART_SetConfig+0x2e4>)
 800fef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fef8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800fefc:	2b30      	cmp	r3, #48	@ 0x30
 800fefe:	d016      	beq.n	800ff2e <UART_SetConfig+0x1b2>
 800ff00:	2b30      	cmp	r3, #48	@ 0x30
 800ff02:	d818      	bhi.n	800ff36 <UART_SetConfig+0x1ba>
 800ff04:	2b20      	cmp	r3, #32
 800ff06:	d00a      	beq.n	800ff1e <UART_SetConfig+0x1a2>
 800ff08:	2b20      	cmp	r3, #32
 800ff0a:	d814      	bhi.n	800ff36 <UART_SetConfig+0x1ba>
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d002      	beq.n	800ff16 <UART_SetConfig+0x19a>
 800ff10:	2b10      	cmp	r3, #16
 800ff12:	d008      	beq.n	800ff26 <UART_SetConfig+0x1aa>
 800ff14:	e00f      	b.n	800ff36 <UART_SetConfig+0x1ba>
 800ff16:	2300      	movs	r3, #0
 800ff18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff1c:	e0ad      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff1e:	2302      	movs	r3, #2
 800ff20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff24:	e0a9      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff26:	2304      	movs	r3, #4
 800ff28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff2c:	e0a5      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff2e:	2308      	movs	r3, #8
 800ff30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff34:	e0a1      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff36:	2310      	movs	r3, #16
 800ff38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff3c:	e09d      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff3e:	697b      	ldr	r3, [r7, #20]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4a4a      	ldr	r2, [pc, #296]	@ (801006c <UART_SetConfig+0x2f0>)
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d125      	bne.n	800ff94 <UART_SetConfig+0x218>
 800ff48:	4b45      	ldr	r3, [pc, #276]	@ (8010060 <UART_SetConfig+0x2e4>)
 800ff4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ff52:	2bc0      	cmp	r3, #192	@ 0xc0
 800ff54:	d016      	beq.n	800ff84 <UART_SetConfig+0x208>
 800ff56:	2bc0      	cmp	r3, #192	@ 0xc0
 800ff58:	d818      	bhi.n	800ff8c <UART_SetConfig+0x210>
 800ff5a:	2b80      	cmp	r3, #128	@ 0x80
 800ff5c:	d00a      	beq.n	800ff74 <UART_SetConfig+0x1f8>
 800ff5e:	2b80      	cmp	r3, #128	@ 0x80
 800ff60:	d814      	bhi.n	800ff8c <UART_SetConfig+0x210>
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d002      	beq.n	800ff6c <UART_SetConfig+0x1f0>
 800ff66:	2b40      	cmp	r3, #64	@ 0x40
 800ff68:	d008      	beq.n	800ff7c <UART_SetConfig+0x200>
 800ff6a:	e00f      	b.n	800ff8c <UART_SetConfig+0x210>
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff72:	e082      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff74:	2302      	movs	r3, #2
 800ff76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff7a:	e07e      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff7c:	2304      	movs	r3, #4
 800ff7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff82:	e07a      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff84:	2308      	movs	r3, #8
 800ff86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff8a:	e076      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff8c:	2310      	movs	r3, #16
 800ff8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff92:	e072      	b.n	801007a <UART_SetConfig+0x2fe>
 800ff94:	697b      	ldr	r3, [r7, #20]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	4a35      	ldr	r2, [pc, #212]	@ (8010070 <UART_SetConfig+0x2f4>)
 800ff9a:	4293      	cmp	r3, r2
 800ff9c:	d12a      	bne.n	800fff4 <UART_SetConfig+0x278>
 800ff9e:	4b30      	ldr	r3, [pc, #192]	@ (8010060 <UART_SetConfig+0x2e4>)
 800ffa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ffa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ffa8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ffac:	d01a      	beq.n	800ffe4 <UART_SetConfig+0x268>
 800ffae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ffb2:	d81b      	bhi.n	800ffec <UART_SetConfig+0x270>
 800ffb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffb8:	d00c      	beq.n	800ffd4 <UART_SetConfig+0x258>
 800ffba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffbe:	d815      	bhi.n	800ffec <UART_SetConfig+0x270>
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d003      	beq.n	800ffcc <UART_SetConfig+0x250>
 800ffc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ffc8:	d008      	beq.n	800ffdc <UART_SetConfig+0x260>
 800ffca:	e00f      	b.n	800ffec <UART_SetConfig+0x270>
 800ffcc:	2300      	movs	r3, #0
 800ffce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffd2:	e052      	b.n	801007a <UART_SetConfig+0x2fe>
 800ffd4:	2302      	movs	r3, #2
 800ffd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffda:	e04e      	b.n	801007a <UART_SetConfig+0x2fe>
 800ffdc:	2304      	movs	r3, #4
 800ffde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffe2:	e04a      	b.n	801007a <UART_SetConfig+0x2fe>
 800ffe4:	2308      	movs	r3, #8
 800ffe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffea:	e046      	b.n	801007a <UART_SetConfig+0x2fe>
 800ffec:	2310      	movs	r3, #16
 800ffee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fff2:	e042      	b.n	801007a <UART_SetConfig+0x2fe>
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	4a17      	ldr	r2, [pc, #92]	@ (8010058 <UART_SetConfig+0x2dc>)
 800fffa:	4293      	cmp	r3, r2
 800fffc:	d13a      	bne.n	8010074 <UART_SetConfig+0x2f8>
 800fffe:	4b18      	ldr	r3, [pc, #96]	@ (8010060 <UART_SetConfig+0x2e4>)
 8010000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010004:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010008:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801000c:	d01a      	beq.n	8010044 <UART_SetConfig+0x2c8>
 801000e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010012:	d81b      	bhi.n	801004c <UART_SetConfig+0x2d0>
 8010014:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010018:	d00c      	beq.n	8010034 <UART_SetConfig+0x2b8>
 801001a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801001e:	d815      	bhi.n	801004c <UART_SetConfig+0x2d0>
 8010020:	2b00      	cmp	r3, #0
 8010022:	d003      	beq.n	801002c <UART_SetConfig+0x2b0>
 8010024:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010028:	d008      	beq.n	801003c <UART_SetConfig+0x2c0>
 801002a:	e00f      	b.n	801004c <UART_SetConfig+0x2d0>
 801002c:	2300      	movs	r3, #0
 801002e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010032:	e022      	b.n	801007a <UART_SetConfig+0x2fe>
 8010034:	2302      	movs	r3, #2
 8010036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801003a:	e01e      	b.n	801007a <UART_SetConfig+0x2fe>
 801003c:	2304      	movs	r3, #4
 801003e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010042:	e01a      	b.n	801007a <UART_SetConfig+0x2fe>
 8010044:	2308      	movs	r3, #8
 8010046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801004a:	e016      	b.n	801007a <UART_SetConfig+0x2fe>
 801004c:	2310      	movs	r3, #16
 801004e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010052:	e012      	b.n	801007a <UART_SetConfig+0x2fe>
 8010054:	cfff69f3 	.word	0xcfff69f3
 8010058:	40008000 	.word	0x40008000
 801005c:	40013800 	.word	0x40013800
 8010060:	40021000 	.word	0x40021000
 8010064:	40004400 	.word	0x40004400
 8010068:	40004800 	.word	0x40004800
 801006c:	40004c00 	.word	0x40004c00
 8010070:	40005000 	.word	0x40005000
 8010074:	2310      	movs	r3, #16
 8010076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801007a:	697b      	ldr	r3, [r7, #20]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	4aae      	ldr	r2, [pc, #696]	@ (8010338 <UART_SetConfig+0x5bc>)
 8010080:	4293      	cmp	r3, r2
 8010082:	f040 8097 	bne.w	80101b4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010086:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801008a:	2b08      	cmp	r3, #8
 801008c:	d823      	bhi.n	80100d6 <UART_SetConfig+0x35a>
 801008e:	a201      	add	r2, pc, #4	@ (adr r2, 8010094 <UART_SetConfig+0x318>)
 8010090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010094:	080100b9 	.word	0x080100b9
 8010098:	080100d7 	.word	0x080100d7
 801009c:	080100c1 	.word	0x080100c1
 80100a0:	080100d7 	.word	0x080100d7
 80100a4:	080100c7 	.word	0x080100c7
 80100a8:	080100d7 	.word	0x080100d7
 80100ac:	080100d7 	.word	0x080100d7
 80100b0:	080100d7 	.word	0x080100d7
 80100b4:	080100cf 	.word	0x080100cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100b8:	f7fc fb22 	bl	800c700 <HAL_RCC_GetPCLK1Freq>
 80100bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80100be:	e010      	b.n	80100e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80100c0:	4b9e      	ldr	r3, [pc, #632]	@ (801033c <UART_SetConfig+0x5c0>)
 80100c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80100c4:	e00d      	b.n	80100e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80100c6:	f7fc faad 	bl	800c624 <HAL_RCC_GetSysClockFreq>
 80100ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80100cc:	e009      	b.n	80100e2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80100ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80100d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80100d4:	e005      	b.n	80100e2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80100d6:	2300      	movs	r3, #0
 80100d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80100da:	2301      	movs	r3, #1
 80100dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80100e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80100e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	f000 8130 	beq.w	801034a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80100ea:	697b      	ldr	r3, [r7, #20]
 80100ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100ee:	4a94      	ldr	r2, [pc, #592]	@ (8010340 <UART_SetConfig+0x5c4>)
 80100f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80100f4:	461a      	mov	r2, r3
 80100f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80100fc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80100fe:	697b      	ldr	r3, [r7, #20]
 8010100:	685a      	ldr	r2, [r3, #4]
 8010102:	4613      	mov	r3, r2
 8010104:	005b      	lsls	r3, r3, #1
 8010106:	4413      	add	r3, r2
 8010108:	69ba      	ldr	r2, [r7, #24]
 801010a:	429a      	cmp	r2, r3
 801010c:	d305      	bcc.n	801011a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801010e:	697b      	ldr	r3, [r7, #20]
 8010110:	685b      	ldr	r3, [r3, #4]
 8010112:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010114:	69ba      	ldr	r2, [r7, #24]
 8010116:	429a      	cmp	r2, r3
 8010118:	d903      	bls.n	8010122 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 801011a:	2301      	movs	r3, #1
 801011c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010120:	e113      	b.n	801034a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010124:	2200      	movs	r2, #0
 8010126:	60bb      	str	r3, [r7, #8]
 8010128:	60fa      	str	r2, [r7, #12]
 801012a:	697b      	ldr	r3, [r7, #20]
 801012c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801012e:	4a84      	ldr	r2, [pc, #528]	@ (8010340 <UART_SetConfig+0x5c4>)
 8010130:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010134:	b29b      	uxth	r3, r3
 8010136:	2200      	movs	r2, #0
 8010138:	603b      	str	r3, [r7, #0]
 801013a:	607a      	str	r2, [r7, #4]
 801013c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010140:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010144:	f7f0 fda8 	bl	8000c98 <__aeabi_uldivmod>
 8010148:	4602      	mov	r2, r0
 801014a:	460b      	mov	r3, r1
 801014c:	4610      	mov	r0, r2
 801014e:	4619      	mov	r1, r3
 8010150:	f04f 0200 	mov.w	r2, #0
 8010154:	f04f 0300 	mov.w	r3, #0
 8010158:	020b      	lsls	r3, r1, #8
 801015a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801015e:	0202      	lsls	r2, r0, #8
 8010160:	6979      	ldr	r1, [r7, #20]
 8010162:	6849      	ldr	r1, [r1, #4]
 8010164:	0849      	lsrs	r1, r1, #1
 8010166:	2000      	movs	r0, #0
 8010168:	460c      	mov	r4, r1
 801016a:	4605      	mov	r5, r0
 801016c:	eb12 0804 	adds.w	r8, r2, r4
 8010170:	eb43 0905 	adc.w	r9, r3, r5
 8010174:	697b      	ldr	r3, [r7, #20]
 8010176:	685b      	ldr	r3, [r3, #4]
 8010178:	2200      	movs	r2, #0
 801017a:	469a      	mov	sl, r3
 801017c:	4693      	mov	fp, r2
 801017e:	4652      	mov	r2, sl
 8010180:	465b      	mov	r3, fp
 8010182:	4640      	mov	r0, r8
 8010184:	4649      	mov	r1, r9
 8010186:	f7f0 fd87 	bl	8000c98 <__aeabi_uldivmod>
 801018a:	4602      	mov	r2, r0
 801018c:	460b      	mov	r3, r1
 801018e:	4613      	mov	r3, r2
 8010190:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010192:	6a3b      	ldr	r3, [r7, #32]
 8010194:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010198:	d308      	bcc.n	80101ac <UART_SetConfig+0x430>
 801019a:	6a3b      	ldr	r3, [r7, #32]
 801019c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80101a0:	d204      	bcs.n	80101ac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	6a3a      	ldr	r2, [r7, #32]
 80101a8:	60da      	str	r2, [r3, #12]
 80101aa:	e0ce      	b.n	801034a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80101ac:	2301      	movs	r3, #1
 80101ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80101b2:	e0ca      	b.n	801034a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80101b4:	697b      	ldr	r3, [r7, #20]
 80101b6:	69db      	ldr	r3, [r3, #28]
 80101b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101bc:	d166      	bne.n	801028c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80101be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80101c2:	2b08      	cmp	r3, #8
 80101c4:	d827      	bhi.n	8010216 <UART_SetConfig+0x49a>
 80101c6:	a201      	add	r2, pc, #4	@ (adr r2, 80101cc <UART_SetConfig+0x450>)
 80101c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101cc:	080101f1 	.word	0x080101f1
 80101d0:	080101f9 	.word	0x080101f9
 80101d4:	08010201 	.word	0x08010201
 80101d8:	08010217 	.word	0x08010217
 80101dc:	08010207 	.word	0x08010207
 80101e0:	08010217 	.word	0x08010217
 80101e4:	08010217 	.word	0x08010217
 80101e8:	08010217 	.word	0x08010217
 80101ec:	0801020f 	.word	0x0801020f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80101f0:	f7fc fa86 	bl	800c700 <HAL_RCC_GetPCLK1Freq>
 80101f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101f6:	e014      	b.n	8010222 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80101f8:	f7fc fa98 	bl	800c72c <HAL_RCC_GetPCLK2Freq>
 80101fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101fe:	e010      	b.n	8010222 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010200:	4b4e      	ldr	r3, [pc, #312]	@ (801033c <UART_SetConfig+0x5c0>)
 8010202:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010204:	e00d      	b.n	8010222 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010206:	f7fc fa0d 	bl	800c624 <HAL_RCC_GetSysClockFreq>
 801020a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801020c:	e009      	b.n	8010222 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801020e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010212:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010214:	e005      	b.n	8010222 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8010216:	2300      	movs	r3, #0
 8010218:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801021a:	2301      	movs	r3, #1
 801021c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010220:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010224:	2b00      	cmp	r3, #0
 8010226:	f000 8090 	beq.w	801034a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801022a:	697b      	ldr	r3, [r7, #20]
 801022c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801022e:	4a44      	ldr	r2, [pc, #272]	@ (8010340 <UART_SetConfig+0x5c4>)
 8010230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010234:	461a      	mov	r2, r3
 8010236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010238:	fbb3 f3f2 	udiv	r3, r3, r2
 801023c:	005a      	lsls	r2, r3, #1
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	685b      	ldr	r3, [r3, #4]
 8010242:	085b      	lsrs	r3, r3, #1
 8010244:	441a      	add	r2, r3
 8010246:	697b      	ldr	r3, [r7, #20]
 8010248:	685b      	ldr	r3, [r3, #4]
 801024a:	fbb2 f3f3 	udiv	r3, r2, r3
 801024e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010250:	6a3b      	ldr	r3, [r7, #32]
 8010252:	2b0f      	cmp	r3, #15
 8010254:	d916      	bls.n	8010284 <UART_SetConfig+0x508>
 8010256:	6a3b      	ldr	r3, [r7, #32]
 8010258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801025c:	d212      	bcs.n	8010284 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801025e:	6a3b      	ldr	r3, [r7, #32]
 8010260:	b29b      	uxth	r3, r3
 8010262:	f023 030f 	bic.w	r3, r3, #15
 8010266:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010268:	6a3b      	ldr	r3, [r7, #32]
 801026a:	085b      	lsrs	r3, r3, #1
 801026c:	b29b      	uxth	r3, r3
 801026e:	f003 0307 	and.w	r3, r3, #7
 8010272:	b29a      	uxth	r2, r3
 8010274:	8bfb      	ldrh	r3, [r7, #30]
 8010276:	4313      	orrs	r3, r2
 8010278:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	8bfa      	ldrh	r2, [r7, #30]
 8010280:	60da      	str	r2, [r3, #12]
 8010282:	e062      	b.n	801034a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8010284:	2301      	movs	r3, #1
 8010286:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801028a:	e05e      	b.n	801034a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 801028c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010290:	2b08      	cmp	r3, #8
 8010292:	d828      	bhi.n	80102e6 <UART_SetConfig+0x56a>
 8010294:	a201      	add	r2, pc, #4	@ (adr r2, 801029c <UART_SetConfig+0x520>)
 8010296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801029a:	bf00      	nop
 801029c:	080102c1 	.word	0x080102c1
 80102a0:	080102c9 	.word	0x080102c9
 80102a4:	080102d1 	.word	0x080102d1
 80102a8:	080102e7 	.word	0x080102e7
 80102ac:	080102d7 	.word	0x080102d7
 80102b0:	080102e7 	.word	0x080102e7
 80102b4:	080102e7 	.word	0x080102e7
 80102b8:	080102e7 	.word	0x080102e7
 80102bc:	080102df 	.word	0x080102df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102c0:	f7fc fa1e 	bl	800c700 <HAL_RCC_GetPCLK1Freq>
 80102c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102c6:	e014      	b.n	80102f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102c8:	f7fc fa30 	bl	800c72c <HAL_RCC_GetPCLK2Freq>
 80102cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102ce:	e010      	b.n	80102f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80102d0:	4b1a      	ldr	r3, [pc, #104]	@ (801033c <UART_SetConfig+0x5c0>)
 80102d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102d4:	e00d      	b.n	80102f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80102d6:	f7fc f9a5 	bl	800c624 <HAL_RCC_GetSysClockFreq>
 80102da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102dc:	e009      	b.n	80102f2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102e4:	e005      	b.n	80102f2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80102e6:	2300      	movs	r3, #0
 80102e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80102ea:	2301      	movs	r3, #1
 80102ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80102f0:	bf00      	nop
    }

    if (pclk != 0U)
 80102f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d028      	beq.n	801034a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102fc:	4a10      	ldr	r2, [pc, #64]	@ (8010340 <UART_SetConfig+0x5c4>)
 80102fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010302:	461a      	mov	r2, r3
 8010304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010306:	fbb3 f2f2 	udiv	r2, r3, r2
 801030a:	697b      	ldr	r3, [r7, #20]
 801030c:	685b      	ldr	r3, [r3, #4]
 801030e:	085b      	lsrs	r3, r3, #1
 8010310:	441a      	add	r2, r3
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	685b      	ldr	r3, [r3, #4]
 8010316:	fbb2 f3f3 	udiv	r3, r2, r3
 801031a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801031c:	6a3b      	ldr	r3, [r7, #32]
 801031e:	2b0f      	cmp	r3, #15
 8010320:	d910      	bls.n	8010344 <UART_SetConfig+0x5c8>
 8010322:	6a3b      	ldr	r3, [r7, #32]
 8010324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010328:	d20c      	bcs.n	8010344 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801032a:	6a3b      	ldr	r3, [r7, #32]
 801032c:	b29a      	uxth	r2, r3
 801032e:	697b      	ldr	r3, [r7, #20]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	60da      	str	r2, [r3, #12]
 8010334:	e009      	b.n	801034a <UART_SetConfig+0x5ce>
 8010336:	bf00      	nop
 8010338:	40008000 	.word	0x40008000
 801033c:	00f42400 	.word	0x00f42400
 8010340:	08016fb4 	.word	0x08016fb4
      }
      else
      {
        ret = HAL_ERROR;
 8010344:	2301      	movs	r3, #1
 8010346:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801034a:	697b      	ldr	r3, [r7, #20]
 801034c:	2201      	movs	r2, #1
 801034e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	2201      	movs	r2, #1
 8010356:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	2200      	movs	r2, #0
 801035e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010360:	697b      	ldr	r3, [r7, #20]
 8010362:	2200      	movs	r2, #0
 8010364:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010366:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 801036a:	4618      	mov	r0, r3
 801036c:	3730      	adds	r7, #48	@ 0x30
 801036e:	46bd      	mov	sp, r7
 8010370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010374 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010374:	b480      	push	{r7}
 8010376:	b083      	sub	sp, #12
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010380:	f003 0308 	and.w	r3, r3, #8
 8010384:	2b00      	cmp	r3, #0
 8010386:	d00a      	beq.n	801039e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	430a      	orrs	r2, r1
 801039c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103a2:	f003 0301 	and.w	r3, r3, #1
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d00a      	beq.n	80103c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	685b      	ldr	r3, [r3, #4]
 80103b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	430a      	orrs	r2, r1
 80103be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103c4:	f003 0302 	and.w	r3, r3, #2
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d00a      	beq.n	80103e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	430a      	orrs	r2, r1
 80103e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103e6:	f003 0304 	and.w	r3, r3, #4
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d00a      	beq.n	8010404 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	685b      	ldr	r3, [r3, #4]
 80103f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	430a      	orrs	r2, r1
 8010402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010408:	f003 0310 	and.w	r3, r3, #16
 801040c:	2b00      	cmp	r3, #0
 801040e:	d00a      	beq.n	8010426 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	689b      	ldr	r3, [r3, #8]
 8010416:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	430a      	orrs	r2, r1
 8010424:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801042a:	f003 0320 	and.w	r3, r3, #32
 801042e:	2b00      	cmp	r3, #0
 8010430:	d00a      	beq.n	8010448 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	689b      	ldr	r3, [r3, #8]
 8010438:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	430a      	orrs	r2, r1
 8010446:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801044c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010450:	2b00      	cmp	r3, #0
 8010452:	d01a      	beq.n	801048a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	685b      	ldr	r3, [r3, #4]
 801045a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	430a      	orrs	r2, r1
 8010468:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801046e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010472:	d10a      	bne.n	801048a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	685b      	ldr	r3, [r3, #4]
 801047a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	430a      	orrs	r2, r1
 8010488:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801048e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010492:	2b00      	cmp	r3, #0
 8010494:	d00a      	beq.n	80104ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	685b      	ldr	r3, [r3, #4]
 801049c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	430a      	orrs	r2, r1
 80104aa:	605a      	str	r2, [r3, #4]
  }
}
 80104ac:	bf00      	nop
 80104ae:	370c      	adds	r7, #12
 80104b0:	46bd      	mov	sp, r7
 80104b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b6:	4770      	bx	lr

080104b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b098      	sub	sp, #96	@ 0x60
 80104bc:	af02      	add	r7, sp, #8
 80104be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2200      	movs	r2, #0
 80104c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80104c8:	f7f8 fd9e 	bl	8009008 <HAL_GetTick>
 80104cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	f003 0308 	and.w	r3, r3, #8
 80104d8:	2b08      	cmp	r3, #8
 80104da:	d12f      	bne.n	801053c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80104dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80104e0:	9300      	str	r3, [sp, #0]
 80104e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104e4:	2200      	movs	r2, #0
 80104e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80104ea:	6878      	ldr	r0, [r7, #4]
 80104ec:	f000 f88e 	bl	801060c <UART_WaitOnFlagUntilTimeout>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d022      	beq.n	801053c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104fe:	e853 3f00 	ldrex	r3, [r3]
 8010502:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010506:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801050a:	653b      	str	r3, [r7, #80]	@ 0x50
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	461a      	mov	r2, r3
 8010512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010514:	647b      	str	r3, [r7, #68]	@ 0x44
 8010516:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010518:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801051a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801051c:	e841 2300 	strex	r3, r2, [r1]
 8010520:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010524:	2b00      	cmp	r3, #0
 8010526:	d1e6      	bne.n	80104f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	2220      	movs	r2, #32
 801052c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2200      	movs	r2, #0
 8010534:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010538:	2303      	movs	r3, #3
 801053a:	e063      	b.n	8010604 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f003 0304 	and.w	r3, r3, #4
 8010546:	2b04      	cmp	r3, #4
 8010548:	d149      	bne.n	80105de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801054a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801054e:	9300      	str	r3, [sp, #0]
 8010550:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010552:	2200      	movs	r2, #0
 8010554:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010558:	6878      	ldr	r0, [r7, #4]
 801055a:	f000 f857 	bl	801060c <UART_WaitOnFlagUntilTimeout>
 801055e:	4603      	mov	r3, r0
 8010560:	2b00      	cmp	r3, #0
 8010562:	d03c      	beq.n	80105de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801056a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801056c:	e853 3f00 	ldrex	r3, [r3]
 8010570:	623b      	str	r3, [r7, #32]
   return(result);
 8010572:	6a3b      	ldr	r3, [r7, #32]
 8010574:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010578:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	461a      	mov	r2, r3
 8010580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010582:	633b      	str	r3, [r7, #48]	@ 0x30
 8010584:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801058a:	e841 2300 	strex	r3, r2, [r1]
 801058e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010592:	2b00      	cmp	r3, #0
 8010594:	d1e6      	bne.n	8010564 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	3308      	adds	r3, #8
 801059c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801059e:	693b      	ldr	r3, [r7, #16]
 80105a0:	e853 3f00 	ldrex	r3, [r3]
 80105a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	f023 0301 	bic.w	r3, r3, #1
 80105ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	3308      	adds	r3, #8
 80105b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105b6:	61fa      	str	r2, [r7, #28]
 80105b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105ba:	69b9      	ldr	r1, [r7, #24]
 80105bc:	69fa      	ldr	r2, [r7, #28]
 80105be:	e841 2300 	strex	r3, r2, [r1]
 80105c2:	617b      	str	r3, [r7, #20]
   return(result);
 80105c4:	697b      	ldr	r3, [r7, #20]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d1e5      	bne.n	8010596 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	2220      	movs	r2, #32
 80105ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	2200      	movs	r2, #0
 80105d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105da:	2303      	movs	r3, #3
 80105dc:	e012      	b.n	8010604 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	2220      	movs	r2, #32
 80105e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	2220      	movs	r2, #32
 80105ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2200      	movs	r2, #0
 80105f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2200      	movs	r2, #0
 80105f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	2200      	movs	r2, #0
 80105fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010602:	2300      	movs	r3, #0
}
 8010604:	4618      	mov	r0, r3
 8010606:	3758      	adds	r7, #88	@ 0x58
 8010608:	46bd      	mov	sp, r7
 801060a:	bd80      	pop	{r7, pc}

0801060c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b084      	sub	sp, #16
 8010610:	af00      	add	r7, sp, #0
 8010612:	60f8      	str	r0, [r7, #12]
 8010614:	60b9      	str	r1, [r7, #8]
 8010616:	603b      	str	r3, [r7, #0]
 8010618:	4613      	mov	r3, r2
 801061a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801061c:	e04f      	b.n	80106be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801061e:	69bb      	ldr	r3, [r7, #24]
 8010620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010624:	d04b      	beq.n	80106be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010626:	f7f8 fcef 	bl	8009008 <HAL_GetTick>
 801062a:	4602      	mov	r2, r0
 801062c:	683b      	ldr	r3, [r7, #0]
 801062e:	1ad3      	subs	r3, r2, r3
 8010630:	69ba      	ldr	r2, [r7, #24]
 8010632:	429a      	cmp	r2, r3
 8010634:	d302      	bcc.n	801063c <UART_WaitOnFlagUntilTimeout+0x30>
 8010636:	69bb      	ldr	r3, [r7, #24]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d101      	bne.n	8010640 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801063c:	2303      	movs	r3, #3
 801063e:	e04e      	b.n	80106de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	f003 0304 	and.w	r3, r3, #4
 801064a:	2b00      	cmp	r3, #0
 801064c:	d037      	beq.n	80106be <UART_WaitOnFlagUntilTimeout+0xb2>
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	2b80      	cmp	r3, #128	@ 0x80
 8010652:	d034      	beq.n	80106be <UART_WaitOnFlagUntilTimeout+0xb2>
 8010654:	68bb      	ldr	r3, [r7, #8]
 8010656:	2b40      	cmp	r3, #64	@ 0x40
 8010658:	d031      	beq.n	80106be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	69db      	ldr	r3, [r3, #28]
 8010660:	f003 0308 	and.w	r3, r3, #8
 8010664:	2b08      	cmp	r3, #8
 8010666:	d110      	bne.n	801068a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	2208      	movs	r2, #8
 801066e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010670:	68f8      	ldr	r0, [r7, #12]
 8010672:	f000 f920 	bl	80108b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	2208      	movs	r2, #8
 801067a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	2200      	movs	r2, #0
 8010682:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010686:	2301      	movs	r3, #1
 8010688:	e029      	b.n	80106de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	69db      	ldr	r3, [r3, #28]
 8010690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010698:	d111      	bne.n	80106be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80106a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80106a4:	68f8      	ldr	r0, [r7, #12]
 80106a6:	f000 f906 	bl	80108b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	2220      	movs	r2, #32
 80106ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	2200      	movs	r2, #0
 80106b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80106ba:	2303      	movs	r3, #3
 80106bc:	e00f      	b.n	80106de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	69da      	ldr	r2, [r3, #28]
 80106c4:	68bb      	ldr	r3, [r7, #8]
 80106c6:	4013      	ands	r3, r2
 80106c8:	68ba      	ldr	r2, [r7, #8]
 80106ca:	429a      	cmp	r2, r3
 80106cc:	bf0c      	ite	eq
 80106ce:	2301      	moveq	r3, #1
 80106d0:	2300      	movne	r3, #0
 80106d2:	b2db      	uxtb	r3, r3
 80106d4:	461a      	mov	r2, r3
 80106d6:	79fb      	ldrb	r3, [r7, #7]
 80106d8:	429a      	cmp	r2, r3
 80106da:	d0a0      	beq.n	801061e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80106dc:	2300      	movs	r3, #0
}
 80106de:	4618      	mov	r0, r3
 80106e0:	3710      	adds	r7, #16
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}
	...

080106e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b096      	sub	sp, #88	@ 0x58
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	60f8      	str	r0, [r7, #12]
 80106f0:	60b9      	str	r1, [r7, #8]
 80106f2:	4613      	mov	r3, r2
 80106f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	68ba      	ldr	r2, [r7, #8]
 80106fa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	88fa      	ldrh	r2, [r7, #6]
 8010700:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	2200      	movs	r2, #0
 8010708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	2222      	movs	r2, #34	@ 0x22
 8010710:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801071a:	2b00      	cmp	r3, #0
 801071c:	d02d      	beq.n	801077a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010724:	4a40      	ldr	r2, [pc, #256]	@ (8010828 <UART_Start_Receive_DMA+0x140>)
 8010726:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801072e:	4a3f      	ldr	r2, [pc, #252]	@ (801082c <UART_Start_Receive_DMA+0x144>)
 8010730:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010738:	4a3d      	ldr	r2, [pc, #244]	@ (8010830 <UART_Start_Receive_DMA+0x148>)
 801073a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010742:	2200      	movs	r2, #0
 8010744:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	3324      	adds	r3, #36	@ 0x24
 8010752:	4619      	mov	r1, r3
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010758:	461a      	mov	r2, r3
 801075a:	88fb      	ldrh	r3, [r7, #6]
 801075c:	f7fa fe00 	bl	800b360 <HAL_DMA_Start_IT>
 8010760:	4603      	mov	r3, r0
 8010762:	2b00      	cmp	r3, #0
 8010764:	d009      	beq.n	801077a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	2210      	movs	r2, #16
 801076a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	2220      	movs	r2, #32
 8010772:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010776:	2301      	movs	r3, #1
 8010778:	e051      	b.n	801081e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	691b      	ldr	r3, [r3, #16]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d018      	beq.n	80107b4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801078a:	e853 3f00 	ldrex	r3, [r3]
 801078e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010796:	657b      	str	r3, [r7, #84]	@ 0x54
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	461a      	mov	r2, r3
 801079e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80107a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80107a2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107a4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80107a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80107a8:	e841 2300 	strex	r3, r2, [r1]
 80107ac:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80107ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d1e6      	bne.n	8010782 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	3308      	adds	r3, #8
 80107ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107be:	e853 3f00 	ldrex	r3, [r3]
 80107c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80107c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107c6:	f043 0301 	orr.w	r3, r3, #1
 80107ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	3308      	adds	r3, #8
 80107d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80107d4:	637a      	str	r2, [r7, #52]	@ 0x34
 80107d6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80107da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80107dc:	e841 2300 	strex	r3, r2, [r1]
 80107e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80107e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d1e5      	bne.n	80107b4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	3308      	adds	r3, #8
 80107ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107f0:	697b      	ldr	r3, [r7, #20]
 80107f2:	e853 3f00 	ldrex	r3, [r3]
 80107f6:	613b      	str	r3, [r7, #16]
   return(result);
 80107f8:	693b      	ldr	r3, [r7, #16]
 80107fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80107fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	3308      	adds	r3, #8
 8010806:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010808:	623a      	str	r2, [r7, #32]
 801080a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801080c:	69f9      	ldr	r1, [r7, #28]
 801080e:	6a3a      	ldr	r2, [r7, #32]
 8010810:	e841 2300 	strex	r3, r2, [r1]
 8010814:	61bb      	str	r3, [r7, #24]
   return(result);
 8010816:	69bb      	ldr	r3, [r7, #24]
 8010818:	2b00      	cmp	r3, #0
 801081a:	d1e5      	bne.n	80107e8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 801081c:	2300      	movs	r3, #0
}
 801081e:	4618      	mov	r0, r3
 8010820:	3758      	adds	r7, #88	@ 0x58
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}
 8010826:	bf00      	nop
 8010828:	08010a39 	.word	0x08010a39
 801082c:	08010b65 	.word	0x08010b65
 8010830:	08010ba3 	.word	0x08010ba3

08010834 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010834:	b480      	push	{r7}
 8010836:	b08f      	sub	sp, #60	@ 0x3c
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010842:	6a3b      	ldr	r3, [r7, #32]
 8010844:	e853 3f00 	ldrex	r3, [r3]
 8010848:	61fb      	str	r3, [r7, #28]
   return(result);
 801084a:	69fb      	ldr	r3, [r7, #28]
 801084c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010850:	637b      	str	r3, [r7, #52]	@ 0x34
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	461a      	mov	r2, r3
 8010858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801085a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801085c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801085e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010860:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010862:	e841 2300 	strex	r3, r2, [r1]
 8010866:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801086a:	2b00      	cmp	r3, #0
 801086c:	d1e6      	bne.n	801083c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	3308      	adds	r3, #8
 8010874:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	e853 3f00 	ldrex	r3, [r3]
 801087c:	60bb      	str	r3, [r7, #8]
   return(result);
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010884:	633b      	str	r3, [r7, #48]	@ 0x30
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	3308      	adds	r3, #8
 801088c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801088e:	61ba      	str	r2, [r7, #24]
 8010890:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010892:	6979      	ldr	r1, [r7, #20]
 8010894:	69ba      	ldr	r2, [r7, #24]
 8010896:	e841 2300 	strex	r3, r2, [r1]
 801089a:	613b      	str	r3, [r7, #16]
   return(result);
 801089c:	693b      	ldr	r3, [r7, #16]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d1e5      	bne.n	801086e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	2220      	movs	r2, #32
 80108a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80108aa:	bf00      	nop
 80108ac:	373c      	adds	r7, #60	@ 0x3c
 80108ae:	46bd      	mov	sp, r7
 80108b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b4:	4770      	bx	lr

080108b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80108b6:	b480      	push	{r7}
 80108b8:	b095      	sub	sp, #84	@ 0x54
 80108ba:	af00      	add	r7, sp, #0
 80108bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108c6:	e853 3f00 	ldrex	r3, [r3]
 80108ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80108cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80108d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	461a      	mov	r2, r3
 80108da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80108de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80108e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108e4:	e841 2300 	strex	r3, r2, [r1]
 80108e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80108ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d1e6      	bne.n	80108be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	3308      	adds	r3, #8
 80108f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108f8:	6a3b      	ldr	r3, [r7, #32]
 80108fa:	e853 3f00 	ldrex	r3, [r3]
 80108fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8010900:	69fb      	ldr	r3, [r7, #28]
 8010902:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010906:	f023 0301 	bic.w	r3, r3, #1
 801090a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	3308      	adds	r3, #8
 8010912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010914:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010916:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010918:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801091a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801091c:	e841 2300 	strex	r3, r2, [r1]
 8010920:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010924:	2b00      	cmp	r3, #0
 8010926:	d1e3      	bne.n	80108f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801092c:	2b01      	cmp	r3, #1
 801092e:	d118      	bne.n	8010962 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	e853 3f00 	ldrex	r3, [r3]
 801093c:	60bb      	str	r3, [r7, #8]
   return(result);
 801093e:	68bb      	ldr	r3, [r7, #8]
 8010940:	f023 0310 	bic.w	r3, r3, #16
 8010944:	647b      	str	r3, [r7, #68]	@ 0x44
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	461a      	mov	r2, r3
 801094c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801094e:	61bb      	str	r3, [r7, #24]
 8010950:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010952:	6979      	ldr	r1, [r7, #20]
 8010954:	69ba      	ldr	r2, [r7, #24]
 8010956:	e841 2300 	strex	r3, r2, [r1]
 801095a:	613b      	str	r3, [r7, #16]
   return(result);
 801095c:	693b      	ldr	r3, [r7, #16]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d1e6      	bne.n	8010930 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	2220      	movs	r2, #32
 8010966:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	2200      	movs	r2, #0
 801096e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2200      	movs	r2, #0
 8010974:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010976:	bf00      	nop
 8010978:	3754      	adds	r7, #84	@ 0x54
 801097a:	46bd      	mov	sp, r7
 801097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010980:	4770      	bx	lr

08010982 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010982:	b580      	push	{r7, lr}
 8010984:	b090      	sub	sp, #64	@ 0x40
 8010986:	af00      	add	r7, sp, #0
 8010988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801098e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	f003 0320 	and.w	r3, r3, #32
 801099a:	2b00      	cmp	r3, #0
 801099c:	d137      	bne.n	8010a0e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 801099e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109a0:	2200      	movs	r2, #0
 80109a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80109a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	3308      	adds	r3, #8
 80109ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109b0:	e853 3f00 	ldrex	r3, [r3]
 80109b4:	623b      	str	r3, [r7, #32]
   return(result);
 80109b6:	6a3b      	ldr	r3, [r7, #32]
 80109b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80109bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80109be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	3308      	adds	r3, #8
 80109c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80109c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80109c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80109cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109ce:	e841 2300 	strex	r3, r2, [r1]
 80109d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80109d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d1e5      	bne.n	80109a6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80109da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109e0:	693b      	ldr	r3, [r7, #16]
 80109e2:	e853 3f00 	ldrex	r3, [r3]
 80109e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80109f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	461a      	mov	r2, r3
 80109f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109f8:	61fb      	str	r3, [r7, #28]
 80109fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109fc:	69b9      	ldr	r1, [r7, #24]
 80109fe:	69fa      	ldr	r2, [r7, #28]
 8010a00:	e841 2300 	strex	r3, r2, [r1]
 8010a04:	617b      	str	r3, [r7, #20]
   return(result);
 8010a06:	697b      	ldr	r3, [r7, #20]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d1e6      	bne.n	80109da <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010a0c:	e002      	b.n	8010a14 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010a0e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010a10:	f7f7 fa38 	bl	8007e84 <HAL_UART_TxCpltCallback>
}
 8010a14:	bf00      	nop
 8010a16:	3740      	adds	r7, #64	@ 0x40
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	bd80      	pop	{r7, pc}

08010a1c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b084      	sub	sp, #16
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a28:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010a2a:	68f8      	ldr	r0, [r7, #12]
 8010a2c:	f7ff f8d4 	bl	800fbd8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010a30:	bf00      	nop
 8010a32:	3710      	adds	r7, #16
 8010a34:	46bd      	mov	sp, r7
 8010a36:	bd80      	pop	{r7, pc}

08010a38 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b09c      	sub	sp, #112	@ 0x70
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a44:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	f003 0320 	and.w	r3, r3, #32
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d171      	bne.n	8010b38 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010a54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a56:	2200      	movs	r2, #0
 8010a58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a64:	e853 3f00 	ldrex	r3, [r3]
 8010a68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010a6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010a70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	461a      	mov	r2, r3
 8010a78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010a7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010a7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010a80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010a82:	e841 2300 	strex	r3, r2, [r1]
 8010a86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010a88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d1e6      	bne.n	8010a5c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	3308      	adds	r3, #8
 8010a94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a98:	e853 3f00 	ldrex	r3, [r3]
 8010a9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aa0:	f023 0301 	bic.w	r3, r3, #1
 8010aa4:	667b      	str	r3, [r7, #100]	@ 0x64
 8010aa6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	3308      	adds	r3, #8
 8010aac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010aae:	647a      	str	r2, [r7, #68]	@ 0x44
 8010ab0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ab2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010ab4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010ab6:	e841 2300 	strex	r3, r2, [r1]
 8010aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d1e5      	bne.n	8010a8e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010ac2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	3308      	adds	r3, #8
 8010ac8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010acc:	e853 3f00 	ldrex	r3, [r3]
 8010ad0:	623b      	str	r3, [r7, #32]
   return(result);
 8010ad2:	6a3b      	ldr	r3, [r7, #32]
 8010ad4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ad8:	663b      	str	r3, [r7, #96]	@ 0x60
 8010ada:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	3308      	adds	r3, #8
 8010ae0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010ae2:	633a      	str	r2, [r7, #48]	@ 0x30
 8010ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ae8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010aea:	e841 2300 	strex	r3, r2, [r1]
 8010aee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d1e5      	bne.n	8010ac2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010af8:	2220      	movs	r2, #32
 8010afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010afe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b02:	2b01      	cmp	r3, #1
 8010b04:	d118      	bne.n	8010b38 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b0c:	693b      	ldr	r3, [r7, #16]
 8010b0e:	e853 3f00 	ldrex	r3, [r3]
 8010b12:	60fb      	str	r3, [r7, #12]
   return(result);
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	f023 0310 	bic.w	r3, r3, #16
 8010b1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010b1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	461a      	mov	r2, r3
 8010b22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b24:	61fb      	str	r3, [r7, #28]
 8010b26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b28:	69b9      	ldr	r1, [r7, #24]
 8010b2a:	69fa      	ldr	r2, [r7, #28]
 8010b2c:	e841 2300 	strex	r3, r2, [r1]
 8010b30:	617b      	str	r3, [r7, #20]
   return(result);
 8010b32:	697b      	ldr	r3, [r7, #20]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d1e6      	bne.n	8010b06 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010b38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b3a:	2200      	movs	r2, #0
 8010b3c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b42:	2b01      	cmp	r3, #1
 8010b44:	d107      	bne.n	8010b56 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010b46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010b4c:	4619      	mov	r1, r3
 8010b4e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010b50:	f7ff f860 	bl	800fc14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b54:	e002      	b.n	8010b5c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010b56:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010b58:	f7f7 f9b4 	bl	8007ec4 <HAL_UART_RxCpltCallback>
}
 8010b5c:	bf00      	nop
 8010b5e:	3770      	adds	r7, #112	@ 0x70
 8010b60:	46bd      	mov	sp, r7
 8010b62:	bd80      	pop	{r7, pc}

08010b64 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b084      	sub	sp, #16
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b70:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	2201      	movs	r2, #1
 8010b76:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b7c:	2b01      	cmp	r3, #1
 8010b7e:	d109      	bne.n	8010b94 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010b86:	085b      	lsrs	r3, r3, #1
 8010b88:	b29b      	uxth	r3, r3
 8010b8a:	4619      	mov	r1, r3
 8010b8c:	68f8      	ldr	r0, [r7, #12]
 8010b8e:	f7ff f841 	bl	800fc14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b92:	e002      	b.n	8010b9a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010b94:	68f8      	ldr	r0, [r7, #12]
 8010b96:	f7ff f829 	bl	800fbec <HAL_UART_RxHalfCpltCallback>
}
 8010b9a:	bf00      	nop
 8010b9c:	3710      	adds	r7, #16
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	bd80      	pop	{r7, pc}

08010ba2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010ba2:	b580      	push	{r7, lr}
 8010ba4:	b086      	sub	sp, #24
 8010ba6:	af00      	add	r7, sp, #0
 8010ba8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bae:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010bb0:	697b      	ldr	r3, [r7, #20]
 8010bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010bb6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010bb8:	697b      	ldr	r3, [r7, #20]
 8010bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010bbe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010bc0:	697b      	ldr	r3, [r7, #20]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	689b      	ldr	r3, [r3, #8]
 8010bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010bca:	2b80      	cmp	r3, #128	@ 0x80
 8010bcc:	d109      	bne.n	8010be2 <UART_DMAError+0x40>
 8010bce:	693b      	ldr	r3, [r7, #16]
 8010bd0:	2b21      	cmp	r3, #33	@ 0x21
 8010bd2:	d106      	bne.n	8010be2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	2200      	movs	r2, #0
 8010bd8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010bdc:	6978      	ldr	r0, [r7, #20]
 8010bde:	f7ff fe29 	bl	8010834 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	689b      	ldr	r3, [r3, #8]
 8010be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010bec:	2b40      	cmp	r3, #64	@ 0x40
 8010bee:	d109      	bne.n	8010c04 <UART_DMAError+0x62>
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	2b22      	cmp	r3, #34	@ 0x22
 8010bf4:	d106      	bne.n	8010c04 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010bfe:	6978      	ldr	r0, [r7, #20]
 8010c00:	f7ff fe59 	bl	80108b6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010c04:	697b      	ldr	r3, [r7, #20]
 8010c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c0a:	f043 0210 	orr.w	r2, r3, #16
 8010c0e:	697b      	ldr	r3, [r7, #20]
 8010c10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010c14:	6978      	ldr	r0, [r7, #20]
 8010c16:	f7fe fff3 	bl	800fc00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c1a:	bf00      	nop
 8010c1c:	3718      	adds	r7, #24
 8010c1e:	46bd      	mov	sp, r7
 8010c20:	bd80      	pop	{r7, pc}

08010c22 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010c22:	b580      	push	{r7, lr}
 8010c24:	b084      	sub	sp, #16
 8010c26:	af00      	add	r7, sp, #0
 8010c28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	2200      	movs	r2, #0
 8010c34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010c38:	68f8      	ldr	r0, [r7, #12]
 8010c3a:	f7fe ffe1 	bl	800fc00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c3e:	bf00      	nop
 8010c40:	3710      	adds	r7, #16
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}

08010c46 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010c46:	b580      	push	{r7, lr}
 8010c48:	b088      	sub	sp, #32
 8010c4a:	af00      	add	r7, sp, #0
 8010c4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	e853 3f00 	ldrex	r3, [r3]
 8010c5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c62:	61fb      	str	r3, [r7, #28]
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	461a      	mov	r2, r3
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	61bb      	str	r3, [r7, #24]
 8010c6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c70:	6979      	ldr	r1, [r7, #20]
 8010c72:	69ba      	ldr	r2, [r7, #24]
 8010c74:	e841 2300 	strex	r3, r2, [r1]
 8010c78:	613b      	str	r3, [r7, #16]
   return(result);
 8010c7a:	693b      	ldr	r3, [r7, #16]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d1e6      	bne.n	8010c4e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	2220      	movs	r2, #32
 8010c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	2200      	movs	r2, #0
 8010c8c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010c8e:	6878      	ldr	r0, [r7, #4]
 8010c90:	f7f7 f8f8 	bl	8007e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c94:	bf00      	nop
 8010c96:	3720      	adds	r7, #32
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	bd80      	pop	{r7, pc}

08010c9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010c9c:	b480      	push	{r7}
 8010c9e:	b083      	sub	sp, #12
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010ca4:	bf00      	nop
 8010ca6:	370c      	adds	r7, #12
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cae:	4770      	bx	lr

08010cb0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010cb0:	b480      	push	{r7}
 8010cb2:	b083      	sub	sp, #12
 8010cb4:	af00      	add	r7, sp, #0
 8010cb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010cb8:	bf00      	nop
 8010cba:	370c      	adds	r7, #12
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc2:	4770      	bx	lr

08010cc4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010cc4:	b480      	push	{r7}
 8010cc6:	b083      	sub	sp, #12
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010ccc:	bf00      	nop
 8010cce:	370c      	adds	r7, #12
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd6:	4770      	bx	lr

08010cd8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010cd8:	b480      	push	{r7}
 8010cda:	b085      	sub	sp, #20
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010ce6:	2b01      	cmp	r3, #1
 8010ce8:	d101      	bne.n	8010cee <HAL_UARTEx_DisableFifoMode+0x16>
 8010cea:	2302      	movs	r3, #2
 8010cec:	e027      	b.n	8010d3e <HAL_UARTEx_DisableFifoMode+0x66>
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	2201      	movs	r2, #1
 8010cf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	2224      	movs	r2, #36	@ 0x24
 8010cfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	681a      	ldr	r2, [r3, #0]
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	f022 0201 	bic.w	r2, r2, #1
 8010d14:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010d1c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2200      	movs	r2, #0
 8010d22:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	68fa      	ldr	r2, [r7, #12]
 8010d2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	2220      	movs	r2, #32
 8010d30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2200      	movs	r2, #0
 8010d38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010d3c:	2300      	movs	r3, #0
}
 8010d3e:	4618      	mov	r0, r3
 8010d40:	3714      	adds	r7, #20
 8010d42:	46bd      	mov	sp, r7
 8010d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d48:	4770      	bx	lr

08010d4a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010d4a:	b580      	push	{r7, lr}
 8010d4c:	b084      	sub	sp, #16
 8010d4e:	af00      	add	r7, sp, #0
 8010d50:	6078      	str	r0, [r7, #4]
 8010d52:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010d5a:	2b01      	cmp	r3, #1
 8010d5c:	d101      	bne.n	8010d62 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010d5e:	2302      	movs	r3, #2
 8010d60:	e02d      	b.n	8010dbe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	2201      	movs	r2, #1
 8010d66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	2224      	movs	r2, #36	@ 0x24
 8010d6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	681a      	ldr	r2, [r3, #0]
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	f022 0201 	bic.w	r2, r2, #1
 8010d88:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	689b      	ldr	r3, [r3, #8]
 8010d90:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	683a      	ldr	r2, [r7, #0]
 8010d9a:	430a      	orrs	r2, r1
 8010d9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010d9e:	6878      	ldr	r0, [r7, #4]
 8010da0:	f000 f850 	bl	8010e44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	68fa      	ldr	r2, [r7, #12]
 8010daa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	2220      	movs	r2, #32
 8010db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	2200      	movs	r2, #0
 8010db8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010dbc:	2300      	movs	r3, #0
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	3710      	adds	r7, #16
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	bd80      	pop	{r7, pc}

08010dc6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010dc6:	b580      	push	{r7, lr}
 8010dc8:	b084      	sub	sp, #16
 8010dca:	af00      	add	r7, sp, #0
 8010dcc:	6078      	str	r0, [r7, #4]
 8010dce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010dd6:	2b01      	cmp	r3, #1
 8010dd8:	d101      	bne.n	8010dde <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010dda:	2302      	movs	r3, #2
 8010ddc:	e02d      	b.n	8010e3a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	2201      	movs	r2, #1
 8010de2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2224      	movs	r2, #36	@ 0x24
 8010dea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	681a      	ldr	r2, [r3, #0]
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	f022 0201 	bic.w	r2, r2, #1
 8010e04:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	689b      	ldr	r3, [r3, #8]
 8010e0c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	683a      	ldr	r2, [r7, #0]
 8010e16:	430a      	orrs	r2, r1
 8010e18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010e1a:	6878      	ldr	r0, [r7, #4]
 8010e1c:	f000 f812 	bl	8010e44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	68fa      	ldr	r2, [r7, #12]
 8010e26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2220      	movs	r2, #32
 8010e2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	2200      	movs	r2, #0
 8010e34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010e38:	2300      	movs	r3, #0
}
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	3710      	adds	r7, #16
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
	...

08010e44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010e44:	b480      	push	{r7}
 8010e46:	b085      	sub	sp, #20
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d108      	bne.n	8010e66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	2201      	movs	r2, #1
 8010e58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	2201      	movs	r2, #1
 8010e60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010e64:	e031      	b.n	8010eca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010e66:	2308      	movs	r3, #8
 8010e68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010e6a:	2308      	movs	r3, #8
 8010e6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	689b      	ldr	r3, [r3, #8]
 8010e74:	0e5b      	lsrs	r3, r3, #25
 8010e76:	b2db      	uxtb	r3, r3
 8010e78:	f003 0307 	and.w	r3, r3, #7
 8010e7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	689b      	ldr	r3, [r3, #8]
 8010e84:	0f5b      	lsrs	r3, r3, #29
 8010e86:	b2db      	uxtb	r3, r3
 8010e88:	f003 0307 	and.w	r3, r3, #7
 8010e8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010e8e:	7bbb      	ldrb	r3, [r7, #14]
 8010e90:	7b3a      	ldrb	r2, [r7, #12]
 8010e92:	4911      	ldr	r1, [pc, #68]	@ (8010ed8 <UARTEx_SetNbDataToProcess+0x94>)
 8010e94:	5c8a      	ldrb	r2, [r1, r2]
 8010e96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010e9a:	7b3a      	ldrb	r2, [r7, #12]
 8010e9c:	490f      	ldr	r1, [pc, #60]	@ (8010edc <UARTEx_SetNbDataToProcess+0x98>)
 8010e9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010ea0:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ea4:	b29a      	uxth	r2, r3
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010eac:	7bfb      	ldrb	r3, [r7, #15]
 8010eae:	7b7a      	ldrb	r2, [r7, #13]
 8010eb0:	4909      	ldr	r1, [pc, #36]	@ (8010ed8 <UARTEx_SetNbDataToProcess+0x94>)
 8010eb2:	5c8a      	ldrb	r2, [r1, r2]
 8010eb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010eb8:	7b7a      	ldrb	r2, [r7, #13]
 8010eba:	4908      	ldr	r1, [pc, #32]	@ (8010edc <UARTEx_SetNbDataToProcess+0x98>)
 8010ebc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010ebe:	fb93 f3f2 	sdiv	r3, r3, r2
 8010ec2:	b29a      	uxth	r2, r3
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010eca:	bf00      	nop
 8010ecc:	3714      	adds	r7, #20
 8010ece:	46bd      	mov	sp, r7
 8010ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ed4:	4770      	bx	lr
 8010ed6:	bf00      	nop
 8010ed8:	08016fcc 	.word	0x08016fcc
 8010edc:	08016fd4 	.word	0x08016fd4

08010ee0 <__NVIC_SetPriority>:
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	6039      	str	r1, [r7, #0]
 8010eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	db0a      	blt.n	8010f0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	b2da      	uxtb	r2, r3
 8010ef8:	490c      	ldr	r1, [pc, #48]	@ (8010f2c <__NVIC_SetPriority+0x4c>)
 8010efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010efe:	0112      	lsls	r2, r2, #4
 8010f00:	b2d2      	uxtb	r2, r2
 8010f02:	440b      	add	r3, r1
 8010f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010f08:	e00a      	b.n	8010f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	b2da      	uxtb	r2, r3
 8010f0e:	4908      	ldr	r1, [pc, #32]	@ (8010f30 <__NVIC_SetPriority+0x50>)
 8010f10:	79fb      	ldrb	r3, [r7, #7]
 8010f12:	f003 030f 	and.w	r3, r3, #15
 8010f16:	3b04      	subs	r3, #4
 8010f18:	0112      	lsls	r2, r2, #4
 8010f1a:	b2d2      	uxtb	r2, r2
 8010f1c:	440b      	add	r3, r1
 8010f1e:	761a      	strb	r2, [r3, #24]
}
 8010f20:	bf00      	nop
 8010f22:	370c      	adds	r7, #12
 8010f24:	46bd      	mov	sp, r7
 8010f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2a:	4770      	bx	lr
 8010f2c:	e000e100 	.word	0xe000e100
 8010f30:	e000ed00 	.word	0xe000ed00

08010f34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010f34:	b580      	push	{r7, lr}
 8010f36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010f38:	4b05      	ldr	r3, [pc, #20]	@ (8010f50 <SysTick_Handler+0x1c>)
 8010f3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010f3c:	f002 f918 	bl	8013170 <xTaskGetSchedulerState>
 8010f40:	4603      	mov	r3, r0
 8010f42:	2b01      	cmp	r3, #1
 8010f44:	d001      	beq.n	8010f4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010f46:	f002 ff47 	bl	8013dd8 <xPortSysTickHandler>
  }
}
 8010f4a:	bf00      	nop
 8010f4c:	bd80      	pop	{r7, pc}
 8010f4e:	bf00      	nop
 8010f50:	e000e010 	.word	0xe000e010

08010f54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010f54:	b580      	push	{r7, lr}
 8010f56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010f58:	2100      	movs	r1, #0
 8010f5a:	f06f 0004 	mvn.w	r0, #4
 8010f5e:	f7ff ffbf 	bl	8010ee0 <__NVIC_SetPriority>
#endif
}
 8010f62:	bf00      	nop
 8010f64:	bd80      	pop	{r7, pc}
	...

08010f68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010f68:	b480      	push	{r7}
 8010f6a:	b083      	sub	sp, #12
 8010f6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f6e:	f3ef 8305 	mrs	r3, IPSR
 8010f72:	603b      	str	r3, [r7, #0]
  return(result);
 8010f74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d003      	beq.n	8010f82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010f7a:	f06f 0305 	mvn.w	r3, #5
 8010f7e:	607b      	str	r3, [r7, #4]
 8010f80:	e00c      	b.n	8010f9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010f82:	4b0a      	ldr	r3, [pc, #40]	@ (8010fac <osKernelInitialize+0x44>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d105      	bne.n	8010f96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010f8a:	4b08      	ldr	r3, [pc, #32]	@ (8010fac <osKernelInitialize+0x44>)
 8010f8c:	2201      	movs	r2, #1
 8010f8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010f90:	2300      	movs	r3, #0
 8010f92:	607b      	str	r3, [r7, #4]
 8010f94:	e002      	b.n	8010f9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010f96:	f04f 33ff 	mov.w	r3, #4294967295
 8010f9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010f9c:	687b      	ldr	r3, [r7, #4]
}
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	370c      	adds	r7, #12
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa8:	4770      	bx	lr
 8010faa:	bf00      	nop
 8010fac:	2000231c 	.word	0x2000231c

08010fb0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b082      	sub	sp, #8
 8010fb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010fb6:	f3ef 8305 	mrs	r3, IPSR
 8010fba:	603b      	str	r3, [r7, #0]
  return(result);
 8010fbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d003      	beq.n	8010fca <osKernelStart+0x1a>
    stat = osErrorISR;
 8010fc2:	f06f 0305 	mvn.w	r3, #5
 8010fc6:	607b      	str	r3, [r7, #4]
 8010fc8:	e010      	b.n	8010fec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010fca:	4b0b      	ldr	r3, [pc, #44]	@ (8010ff8 <osKernelStart+0x48>)
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	2b01      	cmp	r3, #1
 8010fd0:	d109      	bne.n	8010fe6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010fd2:	f7ff ffbf 	bl	8010f54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010fd6:	4b08      	ldr	r3, [pc, #32]	@ (8010ff8 <osKernelStart+0x48>)
 8010fd8:	2202      	movs	r2, #2
 8010fda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010fdc:	f001 fb9e 	bl	801271c <vTaskStartScheduler>
      stat = osOK;
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	607b      	str	r3, [r7, #4]
 8010fe4:	e002      	b.n	8010fec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8010fea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010fec:	687b      	ldr	r3, [r7, #4]
}
 8010fee:	4618      	mov	r0, r3
 8010ff0:	3708      	adds	r7, #8
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	bd80      	pop	{r7, pc}
 8010ff6:	bf00      	nop
 8010ff8:	2000231c 	.word	0x2000231c

08010ffc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b08e      	sub	sp, #56	@ 0x38
 8011000:	af04      	add	r7, sp, #16
 8011002:	60f8      	str	r0, [r7, #12]
 8011004:	60b9      	str	r1, [r7, #8]
 8011006:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8011008:	2300      	movs	r3, #0
 801100a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801100c:	f3ef 8305 	mrs	r3, IPSR
 8011010:	617b      	str	r3, [r7, #20]
  return(result);
 8011012:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011014:	2b00      	cmp	r3, #0
 8011016:	d17e      	bne.n	8011116 <osThreadNew+0x11a>
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d07b      	beq.n	8011116 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801101e:	2380      	movs	r3, #128	@ 0x80
 8011020:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8011022:	2318      	movs	r3, #24
 8011024:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8011026:	2300      	movs	r3, #0
 8011028:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801102a:	f04f 33ff 	mov.w	r3, #4294967295
 801102e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d045      	beq.n	80110c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	2b00      	cmp	r3, #0
 801103c:	d002      	beq.n	8011044 <osThreadNew+0x48>
        name = attr->name;
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	699b      	ldr	r3, [r3, #24]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d002      	beq.n	8011052 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	699b      	ldr	r3, [r3, #24]
 8011050:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011052:	69fb      	ldr	r3, [r7, #28]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d008      	beq.n	801106a <osThreadNew+0x6e>
 8011058:	69fb      	ldr	r3, [r7, #28]
 801105a:	2b38      	cmp	r3, #56	@ 0x38
 801105c:	d805      	bhi.n	801106a <osThreadNew+0x6e>
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	685b      	ldr	r3, [r3, #4]
 8011062:	f003 0301 	and.w	r3, r3, #1
 8011066:	2b00      	cmp	r3, #0
 8011068:	d001      	beq.n	801106e <osThreadNew+0x72>
        return (NULL);
 801106a:	2300      	movs	r3, #0
 801106c:	e054      	b.n	8011118 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	695b      	ldr	r3, [r3, #20]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d003      	beq.n	801107e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	695b      	ldr	r3, [r3, #20]
 801107a:	089b      	lsrs	r3, r3, #2
 801107c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	689b      	ldr	r3, [r3, #8]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d00e      	beq.n	80110a4 <osThreadNew+0xa8>
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	68db      	ldr	r3, [r3, #12]
 801108a:	2ba7      	cmp	r3, #167	@ 0xa7
 801108c:	d90a      	bls.n	80110a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011092:	2b00      	cmp	r3, #0
 8011094:	d006      	beq.n	80110a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	695b      	ldr	r3, [r3, #20]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d002      	beq.n	80110a4 <osThreadNew+0xa8>
        mem = 1;
 801109e:	2301      	movs	r3, #1
 80110a0:	61bb      	str	r3, [r7, #24]
 80110a2:	e010      	b.n	80110c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	689b      	ldr	r3, [r3, #8]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d10c      	bne.n	80110c6 <osThreadNew+0xca>
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	68db      	ldr	r3, [r3, #12]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d108      	bne.n	80110c6 <osThreadNew+0xca>
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	691b      	ldr	r3, [r3, #16]
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d104      	bne.n	80110c6 <osThreadNew+0xca>
          mem = 0;
 80110bc:	2300      	movs	r3, #0
 80110be:	61bb      	str	r3, [r7, #24]
 80110c0:	e001      	b.n	80110c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80110c2:	2300      	movs	r3, #0
 80110c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80110c6:	69bb      	ldr	r3, [r7, #24]
 80110c8:	2b01      	cmp	r3, #1
 80110ca:	d110      	bne.n	80110ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80110d0:	687a      	ldr	r2, [r7, #4]
 80110d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80110d4:	9202      	str	r2, [sp, #8]
 80110d6:	9301      	str	r3, [sp, #4]
 80110d8:	69fb      	ldr	r3, [r7, #28]
 80110da:	9300      	str	r3, [sp, #0]
 80110dc:	68bb      	ldr	r3, [r7, #8]
 80110de:	6a3a      	ldr	r2, [r7, #32]
 80110e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80110e2:	68f8      	ldr	r0, [r7, #12]
 80110e4:	f001 f8dc 	bl	80122a0 <xTaskCreateStatic>
 80110e8:	4603      	mov	r3, r0
 80110ea:	613b      	str	r3, [r7, #16]
 80110ec:	e013      	b.n	8011116 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80110ee:	69bb      	ldr	r3, [r7, #24]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d110      	bne.n	8011116 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80110f4:	6a3b      	ldr	r3, [r7, #32]
 80110f6:	b29a      	uxth	r2, r3
 80110f8:	f107 0310 	add.w	r3, r7, #16
 80110fc:	9301      	str	r3, [sp, #4]
 80110fe:	69fb      	ldr	r3, [r7, #28]
 8011100:	9300      	str	r3, [sp, #0]
 8011102:	68bb      	ldr	r3, [r7, #8]
 8011104:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011106:	68f8      	ldr	r0, [r7, #12]
 8011108:	f001 f92a 	bl	8012360 <xTaskCreate>
 801110c:	4603      	mov	r3, r0
 801110e:	2b01      	cmp	r3, #1
 8011110:	d001      	beq.n	8011116 <osThreadNew+0x11a>
            hTask = NULL;
 8011112:	2300      	movs	r3, #0
 8011114:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011116:	693b      	ldr	r3, [r7, #16]
}
 8011118:	4618      	mov	r0, r3
 801111a:	3728      	adds	r7, #40	@ 0x28
 801111c:	46bd      	mov	sp, r7
 801111e:	bd80      	pop	{r7, pc}

08011120 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8011120:	b580      	push	{r7, lr}
 8011122:	b086      	sub	sp, #24
 8011124:	af00      	add	r7, sp, #0
 8011126:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8011128:	2300      	movs	r3, #0
 801112a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801112c:	f3ef 8305 	mrs	r3, IPSR
 8011130:	60fb      	str	r3, [r7, #12]
  return(result);
 8011132:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8011134:	2b00      	cmp	r3, #0
 8011136:	d12d      	bne.n	8011194 <osEventFlagsNew+0x74>
    mem = -1;
 8011138:	f04f 33ff 	mov.w	r3, #4294967295
 801113c:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d015      	beq.n	8011170 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	689b      	ldr	r3, [r3, #8]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d006      	beq.n	801115a <osEventFlagsNew+0x3a>
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	68db      	ldr	r3, [r3, #12]
 8011150:	2b1f      	cmp	r3, #31
 8011152:	d902      	bls.n	801115a <osEventFlagsNew+0x3a>
        mem = 1;
 8011154:	2301      	movs	r3, #1
 8011156:	613b      	str	r3, [r7, #16]
 8011158:	e00c      	b.n	8011174 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	689b      	ldr	r3, [r3, #8]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d108      	bne.n	8011174 <osEventFlagsNew+0x54>
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	68db      	ldr	r3, [r3, #12]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d104      	bne.n	8011174 <osEventFlagsNew+0x54>
          mem = 0;
 801116a:	2300      	movs	r3, #0
 801116c:	613b      	str	r3, [r7, #16]
 801116e:	e001      	b.n	8011174 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8011170:	2300      	movs	r3, #0
 8011172:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8011174:	693b      	ldr	r3, [r7, #16]
 8011176:	2b01      	cmp	r3, #1
 8011178:	d106      	bne.n	8011188 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	689b      	ldr	r3, [r3, #8]
 801117e:	4618      	mov	r0, r3
 8011180:	f000 f8ea 	bl	8011358 <xEventGroupCreateStatic>
 8011184:	6178      	str	r0, [r7, #20]
 8011186:	e005      	b.n	8011194 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8011188:	693b      	ldr	r3, [r7, #16]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d102      	bne.n	8011194 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 801118e:	f000 f91c 	bl	80113ca <xEventGroupCreate>
 8011192:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8011194:	697b      	ldr	r3, [r7, #20]
}
 8011196:	4618      	mov	r0, r3
 8011198:	3718      	adds	r7, #24
 801119a:	46bd      	mov	sp, r7
 801119c:	bd80      	pop	{r7, pc}
	...

080111a0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80111a0:	b580      	push	{r7, lr}
 80111a2:	b086      	sub	sp, #24
 80111a4:	af00      	add	r7, sp, #0
 80111a6:	6078      	str	r0, [r7, #4]
 80111a8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80111ae:	693b      	ldr	r3, [r7, #16]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d003      	beq.n	80111bc <osEventFlagsSet+0x1c>
 80111b4:	683b      	ldr	r3, [r7, #0]
 80111b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80111ba:	d303      	bcc.n	80111c4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80111bc:	f06f 0303 	mvn.w	r3, #3
 80111c0:	617b      	str	r3, [r7, #20]
 80111c2:	e028      	b.n	8011216 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80111c4:	f3ef 8305 	mrs	r3, IPSR
 80111c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80111ca:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d01d      	beq.n	801120c <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80111d0:	2300      	movs	r3, #0
 80111d2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80111d4:	f107 0308 	add.w	r3, r7, #8
 80111d8:	461a      	mov	r2, r3
 80111da:	6839      	ldr	r1, [r7, #0]
 80111dc:	6938      	ldr	r0, [r7, #16]
 80111de:	f000 fa9d 	bl	801171c <xEventGroupSetBitsFromISR>
 80111e2:	4603      	mov	r3, r0
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d103      	bne.n	80111f0 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 80111e8:	f06f 0302 	mvn.w	r3, #2
 80111ec:	617b      	str	r3, [r7, #20]
 80111ee:	e012      	b.n	8011216 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 80111f0:	683b      	ldr	r3, [r7, #0]
 80111f2:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 80111f4:	68bb      	ldr	r3, [r7, #8]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d00d      	beq.n	8011216 <osEventFlagsSet+0x76>
 80111fa:	4b09      	ldr	r3, [pc, #36]	@ (8011220 <osEventFlagsSet+0x80>)
 80111fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011200:	601a      	str	r2, [r3, #0]
 8011202:	f3bf 8f4f 	dsb	sy
 8011206:	f3bf 8f6f 	isb	sy
 801120a:	e004      	b.n	8011216 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 801120c:	6839      	ldr	r1, [r7, #0]
 801120e:	6938      	ldr	r0, [r7, #16]
 8011210:	f000 f9c8 	bl	80115a4 <xEventGroupSetBits>
 8011214:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8011216:	697b      	ldr	r3, [r7, #20]
}
 8011218:	4618      	mov	r0, r3
 801121a:	3718      	adds	r7, #24
 801121c:	46bd      	mov	sp, r7
 801121e:	bd80      	pop	{r7, pc}
 8011220:	e000ed04 	.word	0xe000ed04

08011224 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8011224:	b580      	push	{r7, lr}
 8011226:	b08c      	sub	sp, #48	@ 0x30
 8011228:	af02      	add	r7, sp, #8
 801122a:	60f8      	str	r0, [r7, #12]
 801122c:	60b9      	str	r1, [r7, #8]
 801122e:	607a      	str	r2, [r7, #4]
 8011230:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8011236:	69bb      	ldr	r3, [r7, #24]
 8011238:	2b00      	cmp	r3, #0
 801123a:	d003      	beq.n	8011244 <osEventFlagsWait+0x20>
 801123c:	68bb      	ldr	r3, [r7, #8]
 801123e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011242:	d303      	bcc.n	801124c <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8011244:	f06f 0303 	mvn.w	r3, #3
 8011248:	61fb      	str	r3, [r7, #28]
 801124a:	e04b      	b.n	80112e4 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801124c:	f3ef 8305 	mrs	r3, IPSR
 8011250:	617b      	str	r3, [r7, #20]
  return(result);
 8011252:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8011254:	2b00      	cmp	r3, #0
 8011256:	d003      	beq.n	8011260 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8011258:	f06f 0305 	mvn.w	r3, #5
 801125c:	61fb      	str	r3, [r7, #28]
 801125e:	e041      	b.n	80112e4 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	f003 0301 	and.w	r3, r3, #1
 8011266:	2b00      	cmp	r3, #0
 8011268:	d002      	beq.n	8011270 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 801126a:	2301      	movs	r3, #1
 801126c:	627b      	str	r3, [r7, #36]	@ 0x24
 801126e:	e001      	b.n	8011274 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8011270:	2300      	movs	r3, #0
 8011272:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f003 0302 	and.w	r3, r3, #2
 801127a:	2b00      	cmp	r3, #0
 801127c:	d002      	beq.n	8011284 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 801127e:	2300      	movs	r3, #0
 8011280:	623b      	str	r3, [r7, #32]
 8011282:	e001      	b.n	8011288 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8011284:	2301      	movs	r3, #1
 8011286:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	9300      	str	r3, [sp, #0]
 801128c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801128e:	6a3a      	ldr	r2, [r7, #32]
 8011290:	68b9      	ldr	r1, [r7, #8]
 8011292:	69b8      	ldr	r0, [r7, #24]
 8011294:	f000 f8b4 	bl	8011400 <xEventGroupWaitBits>
 8011298:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	f003 0301 	and.w	r3, r3, #1
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d010      	beq.n	80112c6 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80112a4:	68ba      	ldr	r2, [r7, #8]
 80112a6:	69fb      	ldr	r3, [r7, #28]
 80112a8:	4013      	ands	r3, r2
 80112aa:	68ba      	ldr	r2, [r7, #8]
 80112ac:	429a      	cmp	r2, r3
 80112ae:	d019      	beq.n	80112e4 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80112b0:	683b      	ldr	r3, [r7, #0]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d003      	beq.n	80112be <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80112b6:	f06f 0301 	mvn.w	r3, #1
 80112ba:	61fb      	str	r3, [r7, #28]
 80112bc:	e012      	b.n	80112e4 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80112be:	f06f 0302 	mvn.w	r3, #2
 80112c2:	61fb      	str	r3, [r7, #28]
 80112c4:	e00e      	b.n	80112e4 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80112c6:	68ba      	ldr	r2, [r7, #8]
 80112c8:	69fb      	ldr	r3, [r7, #28]
 80112ca:	4013      	ands	r3, r2
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d109      	bne.n	80112e4 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d003      	beq.n	80112de <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 80112d6:	f06f 0301 	mvn.w	r3, #1
 80112da:	61fb      	str	r3, [r7, #28]
 80112dc:	e002      	b.n	80112e4 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80112de:	f06f 0302 	mvn.w	r3, #2
 80112e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80112e4:	69fb      	ldr	r3, [r7, #28]
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3728      	adds	r7, #40	@ 0x28
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}
	...

080112f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80112f0:	b480      	push	{r7}
 80112f2:	b085      	sub	sp, #20
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	60f8      	str	r0, [r7, #12]
 80112f8:	60b9      	str	r1, [r7, #8]
 80112fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	4a07      	ldr	r2, [pc, #28]	@ (801131c <vApplicationGetIdleTaskMemory+0x2c>)
 8011300:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011302:	68bb      	ldr	r3, [r7, #8]
 8011304:	4a06      	ldr	r2, [pc, #24]	@ (8011320 <vApplicationGetIdleTaskMemory+0x30>)
 8011306:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2280      	movs	r2, #128	@ 0x80
 801130c:	601a      	str	r2, [r3, #0]
}
 801130e:	bf00      	nop
 8011310:	3714      	adds	r7, #20
 8011312:	46bd      	mov	sp, r7
 8011314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011318:	4770      	bx	lr
 801131a:	bf00      	nop
 801131c:	20002320 	.word	0x20002320
 8011320:	200023c8 	.word	0x200023c8

08011324 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011324:	b480      	push	{r7}
 8011326:	b085      	sub	sp, #20
 8011328:	af00      	add	r7, sp, #0
 801132a:	60f8      	str	r0, [r7, #12]
 801132c:	60b9      	str	r1, [r7, #8]
 801132e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	4a07      	ldr	r2, [pc, #28]	@ (8011350 <vApplicationGetTimerTaskMemory+0x2c>)
 8011334:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011336:	68bb      	ldr	r3, [r7, #8]
 8011338:	4a06      	ldr	r2, [pc, #24]	@ (8011354 <vApplicationGetTimerTaskMemory+0x30>)
 801133a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011342:	601a      	str	r2, [r3, #0]
}
 8011344:	bf00      	nop
 8011346:	3714      	adds	r7, #20
 8011348:	46bd      	mov	sp, r7
 801134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801134e:	4770      	bx	lr
 8011350:	200025c8 	.word	0x200025c8
 8011354:	20002670 	.word	0x20002670

08011358 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8011358:	b580      	push	{r7, lr}
 801135a:	b086      	sub	sp, #24
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d10b      	bne.n	801137e <xEventGroupCreateStatic+0x26>
	__asm volatile
 8011366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801136a:	f383 8811 	msr	BASEPRI, r3
 801136e:	f3bf 8f6f 	isb	sy
 8011372:	f3bf 8f4f 	dsb	sy
 8011376:	613b      	str	r3, [r7, #16]
}
 8011378:	bf00      	nop
 801137a:	bf00      	nop
 801137c:	e7fd      	b.n	801137a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 801137e:	2320      	movs	r3, #32
 8011380:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8011382:	68bb      	ldr	r3, [r7, #8]
 8011384:	2b20      	cmp	r3, #32
 8011386:	d00b      	beq.n	80113a0 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8011388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801138c:	f383 8811 	msr	BASEPRI, r3
 8011390:	f3bf 8f6f 	isb	sy
 8011394:	f3bf 8f4f 	dsb	sy
 8011398:	60fb      	str	r3, [r7, #12]
}
 801139a:	bf00      	nop
 801139c:	bf00      	nop
 801139e:	e7fd      	b.n	801139c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80113a4:	697b      	ldr	r3, [r7, #20]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d00a      	beq.n	80113c0 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 80113aa:	697b      	ldr	r3, [r7, #20]
 80113ac:	2200      	movs	r2, #0
 80113ae:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	3304      	adds	r3, #4
 80113b4:	4618      	mov	r0, r3
 80113b6:	f000 f9c5 	bl	8011744 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80113ba:	697b      	ldr	r3, [r7, #20]
 80113bc:	2201      	movs	r2, #1
 80113be:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80113c0:	697b      	ldr	r3, [r7, #20]
	}
 80113c2:	4618      	mov	r0, r3
 80113c4:	3718      	adds	r7, #24
 80113c6:	46bd      	mov	sp, r7
 80113c8:	bd80      	pop	{r7, pc}

080113ca <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80113ca:	b580      	push	{r7, lr}
 80113cc:	b082      	sub	sp, #8
 80113ce:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80113d0:	2020      	movs	r0, #32
 80113d2:	f002 fd93 	bl	8013efc <pvPortMalloc>
 80113d6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d00a      	beq.n	80113f4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	2200      	movs	r2, #0
 80113e2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	3304      	adds	r3, #4
 80113e8:	4618      	mov	r0, r3
 80113ea:	f000 f9ab 	bl	8011744 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	2200      	movs	r2, #0
 80113f2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80113f4:	687b      	ldr	r3, [r7, #4]
	}
 80113f6:	4618      	mov	r0, r3
 80113f8:	3708      	adds	r7, #8
 80113fa:	46bd      	mov	sp, r7
 80113fc:	bd80      	pop	{r7, pc}
	...

08011400 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8011400:	b580      	push	{r7, lr}
 8011402:	b090      	sub	sp, #64	@ 0x40
 8011404:	af00      	add	r7, sp, #0
 8011406:	60f8      	str	r0, [r7, #12]
 8011408:	60b9      	str	r1, [r7, #8]
 801140a:	607a      	str	r2, [r7, #4]
 801140c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8011412:	2300      	movs	r3, #0
 8011414:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8011416:	2300      	movs	r3, #0
 8011418:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d10b      	bne.n	8011438 <xEventGroupWaitBits+0x38>
	__asm volatile
 8011420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011424:	f383 8811 	msr	BASEPRI, r3
 8011428:	f3bf 8f6f 	isb	sy
 801142c:	f3bf 8f4f 	dsb	sy
 8011430:	623b      	str	r3, [r7, #32]
}
 8011432:	bf00      	nop
 8011434:	bf00      	nop
 8011436:	e7fd      	b.n	8011434 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011438:	68bb      	ldr	r3, [r7, #8]
 801143a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801143e:	d30b      	bcc.n	8011458 <xEventGroupWaitBits+0x58>
	__asm volatile
 8011440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011444:	f383 8811 	msr	BASEPRI, r3
 8011448:	f3bf 8f6f 	isb	sy
 801144c:	f3bf 8f4f 	dsb	sy
 8011450:	61fb      	str	r3, [r7, #28]
}
 8011452:	bf00      	nop
 8011454:	bf00      	nop
 8011456:	e7fd      	b.n	8011454 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8011458:	68bb      	ldr	r3, [r7, #8]
 801145a:	2b00      	cmp	r3, #0
 801145c:	d10b      	bne.n	8011476 <xEventGroupWaitBits+0x76>
	__asm volatile
 801145e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011462:	f383 8811 	msr	BASEPRI, r3
 8011466:	f3bf 8f6f 	isb	sy
 801146a:	f3bf 8f4f 	dsb	sy
 801146e:	61bb      	str	r3, [r7, #24]
}
 8011470:	bf00      	nop
 8011472:	bf00      	nop
 8011474:	e7fd      	b.n	8011472 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011476:	f001 fe7b 	bl	8013170 <xTaskGetSchedulerState>
 801147a:	4603      	mov	r3, r0
 801147c:	2b00      	cmp	r3, #0
 801147e:	d102      	bne.n	8011486 <xEventGroupWaitBits+0x86>
 8011480:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011482:	2b00      	cmp	r3, #0
 8011484:	d101      	bne.n	801148a <xEventGroupWaitBits+0x8a>
 8011486:	2301      	movs	r3, #1
 8011488:	e000      	b.n	801148c <xEventGroupWaitBits+0x8c>
 801148a:	2300      	movs	r3, #0
 801148c:	2b00      	cmp	r3, #0
 801148e:	d10b      	bne.n	80114a8 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8011490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011494:	f383 8811 	msr	BASEPRI, r3
 8011498:	f3bf 8f6f 	isb	sy
 801149c:	f3bf 8f4f 	dsb	sy
 80114a0:	617b      	str	r3, [r7, #20]
}
 80114a2:	bf00      	nop
 80114a4:	bf00      	nop
 80114a6:	e7fd      	b.n	80114a4 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 80114a8:	f001 f9a8 	bl	80127fc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80114ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80114b2:	683a      	ldr	r2, [r7, #0]
 80114b4:	68b9      	ldr	r1, [r7, #8]
 80114b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80114b8:	f000 f90d 	bl	80116d6 <prvTestWaitCondition>
 80114bc:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80114be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d00e      	beq.n	80114e2 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80114c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80114c8:	2300      	movs	r3, #0
 80114ca:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d028      	beq.n	8011524 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80114d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114d4:	681a      	ldr	r2, [r3, #0]
 80114d6:	68bb      	ldr	r3, [r7, #8]
 80114d8:	43db      	mvns	r3, r3
 80114da:	401a      	ands	r2, r3
 80114dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114de:	601a      	str	r2, [r3, #0]
 80114e0:	e020      	b.n	8011524 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80114e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d104      	bne.n	80114f2 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80114e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80114ec:	2301      	movs	r3, #1
 80114ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80114f0:	e018      	b.n	8011524 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d003      	beq.n	8011500 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80114f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80114fe:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d003      	beq.n	801150e <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8011506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011508:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801150c:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 801150e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011510:	1d18      	adds	r0, r3, #4
 8011512:	68ba      	ldr	r2, [r7, #8]
 8011514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011516:	4313      	orrs	r3, r2
 8011518:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801151a:	4619      	mov	r1, r3
 801151c:	f001 fb94 	bl	8012c48 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8011520:	2300      	movs	r3, #0
 8011522:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8011524:	f001 f978 	bl	8012818 <xTaskResumeAll>
 8011528:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 801152a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801152c:	2b00      	cmp	r3, #0
 801152e:	d031      	beq.n	8011594 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8011530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011532:	2b00      	cmp	r3, #0
 8011534:	d107      	bne.n	8011546 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8011536:	4b1a      	ldr	r3, [pc, #104]	@ (80115a0 <xEventGroupWaitBits+0x1a0>)
 8011538:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801153c:	601a      	str	r2, [r3, #0]
 801153e:	f3bf 8f4f 	dsb	sy
 8011542:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8011546:	f001 fea1 	bl	801328c <uxTaskResetEventItemValue>
 801154a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 801154c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801154e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011552:	2b00      	cmp	r3, #0
 8011554:	d11a      	bne.n	801158c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8011556:	f002 fbaf 	bl	8013cb8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 801155a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8011560:	683a      	ldr	r2, [r7, #0]
 8011562:	68b9      	ldr	r1, [r7, #8]
 8011564:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011566:	f000 f8b6 	bl	80116d6 <prvTestWaitCondition>
 801156a:	4603      	mov	r3, r0
 801156c:	2b00      	cmp	r3, #0
 801156e:	d009      	beq.n	8011584 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d006      	beq.n	8011584 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011578:	681a      	ldr	r2, [r3, #0]
 801157a:	68bb      	ldr	r3, [r7, #8]
 801157c:	43db      	mvns	r3, r3
 801157e:	401a      	ands	r2, r3
 8011580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011582:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011584:	2301      	movs	r3, #1
 8011586:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8011588:	f002 fbc8 	bl	8013d1c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 801158c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801158e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011592:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011596:	4618      	mov	r0, r3
 8011598:	3740      	adds	r7, #64	@ 0x40
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
 801159e:	bf00      	nop
 80115a0:	e000ed04 	.word	0xe000ed04

080115a4 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80115a4:	b580      	push	{r7, lr}
 80115a6:	b08e      	sub	sp, #56	@ 0x38
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	6078      	str	r0, [r7, #4]
 80115ac:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80115ae:	2300      	movs	r3, #0
 80115b0:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80115b6:	2300      	movs	r3, #0
 80115b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d10b      	bne.n	80115d8 <xEventGroupSetBits+0x34>
	__asm volatile
 80115c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115c4:	f383 8811 	msr	BASEPRI, r3
 80115c8:	f3bf 8f6f 	isb	sy
 80115cc:	f3bf 8f4f 	dsb	sy
 80115d0:	613b      	str	r3, [r7, #16]
}
 80115d2:	bf00      	nop
 80115d4:	bf00      	nop
 80115d6:	e7fd      	b.n	80115d4 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80115de:	d30b      	bcc.n	80115f8 <xEventGroupSetBits+0x54>
	__asm volatile
 80115e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115e4:	f383 8811 	msr	BASEPRI, r3
 80115e8:	f3bf 8f6f 	isb	sy
 80115ec:	f3bf 8f4f 	dsb	sy
 80115f0:	60fb      	str	r3, [r7, #12]
}
 80115f2:	bf00      	nop
 80115f4:	bf00      	nop
 80115f6:	e7fd      	b.n	80115f4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80115f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115fa:	3304      	adds	r3, #4
 80115fc:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80115fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011600:	3308      	adds	r3, #8
 8011602:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011604:	f001 f8fa 	bl	80127fc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8011608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801160a:	68db      	ldr	r3, [r3, #12]
 801160c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 801160e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011610:	681a      	ldr	r2, [r3, #0]
 8011612:	683b      	ldr	r3, [r7, #0]
 8011614:	431a      	orrs	r2, r3
 8011616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011618:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 801161a:	e03c      	b.n	8011696 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 801161c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801161e:	685b      	ldr	r3, [r3, #4]
 8011620:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8011622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8011628:	2300      	movs	r3, #0
 801162a:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 801162c:	69bb      	ldr	r3, [r7, #24]
 801162e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8011632:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011634:	69bb      	ldr	r3, [r7, #24]
 8011636:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801163a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 801163c:	697b      	ldr	r3, [r7, #20]
 801163e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011642:	2b00      	cmp	r3, #0
 8011644:	d108      	bne.n	8011658 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8011646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011648:	681a      	ldr	r2, [r3, #0]
 801164a:	69bb      	ldr	r3, [r7, #24]
 801164c:	4013      	ands	r3, r2
 801164e:	2b00      	cmp	r3, #0
 8011650:	d00b      	beq.n	801166a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8011652:	2301      	movs	r3, #1
 8011654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011656:	e008      	b.n	801166a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8011658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801165a:	681a      	ldr	r2, [r3, #0]
 801165c:	69bb      	ldr	r3, [r7, #24]
 801165e:	4013      	ands	r3, r2
 8011660:	69ba      	ldr	r2, [r7, #24]
 8011662:	429a      	cmp	r2, r3
 8011664:	d101      	bne.n	801166a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8011666:	2301      	movs	r3, #1
 8011668:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 801166a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801166c:	2b00      	cmp	r3, #0
 801166e:	d010      	beq.n	8011692 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8011670:	697b      	ldr	r3, [r7, #20]
 8011672:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011676:	2b00      	cmp	r3, #0
 8011678:	d003      	beq.n	8011682 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 801167a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801167c:	69bb      	ldr	r3, [r7, #24]
 801167e:	4313      	orrs	r3, r2
 8011680:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801168a:	4619      	mov	r1, r3
 801168c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801168e:	f001 fba9 	bl	8012de4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011692:	69fb      	ldr	r3, [r7, #28]
 8011694:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8011696:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011698:	6a3b      	ldr	r3, [r7, #32]
 801169a:	429a      	cmp	r2, r3
 801169c:	d1be      	bne.n	801161c <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 801169e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116a0:	681a      	ldr	r2, [r3, #0]
 80116a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116a4:	43db      	mvns	r3, r3
 80116a6:	401a      	ands	r2, r3
 80116a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116aa:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80116ac:	f001 f8b4 	bl	8012818 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80116b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116b2:	681b      	ldr	r3, [r3, #0]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3738      	adds	r7, #56	@ 0x38
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}

080116bc <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b082      	sub	sp, #8
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	6078      	str	r0, [r7, #4]
 80116c4:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80116c6:	6839      	ldr	r1, [r7, #0]
 80116c8:	6878      	ldr	r0, [r7, #4]
 80116ca:	f7ff ff6b 	bl	80115a4 <xEventGroupSetBits>
}
 80116ce:	bf00      	nop
 80116d0:	3708      	adds	r7, #8
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}

080116d6 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80116d6:	b480      	push	{r7}
 80116d8:	b087      	sub	sp, #28
 80116da:	af00      	add	r7, sp, #0
 80116dc:	60f8      	str	r0, [r7, #12]
 80116de:	60b9      	str	r1, [r7, #8]
 80116e0:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80116e2:	2300      	movs	r3, #0
 80116e4:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d107      	bne.n	80116fc <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80116ec:	68fa      	ldr	r2, [r7, #12]
 80116ee:	68bb      	ldr	r3, [r7, #8]
 80116f0:	4013      	ands	r3, r2
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d00a      	beq.n	801170c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80116f6:	2301      	movs	r3, #1
 80116f8:	617b      	str	r3, [r7, #20]
 80116fa:	e007      	b.n	801170c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80116fc:	68fa      	ldr	r2, [r7, #12]
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	4013      	ands	r3, r2
 8011702:	68ba      	ldr	r2, [r7, #8]
 8011704:	429a      	cmp	r2, r3
 8011706:	d101      	bne.n	801170c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011708:	2301      	movs	r3, #1
 801170a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 801170c:	697b      	ldr	r3, [r7, #20]
}
 801170e:	4618      	mov	r0, r3
 8011710:	371c      	adds	r7, #28
 8011712:	46bd      	mov	sp, r7
 8011714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011718:	4770      	bx	lr
	...

0801171c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801171c:	b580      	push	{r7, lr}
 801171e:	b086      	sub	sp, #24
 8011720:	af00      	add	r7, sp, #0
 8011722:	60f8      	str	r0, [r7, #12]
 8011724:	60b9      	str	r1, [r7, #8]
 8011726:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	68ba      	ldr	r2, [r7, #8]
 801172c:	68f9      	ldr	r1, [r7, #12]
 801172e:	4804      	ldr	r0, [pc, #16]	@ (8011740 <xEventGroupSetBitsFromISR+0x24>)
 8011730:	f002 f972 	bl	8013a18 <xTimerPendFunctionCallFromISR>
 8011734:	6178      	str	r0, [r7, #20]

		return xReturn;
 8011736:	697b      	ldr	r3, [r7, #20]
	}
 8011738:	4618      	mov	r0, r3
 801173a:	3718      	adds	r7, #24
 801173c:	46bd      	mov	sp, r7
 801173e:	bd80      	pop	{r7, pc}
 8011740:	080116bd 	.word	0x080116bd

08011744 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011744:	b480      	push	{r7}
 8011746:	b083      	sub	sp, #12
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	f103 0208 	add.w	r2, r3, #8
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	f04f 32ff 	mov.w	r2, #4294967295
 801175c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	f103 0208 	add.w	r2, r3, #8
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	f103 0208 	add.w	r2, r3, #8
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	2200      	movs	r2, #0
 8011776:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011778:	bf00      	nop
 801177a:	370c      	adds	r7, #12
 801177c:	46bd      	mov	sp, r7
 801177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011782:	4770      	bx	lr

08011784 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011784:	b480      	push	{r7}
 8011786:	b083      	sub	sp, #12
 8011788:	af00      	add	r7, sp, #0
 801178a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	2200      	movs	r2, #0
 8011790:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011792:	bf00      	nop
 8011794:	370c      	adds	r7, #12
 8011796:	46bd      	mov	sp, r7
 8011798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801179c:	4770      	bx	lr

0801179e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801179e:	b480      	push	{r7}
 80117a0:	b085      	sub	sp, #20
 80117a2:	af00      	add	r7, sp, #0
 80117a4:	6078      	str	r0, [r7, #4]
 80117a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	685b      	ldr	r3, [r3, #4]
 80117ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	68fa      	ldr	r2, [r7, #12]
 80117b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	689a      	ldr	r2, [r3, #8]
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	689b      	ldr	r3, [r3, #8]
 80117c0:	683a      	ldr	r2, [r7, #0]
 80117c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	683a      	ldr	r2, [r7, #0]
 80117c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80117ca:	683b      	ldr	r3, [r7, #0]
 80117cc:	687a      	ldr	r2, [r7, #4]
 80117ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	1c5a      	adds	r2, r3, #1
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	601a      	str	r2, [r3, #0]
}
 80117da:	bf00      	nop
 80117dc:	3714      	adds	r7, #20
 80117de:	46bd      	mov	sp, r7
 80117e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e4:	4770      	bx	lr

080117e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80117e6:	b480      	push	{r7}
 80117e8:	b085      	sub	sp, #20
 80117ea:	af00      	add	r7, sp, #0
 80117ec:	6078      	str	r0, [r7, #4]
 80117ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80117f0:	683b      	ldr	r3, [r7, #0]
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80117f6:	68bb      	ldr	r3, [r7, #8]
 80117f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117fc:	d103      	bne.n	8011806 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	691b      	ldr	r3, [r3, #16]
 8011802:	60fb      	str	r3, [r7, #12]
 8011804:	e00c      	b.n	8011820 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	3308      	adds	r3, #8
 801180a:	60fb      	str	r3, [r7, #12]
 801180c:	e002      	b.n	8011814 <vListInsert+0x2e>
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	685b      	ldr	r3, [r3, #4]
 8011812:	60fb      	str	r3, [r7, #12]
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	685b      	ldr	r3, [r3, #4]
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	68ba      	ldr	r2, [r7, #8]
 801181c:	429a      	cmp	r2, r3
 801181e:	d2f6      	bcs.n	801180e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	685a      	ldr	r2, [r3, #4]
 8011824:	683b      	ldr	r3, [r7, #0]
 8011826:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	685b      	ldr	r3, [r3, #4]
 801182c:	683a      	ldr	r2, [r7, #0]
 801182e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011830:	683b      	ldr	r3, [r7, #0]
 8011832:	68fa      	ldr	r2, [r7, #12]
 8011834:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	683a      	ldr	r2, [r7, #0]
 801183a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	687a      	ldr	r2, [r7, #4]
 8011840:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	1c5a      	adds	r2, r3, #1
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	601a      	str	r2, [r3, #0]
}
 801184c:	bf00      	nop
 801184e:	3714      	adds	r7, #20
 8011850:	46bd      	mov	sp, r7
 8011852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011856:	4770      	bx	lr

08011858 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011858:	b480      	push	{r7}
 801185a:	b085      	sub	sp, #20
 801185c:	af00      	add	r7, sp, #0
 801185e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	691b      	ldr	r3, [r3, #16]
 8011864:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	685b      	ldr	r3, [r3, #4]
 801186a:	687a      	ldr	r2, [r7, #4]
 801186c:	6892      	ldr	r2, [r2, #8]
 801186e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	689b      	ldr	r3, [r3, #8]
 8011874:	687a      	ldr	r2, [r7, #4]
 8011876:	6852      	ldr	r2, [r2, #4]
 8011878:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	685b      	ldr	r3, [r3, #4]
 801187e:	687a      	ldr	r2, [r7, #4]
 8011880:	429a      	cmp	r2, r3
 8011882:	d103      	bne.n	801188c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	689a      	ldr	r2, [r3, #8]
 8011888:	68fb      	ldr	r3, [r7, #12]
 801188a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	2200      	movs	r2, #0
 8011890:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	1e5a      	subs	r2, r3, #1
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	681b      	ldr	r3, [r3, #0]
}
 80118a0:	4618      	mov	r0, r3
 80118a2:	3714      	adds	r7, #20
 80118a4:	46bd      	mov	sp, r7
 80118a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118aa:	4770      	bx	lr

080118ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80118ac:	b580      	push	{r7, lr}
 80118ae:	b084      	sub	sp, #16
 80118b0:	af00      	add	r7, sp, #0
 80118b2:	6078      	str	r0, [r7, #4]
 80118b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d10b      	bne.n	80118d8 <xQueueGenericReset+0x2c>
	__asm volatile
 80118c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118c4:	f383 8811 	msr	BASEPRI, r3
 80118c8:	f3bf 8f6f 	isb	sy
 80118cc:	f3bf 8f4f 	dsb	sy
 80118d0:	60bb      	str	r3, [r7, #8]
}
 80118d2:	bf00      	nop
 80118d4:	bf00      	nop
 80118d6:	e7fd      	b.n	80118d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80118d8:	f002 f9ee 	bl	8013cb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	681a      	ldr	r2, [r3, #0]
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80118e4:	68f9      	ldr	r1, [r7, #12]
 80118e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80118e8:	fb01 f303 	mul.w	r3, r1, r3
 80118ec:	441a      	add	r2, r3
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	2200      	movs	r2, #0
 80118f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	681a      	ldr	r2, [r3, #0]
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	681a      	ldr	r2, [r3, #0]
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011908:	3b01      	subs	r3, #1
 801190a:	68f9      	ldr	r1, [r7, #12]
 801190c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801190e:	fb01 f303 	mul.w	r3, r1, r3
 8011912:	441a      	add	r2, r3
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	22ff      	movs	r2, #255	@ 0xff
 801191c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	22ff      	movs	r2, #255	@ 0xff
 8011924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011928:	683b      	ldr	r3, [r7, #0]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d114      	bne.n	8011958 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	691b      	ldr	r3, [r3, #16]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d01a      	beq.n	801196c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	3310      	adds	r3, #16
 801193a:	4618      	mov	r0, r3
 801193c:	f001 f9ee 	bl	8012d1c <xTaskRemoveFromEventList>
 8011940:	4603      	mov	r3, r0
 8011942:	2b00      	cmp	r3, #0
 8011944:	d012      	beq.n	801196c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011946:	4b0d      	ldr	r3, [pc, #52]	@ (801197c <xQueueGenericReset+0xd0>)
 8011948:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801194c:	601a      	str	r2, [r3, #0]
 801194e:	f3bf 8f4f 	dsb	sy
 8011952:	f3bf 8f6f 	isb	sy
 8011956:	e009      	b.n	801196c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	3310      	adds	r3, #16
 801195c:	4618      	mov	r0, r3
 801195e:	f7ff fef1 	bl	8011744 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011962:	68fb      	ldr	r3, [r7, #12]
 8011964:	3324      	adds	r3, #36	@ 0x24
 8011966:	4618      	mov	r0, r3
 8011968:	f7ff feec 	bl	8011744 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801196c:	f002 f9d6 	bl	8013d1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011970:	2301      	movs	r3, #1
}
 8011972:	4618      	mov	r0, r3
 8011974:	3710      	adds	r7, #16
 8011976:	46bd      	mov	sp, r7
 8011978:	bd80      	pop	{r7, pc}
 801197a:	bf00      	nop
 801197c:	e000ed04 	.word	0xe000ed04

08011980 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011980:	b580      	push	{r7, lr}
 8011982:	b08e      	sub	sp, #56	@ 0x38
 8011984:	af02      	add	r7, sp, #8
 8011986:	60f8      	str	r0, [r7, #12]
 8011988:	60b9      	str	r1, [r7, #8]
 801198a:	607a      	str	r2, [r7, #4]
 801198c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d10b      	bne.n	80119ac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8011994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011998:	f383 8811 	msr	BASEPRI, r3
 801199c:	f3bf 8f6f 	isb	sy
 80119a0:	f3bf 8f4f 	dsb	sy
 80119a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80119a6:	bf00      	nop
 80119a8:	bf00      	nop
 80119aa:	e7fd      	b.n	80119a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80119ac:	683b      	ldr	r3, [r7, #0]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d10b      	bne.n	80119ca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80119b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119b6:	f383 8811 	msr	BASEPRI, r3
 80119ba:	f3bf 8f6f 	isb	sy
 80119be:	f3bf 8f4f 	dsb	sy
 80119c2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80119c4:	bf00      	nop
 80119c6:	bf00      	nop
 80119c8:	e7fd      	b.n	80119c6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d002      	beq.n	80119d6 <xQueueGenericCreateStatic+0x56>
 80119d0:	68bb      	ldr	r3, [r7, #8]
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d001      	beq.n	80119da <xQueueGenericCreateStatic+0x5a>
 80119d6:	2301      	movs	r3, #1
 80119d8:	e000      	b.n	80119dc <xQueueGenericCreateStatic+0x5c>
 80119da:	2300      	movs	r3, #0
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d10b      	bne.n	80119f8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80119e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119e4:	f383 8811 	msr	BASEPRI, r3
 80119e8:	f3bf 8f6f 	isb	sy
 80119ec:	f3bf 8f4f 	dsb	sy
 80119f0:	623b      	str	r3, [r7, #32]
}
 80119f2:	bf00      	nop
 80119f4:	bf00      	nop
 80119f6:	e7fd      	b.n	80119f4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d102      	bne.n	8011a04 <xQueueGenericCreateStatic+0x84>
 80119fe:	68bb      	ldr	r3, [r7, #8]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d101      	bne.n	8011a08 <xQueueGenericCreateStatic+0x88>
 8011a04:	2301      	movs	r3, #1
 8011a06:	e000      	b.n	8011a0a <xQueueGenericCreateStatic+0x8a>
 8011a08:	2300      	movs	r3, #0
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d10b      	bne.n	8011a26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8011a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a12:	f383 8811 	msr	BASEPRI, r3
 8011a16:	f3bf 8f6f 	isb	sy
 8011a1a:	f3bf 8f4f 	dsb	sy
 8011a1e:	61fb      	str	r3, [r7, #28]
}
 8011a20:	bf00      	nop
 8011a22:	bf00      	nop
 8011a24:	e7fd      	b.n	8011a22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011a26:	2350      	movs	r3, #80	@ 0x50
 8011a28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011a2a:	697b      	ldr	r3, [r7, #20]
 8011a2c:	2b50      	cmp	r3, #80	@ 0x50
 8011a2e:	d00b      	beq.n	8011a48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8011a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a34:	f383 8811 	msr	BASEPRI, r3
 8011a38:	f3bf 8f6f 	isb	sy
 8011a3c:	f3bf 8f4f 	dsb	sy
 8011a40:	61bb      	str	r3, [r7, #24]
}
 8011a42:	bf00      	nop
 8011a44:	bf00      	nop
 8011a46:	e7fd      	b.n	8011a44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011a48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011a4a:	683b      	ldr	r3, [r7, #0]
 8011a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d00d      	beq.n	8011a70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a56:	2201      	movs	r2, #1
 8011a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011a5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a62:	9300      	str	r3, [sp, #0]
 8011a64:	4613      	mov	r3, r2
 8011a66:	687a      	ldr	r2, [r7, #4]
 8011a68:	68b9      	ldr	r1, [r7, #8]
 8011a6a:	68f8      	ldr	r0, [r7, #12]
 8011a6c:	f000 f805 	bl	8011a7a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011a72:	4618      	mov	r0, r3
 8011a74:	3730      	adds	r7, #48	@ 0x30
 8011a76:	46bd      	mov	sp, r7
 8011a78:	bd80      	pop	{r7, pc}

08011a7a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011a7a:	b580      	push	{r7, lr}
 8011a7c:	b084      	sub	sp, #16
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	60f8      	str	r0, [r7, #12]
 8011a82:	60b9      	str	r1, [r7, #8]
 8011a84:	607a      	str	r2, [r7, #4]
 8011a86:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011a88:	68bb      	ldr	r3, [r7, #8]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d103      	bne.n	8011a96 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011a8e:	69bb      	ldr	r3, [r7, #24]
 8011a90:	69ba      	ldr	r2, [r7, #24]
 8011a92:	601a      	str	r2, [r3, #0]
 8011a94:	e002      	b.n	8011a9c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011a96:	69bb      	ldr	r3, [r7, #24]
 8011a98:	687a      	ldr	r2, [r7, #4]
 8011a9a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011a9c:	69bb      	ldr	r3, [r7, #24]
 8011a9e:	68fa      	ldr	r2, [r7, #12]
 8011aa0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011aa2:	69bb      	ldr	r3, [r7, #24]
 8011aa4:	68ba      	ldr	r2, [r7, #8]
 8011aa6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011aa8:	2101      	movs	r1, #1
 8011aaa:	69b8      	ldr	r0, [r7, #24]
 8011aac:	f7ff fefe 	bl	80118ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011ab0:	69bb      	ldr	r3, [r7, #24]
 8011ab2:	78fa      	ldrb	r2, [r7, #3]
 8011ab4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011ab8:	bf00      	nop
 8011aba:	3710      	adds	r7, #16
 8011abc:	46bd      	mov	sp, r7
 8011abe:	bd80      	pop	{r7, pc}

08011ac0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b08e      	sub	sp, #56	@ 0x38
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	60f8      	str	r0, [r7, #12]
 8011ac8:	60b9      	str	r1, [r7, #8]
 8011aca:	607a      	str	r2, [r7, #4]
 8011acc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011ace:	2300      	movs	r3, #0
 8011ad0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d10b      	bne.n	8011af4 <xQueueGenericSend+0x34>
	__asm volatile
 8011adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ae0:	f383 8811 	msr	BASEPRI, r3
 8011ae4:	f3bf 8f6f 	isb	sy
 8011ae8:	f3bf 8f4f 	dsb	sy
 8011aec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011aee:	bf00      	nop
 8011af0:	bf00      	nop
 8011af2:	e7fd      	b.n	8011af0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d103      	bne.n	8011b02 <xQueueGenericSend+0x42>
 8011afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d101      	bne.n	8011b06 <xQueueGenericSend+0x46>
 8011b02:	2301      	movs	r3, #1
 8011b04:	e000      	b.n	8011b08 <xQueueGenericSend+0x48>
 8011b06:	2300      	movs	r3, #0
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d10b      	bne.n	8011b24 <xQueueGenericSend+0x64>
	__asm volatile
 8011b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b10:	f383 8811 	msr	BASEPRI, r3
 8011b14:	f3bf 8f6f 	isb	sy
 8011b18:	f3bf 8f4f 	dsb	sy
 8011b1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011b1e:	bf00      	nop
 8011b20:	bf00      	nop
 8011b22:	e7fd      	b.n	8011b20 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011b24:	683b      	ldr	r3, [r7, #0]
 8011b26:	2b02      	cmp	r3, #2
 8011b28:	d103      	bne.n	8011b32 <xQueueGenericSend+0x72>
 8011b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b2e:	2b01      	cmp	r3, #1
 8011b30:	d101      	bne.n	8011b36 <xQueueGenericSend+0x76>
 8011b32:	2301      	movs	r3, #1
 8011b34:	e000      	b.n	8011b38 <xQueueGenericSend+0x78>
 8011b36:	2300      	movs	r3, #0
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d10b      	bne.n	8011b54 <xQueueGenericSend+0x94>
	__asm volatile
 8011b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b40:	f383 8811 	msr	BASEPRI, r3
 8011b44:	f3bf 8f6f 	isb	sy
 8011b48:	f3bf 8f4f 	dsb	sy
 8011b4c:	623b      	str	r3, [r7, #32]
}
 8011b4e:	bf00      	nop
 8011b50:	bf00      	nop
 8011b52:	e7fd      	b.n	8011b50 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b54:	f001 fb0c 	bl	8013170 <xTaskGetSchedulerState>
 8011b58:	4603      	mov	r3, r0
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d102      	bne.n	8011b64 <xQueueGenericSend+0xa4>
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d101      	bne.n	8011b68 <xQueueGenericSend+0xa8>
 8011b64:	2301      	movs	r3, #1
 8011b66:	e000      	b.n	8011b6a <xQueueGenericSend+0xaa>
 8011b68:	2300      	movs	r3, #0
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d10b      	bne.n	8011b86 <xQueueGenericSend+0xc6>
	__asm volatile
 8011b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b72:	f383 8811 	msr	BASEPRI, r3
 8011b76:	f3bf 8f6f 	isb	sy
 8011b7a:	f3bf 8f4f 	dsb	sy
 8011b7e:	61fb      	str	r3, [r7, #28]
}
 8011b80:	bf00      	nop
 8011b82:	bf00      	nop
 8011b84:	e7fd      	b.n	8011b82 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011b86:	f002 f897 	bl	8013cb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b92:	429a      	cmp	r2, r3
 8011b94:	d302      	bcc.n	8011b9c <xQueueGenericSend+0xdc>
 8011b96:	683b      	ldr	r3, [r7, #0]
 8011b98:	2b02      	cmp	r3, #2
 8011b9a:	d129      	bne.n	8011bf0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011b9c:	683a      	ldr	r2, [r7, #0]
 8011b9e:	68b9      	ldr	r1, [r7, #8]
 8011ba0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ba2:	f000 fa0f 	bl	8011fc4 <prvCopyDataToQueue>
 8011ba6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d010      	beq.n	8011bd2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb2:	3324      	adds	r3, #36	@ 0x24
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	f001 f8b1 	bl	8012d1c <xTaskRemoveFromEventList>
 8011bba:	4603      	mov	r3, r0
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d013      	beq.n	8011be8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011bc0:	4b3f      	ldr	r3, [pc, #252]	@ (8011cc0 <xQueueGenericSend+0x200>)
 8011bc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011bc6:	601a      	str	r2, [r3, #0]
 8011bc8:	f3bf 8f4f 	dsb	sy
 8011bcc:	f3bf 8f6f 	isb	sy
 8011bd0:	e00a      	b.n	8011be8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d007      	beq.n	8011be8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011bd8:	4b39      	ldr	r3, [pc, #228]	@ (8011cc0 <xQueueGenericSend+0x200>)
 8011bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011bde:	601a      	str	r2, [r3, #0]
 8011be0:	f3bf 8f4f 	dsb	sy
 8011be4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011be8:	f002 f898 	bl	8013d1c <vPortExitCritical>
				return pdPASS;
 8011bec:	2301      	movs	r3, #1
 8011bee:	e063      	b.n	8011cb8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d103      	bne.n	8011bfe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011bf6:	f002 f891 	bl	8013d1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	e05c      	b.n	8011cb8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	d106      	bne.n	8011c12 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011c04:	f107 0314 	add.w	r3, r7, #20
 8011c08:	4618      	mov	r0, r3
 8011c0a:	f001 f94f 	bl	8012eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011c0e:	2301      	movs	r3, #1
 8011c10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011c12:	f002 f883 	bl	8013d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011c16:	f000 fdf1 	bl	80127fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011c1a:	f002 f84d 	bl	8013cb8 <vPortEnterCritical>
 8011c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011c24:	b25b      	sxtb	r3, r3
 8011c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c2a:	d103      	bne.n	8011c34 <xQueueGenericSend+0x174>
 8011c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c2e:	2200      	movs	r2, #0
 8011c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011c3a:	b25b      	sxtb	r3, r3
 8011c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c40:	d103      	bne.n	8011c4a <xQueueGenericSend+0x18a>
 8011c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c44:	2200      	movs	r2, #0
 8011c46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011c4a:	f002 f867 	bl	8013d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011c4e:	1d3a      	adds	r2, r7, #4
 8011c50:	f107 0314 	add.w	r3, r7, #20
 8011c54:	4611      	mov	r1, r2
 8011c56:	4618      	mov	r0, r3
 8011c58:	f001 f93e 	bl	8012ed8 <xTaskCheckForTimeOut>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d124      	bne.n	8011cac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011c62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011c64:	f000 faa6 	bl	80121b4 <prvIsQueueFull>
 8011c68:	4603      	mov	r3, r0
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d018      	beq.n	8011ca0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c70:	3310      	adds	r3, #16
 8011c72:	687a      	ldr	r2, [r7, #4]
 8011c74:	4611      	mov	r1, r2
 8011c76:	4618      	mov	r0, r3
 8011c78:	f000 ffc0 	bl	8012bfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011c7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011c7e:	f000 fa31 	bl	80120e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011c82:	f000 fdc9 	bl	8012818 <xTaskResumeAll>
 8011c86:	4603      	mov	r3, r0
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	f47f af7c 	bne.w	8011b86 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8011cc0 <xQueueGenericSend+0x200>)
 8011c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c94:	601a      	str	r2, [r3, #0]
 8011c96:	f3bf 8f4f 	dsb	sy
 8011c9a:	f3bf 8f6f 	isb	sy
 8011c9e:	e772      	b.n	8011b86 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011ca0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011ca2:	f000 fa1f 	bl	80120e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011ca6:	f000 fdb7 	bl	8012818 <xTaskResumeAll>
 8011caa:	e76c      	b.n	8011b86 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011cac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011cae:	f000 fa19 	bl	80120e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011cb2:	f000 fdb1 	bl	8012818 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011cb6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011cb8:	4618      	mov	r0, r3
 8011cba:	3738      	adds	r7, #56	@ 0x38
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bd80      	pop	{r7, pc}
 8011cc0:	e000ed04 	.word	0xe000ed04

08011cc4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	b090      	sub	sp, #64	@ 0x40
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	60f8      	str	r0, [r7, #12]
 8011ccc:	60b9      	str	r1, [r7, #8]
 8011cce:	607a      	str	r2, [r7, #4]
 8011cd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d10b      	bne.n	8011cf4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ce0:	f383 8811 	msr	BASEPRI, r3
 8011ce4:	f3bf 8f6f 	isb	sy
 8011ce8:	f3bf 8f4f 	dsb	sy
 8011cec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011cee:	bf00      	nop
 8011cf0:	bf00      	nop
 8011cf2:	e7fd      	b.n	8011cf0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011cf4:	68bb      	ldr	r3, [r7, #8]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d103      	bne.n	8011d02 <xQueueGenericSendFromISR+0x3e>
 8011cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d101      	bne.n	8011d06 <xQueueGenericSendFromISR+0x42>
 8011d02:	2301      	movs	r3, #1
 8011d04:	e000      	b.n	8011d08 <xQueueGenericSendFromISR+0x44>
 8011d06:	2300      	movs	r3, #0
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d10b      	bne.n	8011d24 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d10:	f383 8811 	msr	BASEPRI, r3
 8011d14:	f3bf 8f6f 	isb	sy
 8011d18:	f3bf 8f4f 	dsb	sy
 8011d1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011d1e:	bf00      	nop
 8011d20:	bf00      	nop
 8011d22:	e7fd      	b.n	8011d20 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	2b02      	cmp	r3, #2
 8011d28:	d103      	bne.n	8011d32 <xQueueGenericSendFromISR+0x6e>
 8011d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d2e:	2b01      	cmp	r3, #1
 8011d30:	d101      	bne.n	8011d36 <xQueueGenericSendFromISR+0x72>
 8011d32:	2301      	movs	r3, #1
 8011d34:	e000      	b.n	8011d38 <xQueueGenericSendFromISR+0x74>
 8011d36:	2300      	movs	r3, #0
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d10b      	bne.n	8011d54 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d40:	f383 8811 	msr	BASEPRI, r3
 8011d44:	f3bf 8f6f 	isb	sy
 8011d48:	f3bf 8f4f 	dsb	sy
 8011d4c:	623b      	str	r3, [r7, #32]
}
 8011d4e:	bf00      	nop
 8011d50:	bf00      	nop
 8011d52:	e7fd      	b.n	8011d50 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011d54:	f002 f890 	bl	8013e78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011d58:	f3ef 8211 	mrs	r2, BASEPRI
 8011d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d60:	f383 8811 	msr	BASEPRI, r3
 8011d64:	f3bf 8f6f 	isb	sy
 8011d68:	f3bf 8f4f 	dsb	sy
 8011d6c:	61fa      	str	r2, [r7, #28]
 8011d6e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011d70:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011d72:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d7c:	429a      	cmp	r2, r3
 8011d7e:	d302      	bcc.n	8011d86 <xQueueGenericSendFromISR+0xc2>
 8011d80:	683b      	ldr	r3, [r7, #0]
 8011d82:	2b02      	cmp	r3, #2
 8011d84:	d12f      	bne.n	8011de6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011d8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011d96:	683a      	ldr	r2, [r7, #0]
 8011d98:	68b9      	ldr	r1, [r7, #8]
 8011d9a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011d9c:	f000 f912 	bl	8011fc4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011da0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011da8:	d112      	bne.n	8011dd0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d016      	beq.n	8011de0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011db4:	3324      	adds	r3, #36	@ 0x24
 8011db6:	4618      	mov	r0, r3
 8011db8:	f000 ffb0 	bl	8012d1c <xTaskRemoveFromEventList>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d00e      	beq.n	8011de0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d00b      	beq.n	8011de0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	2201      	movs	r2, #1
 8011dcc:	601a      	str	r2, [r3, #0]
 8011dce:	e007      	b.n	8011de0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011dd0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011dd4:	3301      	adds	r3, #1
 8011dd6:	b2db      	uxtb	r3, r3
 8011dd8:	b25a      	sxtb	r2, r3
 8011dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011de0:	2301      	movs	r3, #1
 8011de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011de4:	e001      	b.n	8011dea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011de6:	2300      	movs	r3, #0
 8011de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011dec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011dee:	697b      	ldr	r3, [r7, #20]
 8011df0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011df4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011df8:	4618      	mov	r0, r3
 8011dfa:	3740      	adds	r7, #64	@ 0x40
 8011dfc:	46bd      	mov	sp, r7
 8011dfe:	bd80      	pop	{r7, pc}

08011e00 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011e00:	b580      	push	{r7, lr}
 8011e02:	b08c      	sub	sp, #48	@ 0x30
 8011e04:	af00      	add	r7, sp, #0
 8011e06:	60f8      	str	r0, [r7, #12]
 8011e08:	60b9      	str	r1, [r7, #8]
 8011e0a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d10b      	bne.n	8011e32 <xQueueReceive+0x32>
	__asm volatile
 8011e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e1e:	f383 8811 	msr	BASEPRI, r3
 8011e22:	f3bf 8f6f 	isb	sy
 8011e26:	f3bf 8f4f 	dsb	sy
 8011e2a:	623b      	str	r3, [r7, #32]
}
 8011e2c:	bf00      	nop
 8011e2e:	bf00      	nop
 8011e30:	e7fd      	b.n	8011e2e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e32:	68bb      	ldr	r3, [r7, #8]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d103      	bne.n	8011e40 <xQueueReceive+0x40>
 8011e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d101      	bne.n	8011e44 <xQueueReceive+0x44>
 8011e40:	2301      	movs	r3, #1
 8011e42:	e000      	b.n	8011e46 <xQueueReceive+0x46>
 8011e44:	2300      	movs	r3, #0
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d10b      	bne.n	8011e62 <xQueueReceive+0x62>
	__asm volatile
 8011e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e4e:	f383 8811 	msr	BASEPRI, r3
 8011e52:	f3bf 8f6f 	isb	sy
 8011e56:	f3bf 8f4f 	dsb	sy
 8011e5a:	61fb      	str	r3, [r7, #28]
}
 8011e5c:	bf00      	nop
 8011e5e:	bf00      	nop
 8011e60:	e7fd      	b.n	8011e5e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011e62:	f001 f985 	bl	8013170 <xTaskGetSchedulerState>
 8011e66:	4603      	mov	r3, r0
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d102      	bne.n	8011e72 <xQueueReceive+0x72>
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d101      	bne.n	8011e76 <xQueueReceive+0x76>
 8011e72:	2301      	movs	r3, #1
 8011e74:	e000      	b.n	8011e78 <xQueueReceive+0x78>
 8011e76:	2300      	movs	r3, #0
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d10b      	bne.n	8011e94 <xQueueReceive+0x94>
	__asm volatile
 8011e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e80:	f383 8811 	msr	BASEPRI, r3
 8011e84:	f3bf 8f6f 	isb	sy
 8011e88:	f3bf 8f4f 	dsb	sy
 8011e8c:	61bb      	str	r3, [r7, #24]
}
 8011e8e:	bf00      	nop
 8011e90:	bf00      	nop
 8011e92:	e7fd      	b.n	8011e90 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011e94:	f001 ff10 	bl	8013cb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e9c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d01f      	beq.n	8011ee4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011ea4:	68b9      	ldr	r1, [r7, #8]
 8011ea6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011ea8:	f000 f8f6 	bl	8012098 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eae:	1e5a      	subs	r2, r3, #1
 8011eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eb2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eb6:	691b      	ldr	r3, [r3, #16]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d00f      	beq.n	8011edc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ebe:	3310      	adds	r3, #16
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	f000 ff2b 	bl	8012d1c <xTaskRemoveFromEventList>
 8011ec6:	4603      	mov	r3, r0
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d007      	beq.n	8011edc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011ecc:	4b3c      	ldr	r3, [pc, #240]	@ (8011fc0 <xQueueReceive+0x1c0>)
 8011ece:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ed2:	601a      	str	r2, [r3, #0]
 8011ed4:	f3bf 8f4f 	dsb	sy
 8011ed8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011edc:	f001 ff1e 	bl	8013d1c <vPortExitCritical>
				return pdPASS;
 8011ee0:	2301      	movs	r3, #1
 8011ee2:	e069      	b.n	8011fb8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d103      	bne.n	8011ef2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011eea:	f001 ff17 	bl	8013d1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011eee:	2300      	movs	r3, #0
 8011ef0:	e062      	b.n	8011fb8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d106      	bne.n	8011f06 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011ef8:	f107 0310 	add.w	r3, r7, #16
 8011efc:	4618      	mov	r0, r3
 8011efe:	f000 ffd5 	bl	8012eac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011f02:	2301      	movs	r3, #1
 8011f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011f06:	f001 ff09 	bl	8013d1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011f0a:	f000 fc77 	bl	80127fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011f0e:	f001 fed3 	bl	8013cb8 <vPortEnterCritical>
 8011f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f18:	b25b      	sxtb	r3, r3
 8011f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f1e:	d103      	bne.n	8011f28 <xQueueReceive+0x128>
 8011f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f22:	2200      	movs	r2, #0
 8011f24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f2e:	b25b      	sxtb	r3, r3
 8011f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f34:	d103      	bne.n	8011f3e <xQueueReceive+0x13e>
 8011f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f38:	2200      	movs	r2, #0
 8011f3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f3e:	f001 feed 	bl	8013d1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011f42:	1d3a      	adds	r2, r7, #4
 8011f44:	f107 0310 	add.w	r3, r7, #16
 8011f48:	4611      	mov	r1, r2
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	f000 ffc4 	bl	8012ed8 <xTaskCheckForTimeOut>
 8011f50:	4603      	mov	r3, r0
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d123      	bne.n	8011f9e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011f56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011f58:	f000 f916 	bl	8012188 <prvIsQueueEmpty>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d017      	beq.n	8011f92 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f64:	3324      	adds	r3, #36	@ 0x24
 8011f66:	687a      	ldr	r2, [r7, #4]
 8011f68:	4611      	mov	r1, r2
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f000 fe46 	bl	8012bfc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011f70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011f72:	f000 f8b7 	bl	80120e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011f76:	f000 fc4f 	bl	8012818 <xTaskResumeAll>
 8011f7a:	4603      	mov	r3, r0
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d189      	bne.n	8011e94 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011f80:	4b0f      	ldr	r3, [pc, #60]	@ (8011fc0 <xQueueReceive+0x1c0>)
 8011f82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f86:	601a      	str	r2, [r3, #0]
 8011f88:	f3bf 8f4f 	dsb	sy
 8011f8c:	f3bf 8f6f 	isb	sy
 8011f90:	e780      	b.n	8011e94 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011f92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011f94:	f000 f8a6 	bl	80120e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011f98:	f000 fc3e 	bl	8012818 <xTaskResumeAll>
 8011f9c:	e77a      	b.n	8011e94 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011f9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011fa0:	f000 f8a0 	bl	80120e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011fa4:	f000 fc38 	bl	8012818 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011fa8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011faa:	f000 f8ed 	bl	8012188 <prvIsQueueEmpty>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	f43f af6f 	beq.w	8011e94 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011fb6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3730      	adds	r7, #48	@ 0x30
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}
 8011fc0:	e000ed04 	.word	0xe000ed04

08011fc4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b086      	sub	sp, #24
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	60f8      	str	r0, [r7, #12]
 8011fcc:	60b9      	str	r1, [r7, #8]
 8011fce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011fd8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d10d      	bne.n	8011ffe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d14d      	bne.n	8012086 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	689b      	ldr	r3, [r3, #8]
 8011fee:	4618      	mov	r0, r3
 8011ff0:	f001 f8dc 	bl	80131ac <xTaskPriorityDisinherit>
 8011ff4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	609a      	str	r2, [r3, #8]
 8011ffc:	e043      	b.n	8012086 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	2b00      	cmp	r3, #0
 8012002:	d119      	bne.n	8012038 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	6858      	ldr	r0, [r3, #4]
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801200c:	461a      	mov	r2, r3
 801200e:	68b9      	ldr	r1, [r7, #8]
 8012010:	f002 ff9b 	bl	8014f4a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	685a      	ldr	r2, [r3, #4]
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801201c:	441a      	add	r2, r3
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	685a      	ldr	r2, [r3, #4]
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	689b      	ldr	r3, [r3, #8]
 801202a:	429a      	cmp	r2, r3
 801202c:	d32b      	bcc.n	8012086 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	681a      	ldr	r2, [r3, #0]
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	605a      	str	r2, [r3, #4]
 8012036:	e026      	b.n	8012086 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	68d8      	ldr	r0, [r3, #12]
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012040:	461a      	mov	r2, r3
 8012042:	68b9      	ldr	r1, [r7, #8]
 8012044:	f002 ff81 	bl	8014f4a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	68da      	ldr	r2, [r3, #12]
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012050:	425b      	negs	r3, r3
 8012052:	441a      	add	r2, r3
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	68da      	ldr	r2, [r3, #12]
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	429a      	cmp	r2, r3
 8012062:	d207      	bcs.n	8012074 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	689a      	ldr	r2, [r3, #8]
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801206c:	425b      	negs	r3, r3
 801206e:	441a      	add	r2, r3
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	2b02      	cmp	r3, #2
 8012078:	d105      	bne.n	8012086 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801207a:	693b      	ldr	r3, [r7, #16]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d002      	beq.n	8012086 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012080:	693b      	ldr	r3, [r7, #16]
 8012082:	3b01      	subs	r3, #1
 8012084:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	1c5a      	adds	r2, r3, #1
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801208e:	697b      	ldr	r3, [r7, #20]
}
 8012090:	4618      	mov	r0, r3
 8012092:	3718      	adds	r7, #24
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}

08012098 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b082      	sub	sp, #8
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
 80120a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d018      	beq.n	80120dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	68da      	ldr	r2, [r3, #12]
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120b2:	441a      	add	r2, r3
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	68da      	ldr	r2, [r3, #12]
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	689b      	ldr	r3, [r3, #8]
 80120c0:	429a      	cmp	r2, r3
 80120c2:	d303      	bcc.n	80120cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681a      	ldr	r2, [r3, #0]
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	68d9      	ldr	r1, [r3, #12]
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120d4:	461a      	mov	r2, r3
 80120d6:	6838      	ldr	r0, [r7, #0]
 80120d8:	f002 ff37 	bl	8014f4a <memcpy>
	}
}
 80120dc:	bf00      	nop
 80120de:	3708      	adds	r7, #8
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bd80      	pop	{r7, pc}

080120e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	b084      	sub	sp, #16
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80120ec:	f001 fde4 	bl	8013cb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80120f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80120f8:	e011      	b.n	801211e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d012      	beq.n	8012128 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	3324      	adds	r3, #36	@ 0x24
 8012106:	4618      	mov	r0, r3
 8012108:	f000 fe08 	bl	8012d1c <xTaskRemoveFromEventList>
 801210c:	4603      	mov	r3, r0
 801210e:	2b00      	cmp	r3, #0
 8012110:	d001      	beq.n	8012116 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012112:	f000 ff45 	bl	8012fa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012116:	7bfb      	ldrb	r3, [r7, #15]
 8012118:	3b01      	subs	r3, #1
 801211a:	b2db      	uxtb	r3, r3
 801211c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801211e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012122:	2b00      	cmp	r3, #0
 8012124:	dce9      	bgt.n	80120fa <prvUnlockQueue+0x16>
 8012126:	e000      	b.n	801212a <prvUnlockQueue+0x46>
					break;
 8012128:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	22ff      	movs	r2, #255	@ 0xff
 801212e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012132:	f001 fdf3 	bl	8013d1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012136:	f001 fdbf 	bl	8013cb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012140:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012142:	e011      	b.n	8012168 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	691b      	ldr	r3, [r3, #16]
 8012148:	2b00      	cmp	r3, #0
 801214a:	d012      	beq.n	8012172 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	3310      	adds	r3, #16
 8012150:	4618      	mov	r0, r3
 8012152:	f000 fde3 	bl	8012d1c <xTaskRemoveFromEventList>
 8012156:	4603      	mov	r3, r0
 8012158:	2b00      	cmp	r3, #0
 801215a:	d001      	beq.n	8012160 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801215c:	f000 ff20 	bl	8012fa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012160:	7bbb      	ldrb	r3, [r7, #14]
 8012162:	3b01      	subs	r3, #1
 8012164:	b2db      	uxtb	r3, r3
 8012166:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012168:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801216c:	2b00      	cmp	r3, #0
 801216e:	dce9      	bgt.n	8012144 <prvUnlockQueue+0x60>
 8012170:	e000      	b.n	8012174 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012172:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	22ff      	movs	r2, #255	@ 0xff
 8012178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801217c:	f001 fdce 	bl	8013d1c <vPortExitCritical>
}
 8012180:	bf00      	nop
 8012182:	3710      	adds	r7, #16
 8012184:	46bd      	mov	sp, r7
 8012186:	bd80      	pop	{r7, pc}

08012188 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012188:	b580      	push	{r7, lr}
 801218a:	b084      	sub	sp, #16
 801218c:	af00      	add	r7, sp, #0
 801218e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012190:	f001 fd92 	bl	8013cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012198:	2b00      	cmp	r3, #0
 801219a:	d102      	bne.n	80121a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801219c:	2301      	movs	r3, #1
 801219e:	60fb      	str	r3, [r7, #12]
 80121a0:	e001      	b.n	80121a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80121a2:	2300      	movs	r3, #0
 80121a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80121a6:	f001 fdb9 	bl	8013d1c <vPortExitCritical>

	return xReturn;
 80121aa:	68fb      	ldr	r3, [r7, #12]
}
 80121ac:	4618      	mov	r0, r3
 80121ae:	3710      	adds	r7, #16
 80121b0:	46bd      	mov	sp, r7
 80121b2:	bd80      	pop	{r7, pc}

080121b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80121b4:	b580      	push	{r7, lr}
 80121b6:	b084      	sub	sp, #16
 80121b8:	af00      	add	r7, sp, #0
 80121ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80121bc:	f001 fd7c 	bl	8013cb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121c8:	429a      	cmp	r2, r3
 80121ca:	d102      	bne.n	80121d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80121cc:	2301      	movs	r3, #1
 80121ce:	60fb      	str	r3, [r7, #12]
 80121d0:	e001      	b.n	80121d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80121d2:	2300      	movs	r3, #0
 80121d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80121d6:	f001 fda1 	bl	8013d1c <vPortExitCritical>

	return xReturn;
 80121da:	68fb      	ldr	r3, [r7, #12]
}
 80121dc:	4618      	mov	r0, r3
 80121de:	3710      	adds	r7, #16
 80121e0:	46bd      	mov	sp, r7
 80121e2:	bd80      	pop	{r7, pc}

080121e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80121e4:	b480      	push	{r7}
 80121e6:	b085      	sub	sp, #20
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]
 80121ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80121ee:	2300      	movs	r3, #0
 80121f0:	60fb      	str	r3, [r7, #12]
 80121f2:	e014      	b.n	801221e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80121f4:	4a0f      	ldr	r2, [pc, #60]	@ (8012234 <vQueueAddToRegistry+0x50>)
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80121fc:	2b00      	cmp	r3, #0
 80121fe:	d10b      	bne.n	8012218 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012200:	490c      	ldr	r1, [pc, #48]	@ (8012234 <vQueueAddToRegistry+0x50>)
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	683a      	ldr	r2, [r7, #0]
 8012206:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801220a:	4a0a      	ldr	r2, [pc, #40]	@ (8012234 <vQueueAddToRegistry+0x50>)
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	00db      	lsls	r3, r3, #3
 8012210:	4413      	add	r3, r2
 8012212:	687a      	ldr	r2, [r7, #4]
 8012214:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012216:	e006      	b.n	8012226 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	3301      	adds	r3, #1
 801221c:	60fb      	str	r3, [r7, #12]
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	2b07      	cmp	r3, #7
 8012222:	d9e7      	bls.n	80121f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012224:	bf00      	nop
 8012226:	bf00      	nop
 8012228:	3714      	adds	r7, #20
 801222a:	46bd      	mov	sp, r7
 801222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012230:	4770      	bx	lr
 8012232:	bf00      	nop
 8012234:	20002a70 	.word	0x20002a70

08012238 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012238:	b580      	push	{r7, lr}
 801223a:	b086      	sub	sp, #24
 801223c:	af00      	add	r7, sp, #0
 801223e:	60f8      	str	r0, [r7, #12]
 8012240:	60b9      	str	r1, [r7, #8]
 8012242:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012248:	f001 fd36 	bl	8013cb8 <vPortEnterCritical>
 801224c:	697b      	ldr	r3, [r7, #20]
 801224e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012252:	b25b      	sxtb	r3, r3
 8012254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012258:	d103      	bne.n	8012262 <vQueueWaitForMessageRestricted+0x2a>
 801225a:	697b      	ldr	r3, [r7, #20]
 801225c:	2200      	movs	r2, #0
 801225e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012262:	697b      	ldr	r3, [r7, #20]
 8012264:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012268:	b25b      	sxtb	r3, r3
 801226a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801226e:	d103      	bne.n	8012278 <vQueueWaitForMessageRestricted+0x40>
 8012270:	697b      	ldr	r3, [r7, #20]
 8012272:	2200      	movs	r2, #0
 8012274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012278:	f001 fd50 	bl	8013d1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801227c:	697b      	ldr	r3, [r7, #20]
 801227e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012280:	2b00      	cmp	r3, #0
 8012282:	d106      	bne.n	8012292 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012284:	697b      	ldr	r3, [r7, #20]
 8012286:	3324      	adds	r3, #36	@ 0x24
 8012288:	687a      	ldr	r2, [r7, #4]
 801228a:	68b9      	ldr	r1, [r7, #8]
 801228c:	4618      	mov	r0, r3
 801228e:	f000 fd19 	bl	8012cc4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8012292:	6978      	ldr	r0, [r7, #20]
 8012294:	f7ff ff26 	bl	80120e4 <prvUnlockQueue>
	}
 8012298:	bf00      	nop
 801229a:	3718      	adds	r7, #24
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}

080122a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b08e      	sub	sp, #56	@ 0x38
 80122a4:	af04      	add	r7, sp, #16
 80122a6:	60f8      	str	r0, [r7, #12]
 80122a8:	60b9      	str	r1, [r7, #8]
 80122aa:	607a      	str	r2, [r7, #4]
 80122ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80122ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d10b      	bne.n	80122cc <xTaskCreateStatic+0x2c>
	__asm volatile
 80122b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122b8:	f383 8811 	msr	BASEPRI, r3
 80122bc:	f3bf 8f6f 	isb	sy
 80122c0:	f3bf 8f4f 	dsb	sy
 80122c4:	623b      	str	r3, [r7, #32]
}
 80122c6:	bf00      	nop
 80122c8:	bf00      	nop
 80122ca:	e7fd      	b.n	80122c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80122cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d10b      	bne.n	80122ea <xTaskCreateStatic+0x4a>
	__asm volatile
 80122d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122d6:	f383 8811 	msr	BASEPRI, r3
 80122da:	f3bf 8f6f 	isb	sy
 80122de:	f3bf 8f4f 	dsb	sy
 80122e2:	61fb      	str	r3, [r7, #28]
}
 80122e4:	bf00      	nop
 80122e6:	bf00      	nop
 80122e8:	e7fd      	b.n	80122e6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80122ea:	23a8      	movs	r3, #168	@ 0xa8
 80122ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80122ee:	693b      	ldr	r3, [r7, #16]
 80122f0:	2ba8      	cmp	r3, #168	@ 0xa8
 80122f2:	d00b      	beq.n	801230c <xTaskCreateStatic+0x6c>
	__asm volatile
 80122f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122f8:	f383 8811 	msr	BASEPRI, r3
 80122fc:	f3bf 8f6f 	isb	sy
 8012300:	f3bf 8f4f 	dsb	sy
 8012304:	61bb      	str	r3, [r7, #24]
}
 8012306:	bf00      	nop
 8012308:	bf00      	nop
 801230a:	e7fd      	b.n	8012308 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801230c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801230e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012310:	2b00      	cmp	r3, #0
 8012312:	d01e      	beq.n	8012352 <xTaskCreateStatic+0xb2>
 8012314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012316:	2b00      	cmp	r3, #0
 8012318:	d01b      	beq.n	8012352 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801231a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801231c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012320:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012322:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012326:	2202      	movs	r2, #2
 8012328:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801232c:	2300      	movs	r3, #0
 801232e:	9303      	str	r3, [sp, #12]
 8012330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012332:	9302      	str	r3, [sp, #8]
 8012334:	f107 0314 	add.w	r3, r7, #20
 8012338:	9301      	str	r3, [sp, #4]
 801233a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801233c:	9300      	str	r3, [sp, #0]
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	687a      	ldr	r2, [r7, #4]
 8012342:	68b9      	ldr	r1, [r7, #8]
 8012344:	68f8      	ldr	r0, [r7, #12]
 8012346:	f000 f851 	bl	80123ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801234a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801234c:	f000 f8f6 	bl	801253c <prvAddNewTaskToReadyList>
 8012350:	e001      	b.n	8012356 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012352:	2300      	movs	r3, #0
 8012354:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012356:	697b      	ldr	r3, [r7, #20]
	}
 8012358:	4618      	mov	r0, r3
 801235a:	3728      	adds	r7, #40	@ 0x28
 801235c:	46bd      	mov	sp, r7
 801235e:	bd80      	pop	{r7, pc}

08012360 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012360:	b580      	push	{r7, lr}
 8012362:	b08c      	sub	sp, #48	@ 0x30
 8012364:	af04      	add	r7, sp, #16
 8012366:	60f8      	str	r0, [r7, #12]
 8012368:	60b9      	str	r1, [r7, #8]
 801236a:	603b      	str	r3, [r7, #0]
 801236c:	4613      	mov	r3, r2
 801236e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012370:	88fb      	ldrh	r3, [r7, #6]
 8012372:	009b      	lsls	r3, r3, #2
 8012374:	4618      	mov	r0, r3
 8012376:	f001 fdc1 	bl	8013efc <pvPortMalloc>
 801237a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801237c:	697b      	ldr	r3, [r7, #20]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d00e      	beq.n	80123a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012382:	20a8      	movs	r0, #168	@ 0xa8
 8012384:	f001 fdba 	bl	8013efc <pvPortMalloc>
 8012388:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801238a:	69fb      	ldr	r3, [r7, #28]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d003      	beq.n	8012398 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012390:	69fb      	ldr	r3, [r7, #28]
 8012392:	697a      	ldr	r2, [r7, #20]
 8012394:	631a      	str	r2, [r3, #48]	@ 0x30
 8012396:	e005      	b.n	80123a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012398:	6978      	ldr	r0, [r7, #20]
 801239a:	f001 fe7d 	bl	8014098 <vPortFree>
 801239e:	e001      	b.n	80123a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80123a0:	2300      	movs	r3, #0
 80123a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80123a4:	69fb      	ldr	r3, [r7, #28]
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d017      	beq.n	80123da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80123aa:	69fb      	ldr	r3, [r7, #28]
 80123ac:	2200      	movs	r2, #0
 80123ae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80123b2:	88fa      	ldrh	r2, [r7, #6]
 80123b4:	2300      	movs	r3, #0
 80123b6:	9303      	str	r3, [sp, #12]
 80123b8:	69fb      	ldr	r3, [r7, #28]
 80123ba:	9302      	str	r3, [sp, #8]
 80123bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123be:	9301      	str	r3, [sp, #4]
 80123c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123c2:	9300      	str	r3, [sp, #0]
 80123c4:	683b      	ldr	r3, [r7, #0]
 80123c6:	68b9      	ldr	r1, [r7, #8]
 80123c8:	68f8      	ldr	r0, [r7, #12]
 80123ca:	f000 f80f 	bl	80123ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80123ce:	69f8      	ldr	r0, [r7, #28]
 80123d0:	f000 f8b4 	bl	801253c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80123d4:	2301      	movs	r3, #1
 80123d6:	61bb      	str	r3, [r7, #24]
 80123d8:	e002      	b.n	80123e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80123da:	f04f 33ff 	mov.w	r3, #4294967295
 80123de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80123e0:	69bb      	ldr	r3, [r7, #24]
	}
 80123e2:	4618      	mov	r0, r3
 80123e4:	3720      	adds	r7, #32
 80123e6:	46bd      	mov	sp, r7
 80123e8:	bd80      	pop	{r7, pc}
	...

080123ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b088      	sub	sp, #32
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	60f8      	str	r0, [r7, #12]
 80123f4:	60b9      	str	r1, [r7, #8]
 80123f6:	607a      	str	r2, [r7, #4]
 80123f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80123fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123fc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	009b      	lsls	r3, r3, #2
 8012402:	461a      	mov	r2, r3
 8012404:	21a5      	movs	r1, #165	@ 0xa5
 8012406:	f002 fcc2 	bl	8014d8e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801240a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801240c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012414:	3b01      	subs	r3, #1
 8012416:	009b      	lsls	r3, r3, #2
 8012418:	4413      	add	r3, r2
 801241a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801241c:	69bb      	ldr	r3, [r7, #24]
 801241e:	f023 0307 	bic.w	r3, r3, #7
 8012422:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012424:	69bb      	ldr	r3, [r7, #24]
 8012426:	f003 0307 	and.w	r3, r3, #7
 801242a:	2b00      	cmp	r3, #0
 801242c:	d00b      	beq.n	8012446 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801242e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012432:	f383 8811 	msr	BASEPRI, r3
 8012436:	f3bf 8f6f 	isb	sy
 801243a:	f3bf 8f4f 	dsb	sy
 801243e:	617b      	str	r3, [r7, #20]
}
 8012440:	bf00      	nop
 8012442:	bf00      	nop
 8012444:	e7fd      	b.n	8012442 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012446:	68bb      	ldr	r3, [r7, #8]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d01f      	beq.n	801248c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801244c:	2300      	movs	r3, #0
 801244e:	61fb      	str	r3, [r7, #28]
 8012450:	e012      	b.n	8012478 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012452:	68ba      	ldr	r2, [r7, #8]
 8012454:	69fb      	ldr	r3, [r7, #28]
 8012456:	4413      	add	r3, r2
 8012458:	7819      	ldrb	r1, [r3, #0]
 801245a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801245c:	69fb      	ldr	r3, [r7, #28]
 801245e:	4413      	add	r3, r2
 8012460:	3334      	adds	r3, #52	@ 0x34
 8012462:	460a      	mov	r2, r1
 8012464:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012466:	68ba      	ldr	r2, [r7, #8]
 8012468:	69fb      	ldr	r3, [r7, #28]
 801246a:	4413      	add	r3, r2
 801246c:	781b      	ldrb	r3, [r3, #0]
 801246e:	2b00      	cmp	r3, #0
 8012470:	d006      	beq.n	8012480 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012472:	69fb      	ldr	r3, [r7, #28]
 8012474:	3301      	adds	r3, #1
 8012476:	61fb      	str	r3, [r7, #28]
 8012478:	69fb      	ldr	r3, [r7, #28]
 801247a:	2b0f      	cmp	r3, #15
 801247c:	d9e9      	bls.n	8012452 <prvInitialiseNewTask+0x66>
 801247e:	e000      	b.n	8012482 <prvInitialiseNewTask+0x96>
			{
				break;
 8012480:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012484:	2200      	movs	r2, #0
 8012486:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801248a:	e003      	b.n	8012494 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801248c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801248e:	2200      	movs	r2, #0
 8012490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012496:	2b37      	cmp	r3, #55	@ 0x37
 8012498:	d901      	bls.n	801249e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801249a:	2337      	movs	r3, #55	@ 0x37
 801249c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801249e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80124a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124a8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80124aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124ac:	2200      	movs	r2, #0
 80124ae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80124b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124b2:	3304      	adds	r3, #4
 80124b4:	4618      	mov	r0, r3
 80124b6:	f7ff f965 	bl	8011784 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80124ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124bc:	3318      	adds	r3, #24
 80124be:	4618      	mov	r0, r3
 80124c0:	f7ff f960 	bl	8011784 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80124c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80124c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80124d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80124d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80124d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80124da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124dc:	2200      	movs	r2, #0
 80124de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80124e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124e4:	2200      	movs	r2, #0
 80124e6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80124ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124ec:	3354      	adds	r3, #84	@ 0x54
 80124ee:	224c      	movs	r2, #76	@ 0x4c
 80124f0:	2100      	movs	r1, #0
 80124f2:	4618      	mov	r0, r3
 80124f4:	f002 fc4b 	bl	8014d8e <memset>
 80124f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124fa:	4a0d      	ldr	r2, [pc, #52]	@ (8012530 <prvInitialiseNewTask+0x144>)
 80124fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80124fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012500:	4a0c      	ldr	r2, [pc, #48]	@ (8012534 <prvInitialiseNewTask+0x148>)
 8012502:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012506:	4a0c      	ldr	r2, [pc, #48]	@ (8012538 <prvInitialiseNewTask+0x14c>)
 8012508:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801250a:	683a      	ldr	r2, [r7, #0]
 801250c:	68f9      	ldr	r1, [r7, #12]
 801250e:	69b8      	ldr	r0, [r7, #24]
 8012510:	f001 faa2 	bl	8013a58 <pxPortInitialiseStack>
 8012514:	4602      	mov	r2, r0
 8012516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012518:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801251a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801251c:	2b00      	cmp	r3, #0
 801251e:	d002      	beq.n	8012526 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012524:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012526:	bf00      	nop
 8012528:	3720      	adds	r7, #32
 801252a:	46bd      	mov	sp, r7
 801252c:	bd80      	pop	{r7, pc}
 801252e:	bf00      	nop
 8012530:	20006d04 	.word	0x20006d04
 8012534:	20006d6c 	.word	0x20006d6c
 8012538:	20006dd4 	.word	0x20006dd4

0801253c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801253c:	b580      	push	{r7, lr}
 801253e:	b082      	sub	sp, #8
 8012540:	af00      	add	r7, sp, #0
 8012542:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012544:	f001 fbb8 	bl	8013cb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012548:	4b2d      	ldr	r3, [pc, #180]	@ (8012600 <prvAddNewTaskToReadyList+0xc4>)
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	3301      	adds	r3, #1
 801254e:	4a2c      	ldr	r2, [pc, #176]	@ (8012600 <prvAddNewTaskToReadyList+0xc4>)
 8012550:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012552:	4b2c      	ldr	r3, [pc, #176]	@ (8012604 <prvAddNewTaskToReadyList+0xc8>)
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d109      	bne.n	801256e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801255a:	4a2a      	ldr	r2, [pc, #168]	@ (8012604 <prvAddNewTaskToReadyList+0xc8>)
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012560:	4b27      	ldr	r3, [pc, #156]	@ (8012600 <prvAddNewTaskToReadyList+0xc4>)
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	2b01      	cmp	r3, #1
 8012566:	d110      	bne.n	801258a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012568:	f000 fd3e 	bl	8012fe8 <prvInitialiseTaskLists>
 801256c:	e00d      	b.n	801258a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801256e:	4b26      	ldr	r3, [pc, #152]	@ (8012608 <prvAddNewTaskToReadyList+0xcc>)
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d109      	bne.n	801258a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012576:	4b23      	ldr	r3, [pc, #140]	@ (8012604 <prvAddNewTaskToReadyList+0xc8>)
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012580:	429a      	cmp	r2, r3
 8012582:	d802      	bhi.n	801258a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012584:	4a1f      	ldr	r2, [pc, #124]	@ (8012604 <prvAddNewTaskToReadyList+0xc8>)
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801258a:	4b20      	ldr	r3, [pc, #128]	@ (801260c <prvAddNewTaskToReadyList+0xd0>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	3301      	adds	r3, #1
 8012590:	4a1e      	ldr	r2, [pc, #120]	@ (801260c <prvAddNewTaskToReadyList+0xd0>)
 8012592:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012594:	4b1d      	ldr	r3, [pc, #116]	@ (801260c <prvAddNewTaskToReadyList+0xd0>)
 8012596:	681a      	ldr	r2, [r3, #0]
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125a0:	4b1b      	ldr	r3, [pc, #108]	@ (8012610 <prvAddNewTaskToReadyList+0xd4>)
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	429a      	cmp	r2, r3
 80125a6:	d903      	bls.n	80125b0 <prvAddNewTaskToReadyList+0x74>
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125ac:	4a18      	ldr	r2, [pc, #96]	@ (8012610 <prvAddNewTaskToReadyList+0xd4>)
 80125ae:	6013      	str	r3, [r2, #0]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125b4:	4613      	mov	r3, r2
 80125b6:	009b      	lsls	r3, r3, #2
 80125b8:	4413      	add	r3, r2
 80125ba:	009b      	lsls	r3, r3, #2
 80125bc:	4a15      	ldr	r2, [pc, #84]	@ (8012614 <prvAddNewTaskToReadyList+0xd8>)
 80125be:	441a      	add	r2, r3
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	3304      	adds	r3, #4
 80125c4:	4619      	mov	r1, r3
 80125c6:	4610      	mov	r0, r2
 80125c8:	f7ff f8e9 	bl	801179e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80125cc:	f001 fba6 	bl	8013d1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80125d0:	4b0d      	ldr	r3, [pc, #52]	@ (8012608 <prvAddNewTaskToReadyList+0xcc>)
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d00e      	beq.n	80125f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80125d8:	4b0a      	ldr	r3, [pc, #40]	@ (8012604 <prvAddNewTaskToReadyList+0xc8>)
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d207      	bcs.n	80125f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80125e6:	4b0c      	ldr	r3, [pc, #48]	@ (8012618 <prvAddNewTaskToReadyList+0xdc>)
 80125e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80125ec:	601a      	str	r2, [r3, #0]
 80125ee:	f3bf 8f4f 	dsb	sy
 80125f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80125f6:	bf00      	nop
 80125f8:	3708      	adds	r7, #8
 80125fa:	46bd      	mov	sp, r7
 80125fc:	bd80      	pop	{r7, pc}
 80125fe:	bf00      	nop
 8012600:	20002f84 	.word	0x20002f84
 8012604:	20002ab0 	.word	0x20002ab0
 8012608:	20002f90 	.word	0x20002f90
 801260c:	20002fa0 	.word	0x20002fa0
 8012610:	20002f8c 	.word	0x20002f8c
 8012614:	20002ab4 	.word	0x20002ab4
 8012618:	e000ed04 	.word	0xe000ed04

0801261c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801261c:	b580      	push	{r7, lr}
 801261e:	b08a      	sub	sp, #40	@ 0x28
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
 8012624:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012626:	2300      	movs	r3, #0
 8012628:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	2b00      	cmp	r3, #0
 801262e:	d10b      	bne.n	8012648 <vTaskDelayUntil+0x2c>
	__asm volatile
 8012630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012634:	f383 8811 	msr	BASEPRI, r3
 8012638:	f3bf 8f6f 	isb	sy
 801263c:	f3bf 8f4f 	dsb	sy
 8012640:	617b      	str	r3, [r7, #20]
}
 8012642:	bf00      	nop
 8012644:	bf00      	nop
 8012646:	e7fd      	b.n	8012644 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8012648:	683b      	ldr	r3, [r7, #0]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d10b      	bne.n	8012666 <vTaskDelayUntil+0x4a>
	__asm volatile
 801264e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012652:	f383 8811 	msr	BASEPRI, r3
 8012656:	f3bf 8f6f 	isb	sy
 801265a:	f3bf 8f4f 	dsb	sy
 801265e:	613b      	str	r3, [r7, #16]
}
 8012660:	bf00      	nop
 8012662:	bf00      	nop
 8012664:	e7fd      	b.n	8012662 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8012666:	4b2a      	ldr	r3, [pc, #168]	@ (8012710 <vTaskDelayUntil+0xf4>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d00b      	beq.n	8012686 <vTaskDelayUntil+0x6a>
	__asm volatile
 801266e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012672:	f383 8811 	msr	BASEPRI, r3
 8012676:	f3bf 8f6f 	isb	sy
 801267a:	f3bf 8f4f 	dsb	sy
 801267e:	60fb      	str	r3, [r7, #12]
}
 8012680:	bf00      	nop
 8012682:	bf00      	nop
 8012684:	e7fd      	b.n	8012682 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8012686:	f000 f8b9 	bl	80127fc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801268a:	4b22      	ldr	r3, [pc, #136]	@ (8012714 <vTaskDelayUntil+0xf8>)
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	683a      	ldr	r2, [r7, #0]
 8012696:	4413      	add	r3, r2
 8012698:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	6a3a      	ldr	r2, [r7, #32]
 80126a0:	429a      	cmp	r2, r3
 80126a2:	d20b      	bcs.n	80126bc <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	69fa      	ldr	r2, [r7, #28]
 80126aa:	429a      	cmp	r2, r3
 80126ac:	d211      	bcs.n	80126d2 <vTaskDelayUntil+0xb6>
 80126ae:	69fa      	ldr	r2, [r7, #28]
 80126b0:	6a3b      	ldr	r3, [r7, #32]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d90d      	bls.n	80126d2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80126b6:	2301      	movs	r3, #1
 80126b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80126ba:	e00a      	b.n	80126d2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	69fa      	ldr	r2, [r7, #28]
 80126c2:	429a      	cmp	r2, r3
 80126c4:	d303      	bcc.n	80126ce <vTaskDelayUntil+0xb2>
 80126c6:	69fa      	ldr	r2, [r7, #28]
 80126c8:	6a3b      	ldr	r3, [r7, #32]
 80126ca:	429a      	cmp	r2, r3
 80126cc:	d901      	bls.n	80126d2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80126ce:	2301      	movs	r3, #1
 80126d0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	69fa      	ldr	r2, [r7, #28]
 80126d6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80126d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d006      	beq.n	80126ec <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80126de:	69fa      	ldr	r2, [r7, #28]
 80126e0:	6a3b      	ldr	r3, [r7, #32]
 80126e2:	1ad3      	subs	r3, r2, r3
 80126e4:	2100      	movs	r1, #0
 80126e6:	4618      	mov	r0, r3
 80126e8:	f000 fde8 	bl	80132bc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80126ec:	f000 f894 	bl	8012818 <xTaskResumeAll>
 80126f0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80126f2:	69bb      	ldr	r3, [r7, #24]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d107      	bne.n	8012708 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80126f8:	4b07      	ldr	r3, [pc, #28]	@ (8012718 <vTaskDelayUntil+0xfc>)
 80126fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80126fe:	601a      	str	r2, [r3, #0]
 8012700:	f3bf 8f4f 	dsb	sy
 8012704:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012708:	bf00      	nop
 801270a:	3728      	adds	r7, #40	@ 0x28
 801270c:	46bd      	mov	sp, r7
 801270e:	bd80      	pop	{r7, pc}
 8012710:	20002fac 	.word	0x20002fac
 8012714:	20002f88 	.word	0x20002f88
 8012718:	e000ed04 	.word	0xe000ed04

0801271c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801271c:	b580      	push	{r7, lr}
 801271e:	b08a      	sub	sp, #40	@ 0x28
 8012720:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012722:	2300      	movs	r3, #0
 8012724:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012726:	2300      	movs	r3, #0
 8012728:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801272a:	463a      	mov	r2, r7
 801272c:	1d39      	adds	r1, r7, #4
 801272e:	f107 0308 	add.w	r3, r7, #8
 8012732:	4618      	mov	r0, r3
 8012734:	f7fe fddc 	bl	80112f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012738:	6839      	ldr	r1, [r7, #0]
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	68ba      	ldr	r2, [r7, #8]
 801273e:	9202      	str	r2, [sp, #8]
 8012740:	9301      	str	r3, [sp, #4]
 8012742:	2300      	movs	r3, #0
 8012744:	9300      	str	r3, [sp, #0]
 8012746:	2300      	movs	r3, #0
 8012748:	460a      	mov	r2, r1
 801274a:	4924      	ldr	r1, [pc, #144]	@ (80127dc <vTaskStartScheduler+0xc0>)
 801274c:	4824      	ldr	r0, [pc, #144]	@ (80127e0 <vTaskStartScheduler+0xc4>)
 801274e:	f7ff fda7 	bl	80122a0 <xTaskCreateStatic>
 8012752:	4603      	mov	r3, r0
 8012754:	4a23      	ldr	r2, [pc, #140]	@ (80127e4 <vTaskStartScheduler+0xc8>)
 8012756:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012758:	4b22      	ldr	r3, [pc, #136]	@ (80127e4 <vTaskStartScheduler+0xc8>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d002      	beq.n	8012766 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012760:	2301      	movs	r3, #1
 8012762:	617b      	str	r3, [r7, #20]
 8012764:	e001      	b.n	801276a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012766:	2300      	movs	r3, #0
 8012768:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801276a:	697b      	ldr	r3, [r7, #20]
 801276c:	2b01      	cmp	r3, #1
 801276e:	d102      	bne.n	8012776 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012770:	f000 fdf8 	bl	8013364 <xTimerCreateTimerTask>
 8012774:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012776:	697b      	ldr	r3, [r7, #20]
 8012778:	2b01      	cmp	r3, #1
 801277a:	d11b      	bne.n	80127b4 <vTaskStartScheduler+0x98>
	__asm volatile
 801277c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012780:	f383 8811 	msr	BASEPRI, r3
 8012784:	f3bf 8f6f 	isb	sy
 8012788:	f3bf 8f4f 	dsb	sy
 801278c:	613b      	str	r3, [r7, #16]
}
 801278e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012790:	4b15      	ldr	r3, [pc, #84]	@ (80127e8 <vTaskStartScheduler+0xcc>)
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	3354      	adds	r3, #84	@ 0x54
 8012796:	4a15      	ldr	r2, [pc, #84]	@ (80127ec <vTaskStartScheduler+0xd0>)
 8012798:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801279a:	4b15      	ldr	r3, [pc, #84]	@ (80127f0 <vTaskStartScheduler+0xd4>)
 801279c:	f04f 32ff 	mov.w	r2, #4294967295
 80127a0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80127a2:	4b14      	ldr	r3, [pc, #80]	@ (80127f4 <vTaskStartScheduler+0xd8>)
 80127a4:	2201      	movs	r2, #1
 80127a6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80127a8:	4b13      	ldr	r3, [pc, #76]	@ (80127f8 <vTaskStartScheduler+0xdc>)
 80127aa:	2200      	movs	r2, #0
 80127ac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80127ae:	f001 f9df 	bl	8013b70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80127b2:	e00f      	b.n	80127d4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80127b4:	697b      	ldr	r3, [r7, #20]
 80127b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127ba:	d10b      	bne.n	80127d4 <vTaskStartScheduler+0xb8>
	__asm volatile
 80127bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127c0:	f383 8811 	msr	BASEPRI, r3
 80127c4:	f3bf 8f6f 	isb	sy
 80127c8:	f3bf 8f4f 	dsb	sy
 80127cc:	60fb      	str	r3, [r7, #12]
}
 80127ce:	bf00      	nop
 80127d0:	bf00      	nop
 80127d2:	e7fd      	b.n	80127d0 <vTaskStartScheduler+0xb4>
}
 80127d4:	bf00      	nop
 80127d6:	3718      	adds	r7, #24
 80127d8:	46bd      	mov	sp, r7
 80127da:	bd80      	pop	{r7, pc}
 80127dc:	08016e2c 	.word	0x08016e2c
 80127e0:	08012fb9 	.word	0x08012fb9
 80127e4:	20002fa8 	.word	0x20002fa8
 80127e8:	20002ab0 	.word	0x20002ab0
 80127ec:	20000070 	.word	0x20000070
 80127f0:	20002fa4 	.word	0x20002fa4
 80127f4:	20002f90 	.word	0x20002f90
 80127f8:	20002f88 	.word	0x20002f88

080127fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80127fc:	b480      	push	{r7}
 80127fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012800:	4b04      	ldr	r3, [pc, #16]	@ (8012814 <vTaskSuspendAll+0x18>)
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	3301      	adds	r3, #1
 8012806:	4a03      	ldr	r2, [pc, #12]	@ (8012814 <vTaskSuspendAll+0x18>)
 8012808:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801280a:	bf00      	nop
 801280c:	46bd      	mov	sp, r7
 801280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012812:	4770      	bx	lr
 8012814:	20002fac 	.word	0x20002fac

08012818 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012818:	b580      	push	{r7, lr}
 801281a:	b084      	sub	sp, #16
 801281c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801281e:	2300      	movs	r3, #0
 8012820:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012822:	2300      	movs	r3, #0
 8012824:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012826:	4b42      	ldr	r3, [pc, #264]	@ (8012930 <xTaskResumeAll+0x118>)
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	2b00      	cmp	r3, #0
 801282c:	d10b      	bne.n	8012846 <xTaskResumeAll+0x2e>
	__asm volatile
 801282e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012832:	f383 8811 	msr	BASEPRI, r3
 8012836:	f3bf 8f6f 	isb	sy
 801283a:	f3bf 8f4f 	dsb	sy
 801283e:	603b      	str	r3, [r7, #0]
}
 8012840:	bf00      	nop
 8012842:	bf00      	nop
 8012844:	e7fd      	b.n	8012842 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012846:	f001 fa37 	bl	8013cb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801284a:	4b39      	ldr	r3, [pc, #228]	@ (8012930 <xTaskResumeAll+0x118>)
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	3b01      	subs	r3, #1
 8012850:	4a37      	ldr	r2, [pc, #220]	@ (8012930 <xTaskResumeAll+0x118>)
 8012852:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012854:	4b36      	ldr	r3, [pc, #216]	@ (8012930 <xTaskResumeAll+0x118>)
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	2b00      	cmp	r3, #0
 801285a:	d162      	bne.n	8012922 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801285c:	4b35      	ldr	r3, [pc, #212]	@ (8012934 <xTaskResumeAll+0x11c>)
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	2b00      	cmp	r3, #0
 8012862:	d05e      	beq.n	8012922 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012864:	e02f      	b.n	80128c6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012866:	4b34      	ldr	r3, [pc, #208]	@ (8012938 <xTaskResumeAll+0x120>)
 8012868:	68db      	ldr	r3, [r3, #12]
 801286a:	68db      	ldr	r3, [r3, #12]
 801286c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	3318      	adds	r3, #24
 8012872:	4618      	mov	r0, r3
 8012874:	f7fe fff0 	bl	8011858 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	3304      	adds	r3, #4
 801287c:	4618      	mov	r0, r3
 801287e:	f7fe ffeb 	bl	8011858 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012886:	4b2d      	ldr	r3, [pc, #180]	@ (801293c <xTaskResumeAll+0x124>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	429a      	cmp	r2, r3
 801288c:	d903      	bls.n	8012896 <xTaskResumeAll+0x7e>
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012892:	4a2a      	ldr	r2, [pc, #168]	@ (801293c <xTaskResumeAll+0x124>)
 8012894:	6013      	str	r3, [r2, #0]
 8012896:	68fb      	ldr	r3, [r7, #12]
 8012898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801289a:	4613      	mov	r3, r2
 801289c:	009b      	lsls	r3, r3, #2
 801289e:	4413      	add	r3, r2
 80128a0:	009b      	lsls	r3, r3, #2
 80128a2:	4a27      	ldr	r2, [pc, #156]	@ (8012940 <xTaskResumeAll+0x128>)
 80128a4:	441a      	add	r2, r3
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	3304      	adds	r3, #4
 80128aa:	4619      	mov	r1, r3
 80128ac:	4610      	mov	r0, r2
 80128ae:	f7fe ff76 	bl	801179e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80128b2:	68fb      	ldr	r3, [r7, #12]
 80128b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128b6:	4b23      	ldr	r3, [pc, #140]	@ (8012944 <xTaskResumeAll+0x12c>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128bc:	429a      	cmp	r2, r3
 80128be:	d302      	bcc.n	80128c6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80128c0:	4b21      	ldr	r3, [pc, #132]	@ (8012948 <xTaskResumeAll+0x130>)
 80128c2:	2201      	movs	r2, #1
 80128c4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80128c6:	4b1c      	ldr	r3, [pc, #112]	@ (8012938 <xTaskResumeAll+0x120>)
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d1cb      	bne.n	8012866 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d001      	beq.n	80128d8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80128d4:	f000 fc2c 	bl	8013130 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80128d8:	4b1c      	ldr	r3, [pc, #112]	@ (801294c <xTaskResumeAll+0x134>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d010      	beq.n	8012906 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80128e4:	f000 f846 	bl	8012974 <xTaskIncrementTick>
 80128e8:	4603      	mov	r3, r0
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d002      	beq.n	80128f4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80128ee:	4b16      	ldr	r3, [pc, #88]	@ (8012948 <xTaskResumeAll+0x130>)
 80128f0:	2201      	movs	r2, #1
 80128f2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	3b01      	subs	r3, #1
 80128f8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	d1f1      	bne.n	80128e4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8012900:	4b12      	ldr	r3, [pc, #72]	@ (801294c <xTaskResumeAll+0x134>)
 8012902:	2200      	movs	r2, #0
 8012904:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012906:	4b10      	ldr	r3, [pc, #64]	@ (8012948 <xTaskResumeAll+0x130>)
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d009      	beq.n	8012922 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801290e:	2301      	movs	r3, #1
 8012910:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012912:	4b0f      	ldr	r3, [pc, #60]	@ (8012950 <xTaskResumeAll+0x138>)
 8012914:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012918:	601a      	str	r2, [r3, #0]
 801291a:	f3bf 8f4f 	dsb	sy
 801291e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012922:	f001 f9fb 	bl	8013d1c <vPortExitCritical>

	return xAlreadyYielded;
 8012926:	68bb      	ldr	r3, [r7, #8]
}
 8012928:	4618      	mov	r0, r3
 801292a:	3710      	adds	r7, #16
 801292c:	46bd      	mov	sp, r7
 801292e:	bd80      	pop	{r7, pc}
 8012930:	20002fac 	.word	0x20002fac
 8012934:	20002f84 	.word	0x20002f84
 8012938:	20002f44 	.word	0x20002f44
 801293c:	20002f8c 	.word	0x20002f8c
 8012940:	20002ab4 	.word	0x20002ab4
 8012944:	20002ab0 	.word	0x20002ab0
 8012948:	20002f98 	.word	0x20002f98
 801294c:	20002f94 	.word	0x20002f94
 8012950:	e000ed04 	.word	0xe000ed04

08012954 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012954:	b480      	push	{r7}
 8012956:	b083      	sub	sp, #12
 8012958:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801295a:	4b05      	ldr	r3, [pc, #20]	@ (8012970 <xTaskGetTickCount+0x1c>)
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012960:	687b      	ldr	r3, [r7, #4]
}
 8012962:	4618      	mov	r0, r3
 8012964:	370c      	adds	r7, #12
 8012966:	46bd      	mov	sp, r7
 8012968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801296c:	4770      	bx	lr
 801296e:	bf00      	nop
 8012970:	20002f88 	.word	0x20002f88

08012974 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012974:	b580      	push	{r7, lr}
 8012976:	b086      	sub	sp, #24
 8012978:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801297a:	2300      	movs	r3, #0
 801297c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801297e:	4b4f      	ldr	r3, [pc, #316]	@ (8012abc <xTaskIncrementTick+0x148>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	2b00      	cmp	r3, #0
 8012984:	f040 8090 	bne.w	8012aa8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012988:	4b4d      	ldr	r3, [pc, #308]	@ (8012ac0 <xTaskIncrementTick+0x14c>)
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	3301      	adds	r3, #1
 801298e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012990:	4a4b      	ldr	r2, [pc, #300]	@ (8012ac0 <xTaskIncrementTick+0x14c>)
 8012992:	693b      	ldr	r3, [r7, #16]
 8012994:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012996:	693b      	ldr	r3, [r7, #16]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d121      	bne.n	80129e0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801299c:	4b49      	ldr	r3, [pc, #292]	@ (8012ac4 <xTaskIncrementTick+0x150>)
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d00b      	beq.n	80129be <xTaskIncrementTick+0x4a>
	__asm volatile
 80129a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129aa:	f383 8811 	msr	BASEPRI, r3
 80129ae:	f3bf 8f6f 	isb	sy
 80129b2:	f3bf 8f4f 	dsb	sy
 80129b6:	603b      	str	r3, [r7, #0]
}
 80129b8:	bf00      	nop
 80129ba:	bf00      	nop
 80129bc:	e7fd      	b.n	80129ba <xTaskIncrementTick+0x46>
 80129be:	4b41      	ldr	r3, [pc, #260]	@ (8012ac4 <xTaskIncrementTick+0x150>)
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	60fb      	str	r3, [r7, #12]
 80129c4:	4b40      	ldr	r3, [pc, #256]	@ (8012ac8 <xTaskIncrementTick+0x154>)
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	4a3e      	ldr	r2, [pc, #248]	@ (8012ac4 <xTaskIncrementTick+0x150>)
 80129ca:	6013      	str	r3, [r2, #0]
 80129cc:	4a3e      	ldr	r2, [pc, #248]	@ (8012ac8 <xTaskIncrementTick+0x154>)
 80129ce:	68fb      	ldr	r3, [r7, #12]
 80129d0:	6013      	str	r3, [r2, #0]
 80129d2:	4b3e      	ldr	r3, [pc, #248]	@ (8012acc <xTaskIncrementTick+0x158>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	3301      	adds	r3, #1
 80129d8:	4a3c      	ldr	r2, [pc, #240]	@ (8012acc <xTaskIncrementTick+0x158>)
 80129da:	6013      	str	r3, [r2, #0]
 80129dc:	f000 fba8 	bl	8013130 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80129e0:	4b3b      	ldr	r3, [pc, #236]	@ (8012ad0 <xTaskIncrementTick+0x15c>)
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	693a      	ldr	r2, [r7, #16]
 80129e6:	429a      	cmp	r2, r3
 80129e8:	d349      	bcc.n	8012a7e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80129ea:	4b36      	ldr	r3, [pc, #216]	@ (8012ac4 <xTaskIncrementTick+0x150>)
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d104      	bne.n	80129fe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129f4:	4b36      	ldr	r3, [pc, #216]	@ (8012ad0 <xTaskIncrementTick+0x15c>)
 80129f6:	f04f 32ff 	mov.w	r2, #4294967295
 80129fa:	601a      	str	r2, [r3, #0]
					break;
 80129fc:	e03f      	b.n	8012a7e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80129fe:	4b31      	ldr	r3, [pc, #196]	@ (8012ac4 <xTaskIncrementTick+0x150>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	68db      	ldr	r3, [r3, #12]
 8012a04:	68db      	ldr	r3, [r3, #12]
 8012a06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012a08:	68bb      	ldr	r3, [r7, #8]
 8012a0a:	685b      	ldr	r3, [r3, #4]
 8012a0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012a0e:	693a      	ldr	r2, [r7, #16]
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	429a      	cmp	r2, r3
 8012a14:	d203      	bcs.n	8012a1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012a16:	4a2e      	ldr	r2, [pc, #184]	@ (8012ad0 <xTaskIncrementTick+0x15c>)
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012a1c:	e02f      	b.n	8012a7e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012a1e:	68bb      	ldr	r3, [r7, #8]
 8012a20:	3304      	adds	r3, #4
 8012a22:	4618      	mov	r0, r3
 8012a24:	f7fe ff18 	bl	8011858 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012a28:	68bb      	ldr	r3, [r7, #8]
 8012a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d004      	beq.n	8012a3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012a30:	68bb      	ldr	r3, [r7, #8]
 8012a32:	3318      	adds	r3, #24
 8012a34:	4618      	mov	r0, r3
 8012a36:	f7fe ff0f 	bl	8011858 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012a3a:	68bb      	ldr	r3, [r7, #8]
 8012a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a3e:	4b25      	ldr	r3, [pc, #148]	@ (8012ad4 <xTaskIncrementTick+0x160>)
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	429a      	cmp	r2, r3
 8012a44:	d903      	bls.n	8012a4e <xTaskIncrementTick+0xda>
 8012a46:	68bb      	ldr	r3, [r7, #8]
 8012a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a4a:	4a22      	ldr	r2, [pc, #136]	@ (8012ad4 <xTaskIncrementTick+0x160>)
 8012a4c:	6013      	str	r3, [r2, #0]
 8012a4e:	68bb      	ldr	r3, [r7, #8]
 8012a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a52:	4613      	mov	r3, r2
 8012a54:	009b      	lsls	r3, r3, #2
 8012a56:	4413      	add	r3, r2
 8012a58:	009b      	lsls	r3, r3, #2
 8012a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8012ad8 <xTaskIncrementTick+0x164>)
 8012a5c:	441a      	add	r2, r3
 8012a5e:	68bb      	ldr	r3, [r7, #8]
 8012a60:	3304      	adds	r3, #4
 8012a62:	4619      	mov	r1, r3
 8012a64:	4610      	mov	r0, r2
 8012a66:	f7fe fe9a 	bl	801179e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012a6a:	68bb      	ldr	r3, [r7, #8]
 8012a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8012adc <xTaskIncrementTick+0x168>)
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a74:	429a      	cmp	r2, r3
 8012a76:	d3b8      	bcc.n	80129ea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012a78:	2301      	movs	r3, #1
 8012a7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012a7c:	e7b5      	b.n	80129ea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012a7e:	4b17      	ldr	r3, [pc, #92]	@ (8012adc <xTaskIncrementTick+0x168>)
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a84:	4914      	ldr	r1, [pc, #80]	@ (8012ad8 <xTaskIncrementTick+0x164>)
 8012a86:	4613      	mov	r3, r2
 8012a88:	009b      	lsls	r3, r3, #2
 8012a8a:	4413      	add	r3, r2
 8012a8c:	009b      	lsls	r3, r3, #2
 8012a8e:	440b      	add	r3, r1
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	2b01      	cmp	r3, #1
 8012a94:	d901      	bls.n	8012a9a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8012a96:	2301      	movs	r3, #1
 8012a98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012a9a:	4b11      	ldr	r3, [pc, #68]	@ (8012ae0 <xTaskIncrementTick+0x16c>)
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d007      	beq.n	8012ab2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012aa2:	2301      	movs	r3, #1
 8012aa4:	617b      	str	r3, [r7, #20]
 8012aa6:	e004      	b.n	8012ab2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8012ae4 <xTaskIncrementTick+0x170>)
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	3301      	adds	r3, #1
 8012aae:	4a0d      	ldr	r2, [pc, #52]	@ (8012ae4 <xTaskIncrementTick+0x170>)
 8012ab0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012ab2:	697b      	ldr	r3, [r7, #20]
}
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	3718      	adds	r7, #24
 8012ab8:	46bd      	mov	sp, r7
 8012aba:	bd80      	pop	{r7, pc}
 8012abc:	20002fac 	.word	0x20002fac
 8012ac0:	20002f88 	.word	0x20002f88
 8012ac4:	20002f3c 	.word	0x20002f3c
 8012ac8:	20002f40 	.word	0x20002f40
 8012acc:	20002f9c 	.word	0x20002f9c
 8012ad0:	20002fa4 	.word	0x20002fa4
 8012ad4:	20002f8c 	.word	0x20002f8c
 8012ad8:	20002ab4 	.word	0x20002ab4
 8012adc:	20002ab0 	.word	0x20002ab0
 8012ae0:	20002f98 	.word	0x20002f98
 8012ae4:	20002f94 	.word	0x20002f94

08012ae8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b086      	sub	sp, #24
 8012aec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012aee:	4b3d      	ldr	r3, [pc, #244]	@ (8012be4 <vTaskSwitchContext+0xfc>)
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d003      	beq.n	8012afe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012af6:	4b3c      	ldr	r3, [pc, #240]	@ (8012be8 <vTaskSwitchContext+0x100>)
 8012af8:	2201      	movs	r2, #1
 8012afa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012afc:	e06e      	b.n	8012bdc <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8012afe:	4b3a      	ldr	r3, [pc, #232]	@ (8012be8 <vTaskSwitchContext+0x100>)
 8012b00:	2200      	movs	r2, #0
 8012b02:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8012b04:	4b39      	ldr	r3, [pc, #228]	@ (8012bec <vTaskSwitchContext+0x104>)
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b0a:	613b      	str	r3, [r7, #16]
 8012b0c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8012b10:	60fb      	str	r3, [r7, #12]
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	68fa      	ldr	r2, [r7, #12]
 8012b18:	429a      	cmp	r2, r3
 8012b1a:	d111      	bne.n	8012b40 <vTaskSwitchContext+0x58>
 8012b1c:	693b      	ldr	r3, [r7, #16]
 8012b1e:	3304      	adds	r3, #4
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	68fa      	ldr	r2, [r7, #12]
 8012b24:	429a      	cmp	r2, r3
 8012b26:	d10b      	bne.n	8012b40 <vTaskSwitchContext+0x58>
 8012b28:	693b      	ldr	r3, [r7, #16]
 8012b2a:	3308      	adds	r3, #8
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	68fa      	ldr	r2, [r7, #12]
 8012b30:	429a      	cmp	r2, r3
 8012b32:	d105      	bne.n	8012b40 <vTaskSwitchContext+0x58>
 8012b34:	693b      	ldr	r3, [r7, #16]
 8012b36:	330c      	adds	r3, #12
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	68fa      	ldr	r2, [r7, #12]
 8012b3c:	429a      	cmp	r2, r3
 8012b3e:	d008      	beq.n	8012b52 <vTaskSwitchContext+0x6a>
 8012b40:	4b2a      	ldr	r3, [pc, #168]	@ (8012bec <vTaskSwitchContext+0x104>)
 8012b42:	681a      	ldr	r2, [r3, #0]
 8012b44:	4b29      	ldr	r3, [pc, #164]	@ (8012bec <vTaskSwitchContext+0x104>)
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	3334      	adds	r3, #52	@ 0x34
 8012b4a:	4619      	mov	r1, r3
 8012b4c:	4610      	mov	r0, r2
 8012b4e:	f7f4 fea2 	bl	8007896 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b52:	4b27      	ldr	r3, [pc, #156]	@ (8012bf0 <vTaskSwitchContext+0x108>)
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	617b      	str	r3, [r7, #20]
 8012b58:	e011      	b.n	8012b7e <vTaskSwitchContext+0x96>
 8012b5a:	697b      	ldr	r3, [r7, #20]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d10b      	bne.n	8012b78 <vTaskSwitchContext+0x90>
	__asm volatile
 8012b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b64:	f383 8811 	msr	BASEPRI, r3
 8012b68:	f3bf 8f6f 	isb	sy
 8012b6c:	f3bf 8f4f 	dsb	sy
 8012b70:	607b      	str	r3, [r7, #4]
}
 8012b72:	bf00      	nop
 8012b74:	bf00      	nop
 8012b76:	e7fd      	b.n	8012b74 <vTaskSwitchContext+0x8c>
 8012b78:	697b      	ldr	r3, [r7, #20]
 8012b7a:	3b01      	subs	r3, #1
 8012b7c:	617b      	str	r3, [r7, #20]
 8012b7e:	491d      	ldr	r1, [pc, #116]	@ (8012bf4 <vTaskSwitchContext+0x10c>)
 8012b80:	697a      	ldr	r2, [r7, #20]
 8012b82:	4613      	mov	r3, r2
 8012b84:	009b      	lsls	r3, r3, #2
 8012b86:	4413      	add	r3, r2
 8012b88:	009b      	lsls	r3, r3, #2
 8012b8a:	440b      	add	r3, r1
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d0e3      	beq.n	8012b5a <vTaskSwitchContext+0x72>
 8012b92:	697a      	ldr	r2, [r7, #20]
 8012b94:	4613      	mov	r3, r2
 8012b96:	009b      	lsls	r3, r3, #2
 8012b98:	4413      	add	r3, r2
 8012b9a:	009b      	lsls	r3, r3, #2
 8012b9c:	4a15      	ldr	r2, [pc, #84]	@ (8012bf4 <vTaskSwitchContext+0x10c>)
 8012b9e:	4413      	add	r3, r2
 8012ba0:	60bb      	str	r3, [r7, #8]
 8012ba2:	68bb      	ldr	r3, [r7, #8]
 8012ba4:	685b      	ldr	r3, [r3, #4]
 8012ba6:	685a      	ldr	r2, [r3, #4]
 8012ba8:	68bb      	ldr	r3, [r7, #8]
 8012baa:	605a      	str	r2, [r3, #4]
 8012bac:	68bb      	ldr	r3, [r7, #8]
 8012bae:	685a      	ldr	r2, [r3, #4]
 8012bb0:	68bb      	ldr	r3, [r7, #8]
 8012bb2:	3308      	adds	r3, #8
 8012bb4:	429a      	cmp	r2, r3
 8012bb6:	d104      	bne.n	8012bc2 <vTaskSwitchContext+0xda>
 8012bb8:	68bb      	ldr	r3, [r7, #8]
 8012bba:	685b      	ldr	r3, [r3, #4]
 8012bbc:	685a      	ldr	r2, [r3, #4]
 8012bbe:	68bb      	ldr	r3, [r7, #8]
 8012bc0:	605a      	str	r2, [r3, #4]
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	685b      	ldr	r3, [r3, #4]
 8012bc6:	68db      	ldr	r3, [r3, #12]
 8012bc8:	4a08      	ldr	r2, [pc, #32]	@ (8012bec <vTaskSwitchContext+0x104>)
 8012bca:	6013      	str	r3, [r2, #0]
 8012bcc:	4a08      	ldr	r2, [pc, #32]	@ (8012bf0 <vTaskSwitchContext+0x108>)
 8012bce:	697b      	ldr	r3, [r7, #20]
 8012bd0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012bd2:	4b06      	ldr	r3, [pc, #24]	@ (8012bec <vTaskSwitchContext+0x104>)
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	3354      	adds	r3, #84	@ 0x54
 8012bd8:	4a07      	ldr	r2, [pc, #28]	@ (8012bf8 <vTaskSwitchContext+0x110>)
 8012bda:	6013      	str	r3, [r2, #0]
}
 8012bdc:	bf00      	nop
 8012bde:	3718      	adds	r7, #24
 8012be0:	46bd      	mov	sp, r7
 8012be2:	bd80      	pop	{r7, pc}
 8012be4:	20002fac 	.word	0x20002fac
 8012be8:	20002f98 	.word	0x20002f98
 8012bec:	20002ab0 	.word	0x20002ab0
 8012bf0:	20002f8c 	.word	0x20002f8c
 8012bf4:	20002ab4 	.word	0x20002ab4
 8012bf8:	20000070 	.word	0x20000070

08012bfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b084      	sub	sp, #16
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	6078      	str	r0, [r7, #4]
 8012c04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d10b      	bne.n	8012c24 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c10:	f383 8811 	msr	BASEPRI, r3
 8012c14:	f3bf 8f6f 	isb	sy
 8012c18:	f3bf 8f4f 	dsb	sy
 8012c1c:	60fb      	str	r3, [r7, #12]
}
 8012c1e:	bf00      	nop
 8012c20:	bf00      	nop
 8012c22:	e7fd      	b.n	8012c20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012c24:	4b07      	ldr	r3, [pc, #28]	@ (8012c44 <vTaskPlaceOnEventList+0x48>)
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	3318      	adds	r3, #24
 8012c2a:	4619      	mov	r1, r3
 8012c2c:	6878      	ldr	r0, [r7, #4]
 8012c2e:	f7fe fdda 	bl	80117e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012c32:	2101      	movs	r1, #1
 8012c34:	6838      	ldr	r0, [r7, #0]
 8012c36:	f000 fb41 	bl	80132bc <prvAddCurrentTaskToDelayedList>
}
 8012c3a:	bf00      	nop
 8012c3c:	3710      	adds	r7, #16
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	bd80      	pop	{r7, pc}
 8012c42:	bf00      	nop
 8012c44:	20002ab0 	.word	0x20002ab0

08012c48 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8012c48:	b580      	push	{r7, lr}
 8012c4a:	b086      	sub	sp, #24
 8012c4c:	af00      	add	r7, sp, #0
 8012c4e:	60f8      	str	r0, [r7, #12]
 8012c50:	60b9      	str	r1, [r7, #8]
 8012c52:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d10b      	bne.n	8012c72 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8012c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c5e:	f383 8811 	msr	BASEPRI, r3
 8012c62:	f3bf 8f6f 	isb	sy
 8012c66:	f3bf 8f4f 	dsb	sy
 8012c6a:	617b      	str	r3, [r7, #20]
}
 8012c6c:	bf00      	nop
 8012c6e:	bf00      	nop
 8012c70:	e7fd      	b.n	8012c6e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8012c72:	4b12      	ldr	r3, [pc, #72]	@ (8012cbc <vTaskPlaceOnUnorderedEventList+0x74>)
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d10b      	bne.n	8012c92 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8012c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c7e:	f383 8811 	msr	BASEPRI, r3
 8012c82:	f3bf 8f6f 	isb	sy
 8012c86:	f3bf 8f4f 	dsb	sy
 8012c8a:	613b      	str	r3, [r7, #16]
}
 8012c8c:	bf00      	nop
 8012c8e:	bf00      	nop
 8012c90:	e7fd      	b.n	8012c8e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012c92:	4b0b      	ldr	r3, [pc, #44]	@ (8012cc0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	68ba      	ldr	r2, [r7, #8]
 8012c98:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8012c9c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012c9e:	4b08      	ldr	r3, [pc, #32]	@ (8012cc0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	3318      	adds	r3, #24
 8012ca4:	4619      	mov	r1, r3
 8012ca6:	68f8      	ldr	r0, [r7, #12]
 8012ca8:	f7fe fd79 	bl	801179e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012cac:	2101      	movs	r1, #1
 8012cae:	6878      	ldr	r0, [r7, #4]
 8012cb0:	f000 fb04 	bl	80132bc <prvAddCurrentTaskToDelayedList>
}
 8012cb4:	bf00      	nop
 8012cb6:	3718      	adds	r7, #24
 8012cb8:	46bd      	mov	sp, r7
 8012cba:	bd80      	pop	{r7, pc}
 8012cbc:	20002fac 	.word	0x20002fac
 8012cc0:	20002ab0 	.word	0x20002ab0

08012cc4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012cc4:	b580      	push	{r7, lr}
 8012cc6:	b086      	sub	sp, #24
 8012cc8:	af00      	add	r7, sp, #0
 8012cca:	60f8      	str	r0, [r7, #12]
 8012ccc:	60b9      	str	r1, [r7, #8]
 8012cce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d10b      	bne.n	8012cee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cda:	f383 8811 	msr	BASEPRI, r3
 8012cde:	f3bf 8f6f 	isb	sy
 8012ce2:	f3bf 8f4f 	dsb	sy
 8012ce6:	617b      	str	r3, [r7, #20]
}
 8012ce8:	bf00      	nop
 8012cea:	bf00      	nop
 8012cec:	e7fd      	b.n	8012cea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012cee:	4b0a      	ldr	r3, [pc, #40]	@ (8012d18 <vTaskPlaceOnEventListRestricted+0x54>)
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	3318      	adds	r3, #24
 8012cf4:	4619      	mov	r1, r3
 8012cf6:	68f8      	ldr	r0, [r7, #12]
 8012cf8:	f7fe fd51 	bl	801179e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d002      	beq.n	8012d08 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012d02:	f04f 33ff 	mov.w	r3, #4294967295
 8012d06:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012d08:	6879      	ldr	r1, [r7, #4]
 8012d0a:	68b8      	ldr	r0, [r7, #8]
 8012d0c:	f000 fad6 	bl	80132bc <prvAddCurrentTaskToDelayedList>
	}
 8012d10:	bf00      	nop
 8012d12:	3718      	adds	r7, #24
 8012d14:	46bd      	mov	sp, r7
 8012d16:	bd80      	pop	{r7, pc}
 8012d18:	20002ab0 	.word	0x20002ab0

08012d1c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b086      	sub	sp, #24
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	68db      	ldr	r3, [r3, #12]
 8012d28:	68db      	ldr	r3, [r3, #12]
 8012d2a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012d2c:	693b      	ldr	r3, [r7, #16]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d10b      	bne.n	8012d4a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d36:	f383 8811 	msr	BASEPRI, r3
 8012d3a:	f3bf 8f6f 	isb	sy
 8012d3e:	f3bf 8f4f 	dsb	sy
 8012d42:	60fb      	str	r3, [r7, #12]
}
 8012d44:	bf00      	nop
 8012d46:	bf00      	nop
 8012d48:	e7fd      	b.n	8012d46 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012d4a:	693b      	ldr	r3, [r7, #16]
 8012d4c:	3318      	adds	r3, #24
 8012d4e:	4618      	mov	r0, r3
 8012d50:	f7fe fd82 	bl	8011858 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d54:	4b1d      	ldr	r3, [pc, #116]	@ (8012dcc <xTaskRemoveFromEventList+0xb0>)
 8012d56:	681b      	ldr	r3, [r3, #0]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d11d      	bne.n	8012d98 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012d5c:	693b      	ldr	r3, [r7, #16]
 8012d5e:	3304      	adds	r3, #4
 8012d60:	4618      	mov	r0, r3
 8012d62:	f7fe fd79 	bl	8011858 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012d66:	693b      	ldr	r3, [r7, #16]
 8012d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d6a:	4b19      	ldr	r3, [pc, #100]	@ (8012dd0 <xTaskRemoveFromEventList+0xb4>)
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	429a      	cmp	r2, r3
 8012d70:	d903      	bls.n	8012d7a <xTaskRemoveFromEventList+0x5e>
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d76:	4a16      	ldr	r2, [pc, #88]	@ (8012dd0 <xTaskRemoveFromEventList+0xb4>)
 8012d78:	6013      	str	r3, [r2, #0]
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d7e:	4613      	mov	r3, r2
 8012d80:	009b      	lsls	r3, r3, #2
 8012d82:	4413      	add	r3, r2
 8012d84:	009b      	lsls	r3, r3, #2
 8012d86:	4a13      	ldr	r2, [pc, #76]	@ (8012dd4 <xTaskRemoveFromEventList+0xb8>)
 8012d88:	441a      	add	r2, r3
 8012d8a:	693b      	ldr	r3, [r7, #16]
 8012d8c:	3304      	adds	r3, #4
 8012d8e:	4619      	mov	r1, r3
 8012d90:	4610      	mov	r0, r2
 8012d92:	f7fe fd04 	bl	801179e <vListInsertEnd>
 8012d96:	e005      	b.n	8012da4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012d98:	693b      	ldr	r3, [r7, #16]
 8012d9a:	3318      	adds	r3, #24
 8012d9c:	4619      	mov	r1, r3
 8012d9e:	480e      	ldr	r0, [pc, #56]	@ (8012dd8 <xTaskRemoveFromEventList+0xbc>)
 8012da0:	f7fe fcfd 	bl	801179e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012da4:	693b      	ldr	r3, [r7, #16]
 8012da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012da8:	4b0c      	ldr	r3, [pc, #48]	@ (8012ddc <xTaskRemoveFromEventList+0xc0>)
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dae:	429a      	cmp	r2, r3
 8012db0:	d905      	bls.n	8012dbe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012db2:	2301      	movs	r3, #1
 8012db4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012db6:	4b0a      	ldr	r3, [pc, #40]	@ (8012de0 <xTaskRemoveFromEventList+0xc4>)
 8012db8:	2201      	movs	r2, #1
 8012dba:	601a      	str	r2, [r3, #0]
 8012dbc:	e001      	b.n	8012dc2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012dbe:	2300      	movs	r3, #0
 8012dc0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012dc2:	697b      	ldr	r3, [r7, #20]
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	3718      	adds	r7, #24
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	bd80      	pop	{r7, pc}
 8012dcc:	20002fac 	.word	0x20002fac
 8012dd0:	20002f8c 	.word	0x20002f8c
 8012dd4:	20002ab4 	.word	0x20002ab4
 8012dd8:	20002f44 	.word	0x20002f44
 8012ddc:	20002ab0 	.word	0x20002ab0
 8012de0:	20002f98 	.word	0x20002f98

08012de4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b086      	sub	sp, #24
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
 8012dec:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8012dee:	4b2a      	ldr	r3, [pc, #168]	@ (8012e98 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d10b      	bne.n	8012e0e <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8012df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dfa:	f383 8811 	msr	BASEPRI, r3
 8012dfe:	f3bf 8f6f 	isb	sy
 8012e02:	f3bf 8f4f 	dsb	sy
 8012e06:	613b      	str	r3, [r7, #16]
}
 8012e08:	bf00      	nop
 8012e0a:	bf00      	nop
 8012e0c:	e7fd      	b.n	8012e0a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012e0e:	683b      	ldr	r3, [r7, #0]
 8012e10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	68db      	ldr	r3, [r3, #12]
 8012e1c:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8012e1e:	697b      	ldr	r3, [r7, #20]
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d10b      	bne.n	8012e3c <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8012e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e28:	f383 8811 	msr	BASEPRI, r3
 8012e2c:	f3bf 8f6f 	isb	sy
 8012e30:	f3bf 8f4f 	dsb	sy
 8012e34:	60fb      	str	r3, [r7, #12]
}
 8012e36:	bf00      	nop
 8012e38:	bf00      	nop
 8012e3a:	e7fd      	b.n	8012e38 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8012e3c:	6878      	ldr	r0, [r7, #4]
 8012e3e:	f7fe fd0b 	bl	8011858 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012e42:	697b      	ldr	r3, [r7, #20]
 8012e44:	3304      	adds	r3, #4
 8012e46:	4618      	mov	r0, r3
 8012e48:	f7fe fd06 	bl	8011858 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8012e4c:	697b      	ldr	r3, [r7, #20]
 8012e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e50:	4b12      	ldr	r3, [pc, #72]	@ (8012e9c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012e52:	681b      	ldr	r3, [r3, #0]
 8012e54:	429a      	cmp	r2, r3
 8012e56:	d903      	bls.n	8012e60 <vTaskRemoveFromUnorderedEventList+0x7c>
 8012e58:	697b      	ldr	r3, [r7, #20]
 8012e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e5c:	4a0f      	ldr	r2, [pc, #60]	@ (8012e9c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8012e5e:	6013      	str	r3, [r2, #0]
 8012e60:	697b      	ldr	r3, [r7, #20]
 8012e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e64:	4613      	mov	r3, r2
 8012e66:	009b      	lsls	r3, r3, #2
 8012e68:	4413      	add	r3, r2
 8012e6a:	009b      	lsls	r3, r3, #2
 8012e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8012ea0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8012e6e:	441a      	add	r2, r3
 8012e70:	697b      	ldr	r3, [r7, #20]
 8012e72:	3304      	adds	r3, #4
 8012e74:	4619      	mov	r1, r3
 8012e76:	4610      	mov	r0, r2
 8012e78:	f7fe fc91 	bl	801179e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012e7c:	697b      	ldr	r3, [r7, #20]
 8012e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e80:	4b08      	ldr	r3, [pc, #32]	@ (8012ea4 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8012e82:	681b      	ldr	r3, [r3, #0]
 8012e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e86:	429a      	cmp	r2, r3
 8012e88:	d902      	bls.n	8012e90 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8012e8a:	4b07      	ldr	r3, [pc, #28]	@ (8012ea8 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8012e8c:	2201      	movs	r2, #1
 8012e8e:	601a      	str	r2, [r3, #0]
	}
}
 8012e90:	bf00      	nop
 8012e92:	3718      	adds	r7, #24
 8012e94:	46bd      	mov	sp, r7
 8012e96:	bd80      	pop	{r7, pc}
 8012e98:	20002fac 	.word	0x20002fac
 8012e9c:	20002f8c 	.word	0x20002f8c
 8012ea0:	20002ab4 	.word	0x20002ab4
 8012ea4:	20002ab0 	.word	0x20002ab0
 8012ea8:	20002f98 	.word	0x20002f98

08012eac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012eac:	b480      	push	{r7}
 8012eae:	b083      	sub	sp, #12
 8012eb0:	af00      	add	r7, sp, #0
 8012eb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012eb4:	4b06      	ldr	r3, [pc, #24]	@ (8012ed0 <vTaskInternalSetTimeOutState+0x24>)
 8012eb6:	681a      	ldr	r2, [r3, #0]
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012ebc:	4b05      	ldr	r3, [pc, #20]	@ (8012ed4 <vTaskInternalSetTimeOutState+0x28>)
 8012ebe:	681a      	ldr	r2, [r3, #0]
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	605a      	str	r2, [r3, #4]
}
 8012ec4:	bf00      	nop
 8012ec6:	370c      	adds	r7, #12
 8012ec8:	46bd      	mov	sp, r7
 8012eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ece:	4770      	bx	lr
 8012ed0:	20002f9c 	.word	0x20002f9c
 8012ed4:	20002f88 	.word	0x20002f88

08012ed8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012ed8:	b580      	push	{r7, lr}
 8012eda:	b088      	sub	sp, #32
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
 8012ee0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d10b      	bne.n	8012f00 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eec:	f383 8811 	msr	BASEPRI, r3
 8012ef0:	f3bf 8f6f 	isb	sy
 8012ef4:	f3bf 8f4f 	dsb	sy
 8012ef8:	613b      	str	r3, [r7, #16]
}
 8012efa:	bf00      	nop
 8012efc:	bf00      	nop
 8012efe:	e7fd      	b.n	8012efc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012f00:	683b      	ldr	r3, [r7, #0]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d10b      	bne.n	8012f1e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f0a:	f383 8811 	msr	BASEPRI, r3
 8012f0e:	f3bf 8f6f 	isb	sy
 8012f12:	f3bf 8f4f 	dsb	sy
 8012f16:	60fb      	str	r3, [r7, #12]
}
 8012f18:	bf00      	nop
 8012f1a:	bf00      	nop
 8012f1c:	e7fd      	b.n	8012f1a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012f1e:	f000 fecb 	bl	8013cb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012f22:	4b1d      	ldr	r3, [pc, #116]	@ (8012f98 <xTaskCheckForTimeOut+0xc0>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	685b      	ldr	r3, [r3, #4]
 8012f2c:	69ba      	ldr	r2, [r7, #24]
 8012f2e:	1ad3      	subs	r3, r2, r3
 8012f30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012f32:	683b      	ldr	r3, [r7, #0]
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f3a:	d102      	bne.n	8012f42 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012f3c:	2300      	movs	r3, #0
 8012f3e:	61fb      	str	r3, [r7, #28]
 8012f40:	e023      	b.n	8012f8a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	681a      	ldr	r2, [r3, #0]
 8012f46:	4b15      	ldr	r3, [pc, #84]	@ (8012f9c <xTaskCheckForTimeOut+0xc4>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	d007      	beq.n	8012f5e <xTaskCheckForTimeOut+0x86>
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	685b      	ldr	r3, [r3, #4]
 8012f52:	69ba      	ldr	r2, [r7, #24]
 8012f54:	429a      	cmp	r2, r3
 8012f56:	d302      	bcc.n	8012f5e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012f58:	2301      	movs	r3, #1
 8012f5a:	61fb      	str	r3, [r7, #28]
 8012f5c:	e015      	b.n	8012f8a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012f5e:	683b      	ldr	r3, [r7, #0]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	697a      	ldr	r2, [r7, #20]
 8012f64:	429a      	cmp	r2, r3
 8012f66:	d20b      	bcs.n	8012f80 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012f68:	683b      	ldr	r3, [r7, #0]
 8012f6a:	681a      	ldr	r2, [r3, #0]
 8012f6c:	697b      	ldr	r3, [r7, #20]
 8012f6e:	1ad2      	subs	r2, r2, r3
 8012f70:	683b      	ldr	r3, [r7, #0]
 8012f72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012f74:	6878      	ldr	r0, [r7, #4]
 8012f76:	f7ff ff99 	bl	8012eac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	61fb      	str	r3, [r7, #28]
 8012f7e:	e004      	b.n	8012f8a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	2200      	movs	r2, #0
 8012f84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012f86:	2301      	movs	r3, #1
 8012f88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012f8a:	f000 fec7 	bl	8013d1c <vPortExitCritical>

	return xReturn;
 8012f8e:	69fb      	ldr	r3, [r7, #28]
}
 8012f90:	4618      	mov	r0, r3
 8012f92:	3720      	adds	r7, #32
 8012f94:	46bd      	mov	sp, r7
 8012f96:	bd80      	pop	{r7, pc}
 8012f98:	20002f88 	.word	0x20002f88
 8012f9c:	20002f9c 	.word	0x20002f9c

08012fa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012fa0:	b480      	push	{r7}
 8012fa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012fa4:	4b03      	ldr	r3, [pc, #12]	@ (8012fb4 <vTaskMissedYield+0x14>)
 8012fa6:	2201      	movs	r2, #1
 8012fa8:	601a      	str	r2, [r3, #0]
}
 8012faa:	bf00      	nop
 8012fac:	46bd      	mov	sp, r7
 8012fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb2:	4770      	bx	lr
 8012fb4:	20002f98 	.word	0x20002f98

08012fb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b082      	sub	sp, #8
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012fc0:	f000 f852 	bl	8013068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012fc4:	4b06      	ldr	r3, [pc, #24]	@ (8012fe0 <prvIdleTask+0x28>)
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	2b01      	cmp	r3, #1
 8012fca:	d9f9      	bls.n	8012fc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012fcc:	4b05      	ldr	r3, [pc, #20]	@ (8012fe4 <prvIdleTask+0x2c>)
 8012fce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012fd2:	601a      	str	r2, [r3, #0]
 8012fd4:	f3bf 8f4f 	dsb	sy
 8012fd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012fdc:	e7f0      	b.n	8012fc0 <prvIdleTask+0x8>
 8012fde:	bf00      	nop
 8012fe0:	20002ab4 	.word	0x20002ab4
 8012fe4:	e000ed04 	.word	0xe000ed04

08012fe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b082      	sub	sp, #8
 8012fec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012fee:	2300      	movs	r3, #0
 8012ff0:	607b      	str	r3, [r7, #4]
 8012ff2:	e00c      	b.n	801300e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012ff4:	687a      	ldr	r2, [r7, #4]
 8012ff6:	4613      	mov	r3, r2
 8012ff8:	009b      	lsls	r3, r3, #2
 8012ffa:	4413      	add	r3, r2
 8012ffc:	009b      	lsls	r3, r3, #2
 8012ffe:	4a12      	ldr	r2, [pc, #72]	@ (8013048 <prvInitialiseTaskLists+0x60>)
 8013000:	4413      	add	r3, r2
 8013002:	4618      	mov	r0, r3
 8013004:	f7fe fb9e 	bl	8011744 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	3301      	adds	r3, #1
 801300c:	607b      	str	r3, [r7, #4]
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	2b37      	cmp	r3, #55	@ 0x37
 8013012:	d9ef      	bls.n	8012ff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013014:	480d      	ldr	r0, [pc, #52]	@ (801304c <prvInitialiseTaskLists+0x64>)
 8013016:	f7fe fb95 	bl	8011744 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801301a:	480d      	ldr	r0, [pc, #52]	@ (8013050 <prvInitialiseTaskLists+0x68>)
 801301c:	f7fe fb92 	bl	8011744 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013020:	480c      	ldr	r0, [pc, #48]	@ (8013054 <prvInitialiseTaskLists+0x6c>)
 8013022:	f7fe fb8f 	bl	8011744 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013026:	480c      	ldr	r0, [pc, #48]	@ (8013058 <prvInitialiseTaskLists+0x70>)
 8013028:	f7fe fb8c 	bl	8011744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801302c:	480b      	ldr	r0, [pc, #44]	@ (801305c <prvInitialiseTaskLists+0x74>)
 801302e:	f7fe fb89 	bl	8011744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013032:	4b0b      	ldr	r3, [pc, #44]	@ (8013060 <prvInitialiseTaskLists+0x78>)
 8013034:	4a05      	ldr	r2, [pc, #20]	@ (801304c <prvInitialiseTaskLists+0x64>)
 8013036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013038:	4b0a      	ldr	r3, [pc, #40]	@ (8013064 <prvInitialiseTaskLists+0x7c>)
 801303a:	4a05      	ldr	r2, [pc, #20]	@ (8013050 <prvInitialiseTaskLists+0x68>)
 801303c:	601a      	str	r2, [r3, #0]
}
 801303e:	bf00      	nop
 8013040:	3708      	adds	r7, #8
 8013042:	46bd      	mov	sp, r7
 8013044:	bd80      	pop	{r7, pc}
 8013046:	bf00      	nop
 8013048:	20002ab4 	.word	0x20002ab4
 801304c:	20002f14 	.word	0x20002f14
 8013050:	20002f28 	.word	0x20002f28
 8013054:	20002f44 	.word	0x20002f44
 8013058:	20002f58 	.word	0x20002f58
 801305c:	20002f70 	.word	0x20002f70
 8013060:	20002f3c 	.word	0x20002f3c
 8013064:	20002f40 	.word	0x20002f40

08013068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b082      	sub	sp, #8
 801306c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801306e:	e019      	b.n	80130a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013070:	f000 fe22 	bl	8013cb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013074:	4b10      	ldr	r3, [pc, #64]	@ (80130b8 <prvCheckTasksWaitingTermination+0x50>)
 8013076:	68db      	ldr	r3, [r3, #12]
 8013078:	68db      	ldr	r3, [r3, #12]
 801307a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	3304      	adds	r3, #4
 8013080:	4618      	mov	r0, r3
 8013082:	f7fe fbe9 	bl	8011858 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013086:	4b0d      	ldr	r3, [pc, #52]	@ (80130bc <prvCheckTasksWaitingTermination+0x54>)
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	3b01      	subs	r3, #1
 801308c:	4a0b      	ldr	r2, [pc, #44]	@ (80130bc <prvCheckTasksWaitingTermination+0x54>)
 801308e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013090:	4b0b      	ldr	r3, [pc, #44]	@ (80130c0 <prvCheckTasksWaitingTermination+0x58>)
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	3b01      	subs	r3, #1
 8013096:	4a0a      	ldr	r2, [pc, #40]	@ (80130c0 <prvCheckTasksWaitingTermination+0x58>)
 8013098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801309a:	f000 fe3f 	bl	8013d1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801309e:	6878      	ldr	r0, [r7, #4]
 80130a0:	f000 f810 	bl	80130c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80130a4:	4b06      	ldr	r3, [pc, #24]	@ (80130c0 <prvCheckTasksWaitingTermination+0x58>)
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d1e1      	bne.n	8013070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80130ac:	bf00      	nop
 80130ae:	bf00      	nop
 80130b0:	3708      	adds	r7, #8
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
 80130b6:	bf00      	nop
 80130b8:	20002f58 	.word	0x20002f58
 80130bc:	20002f84 	.word	0x20002f84
 80130c0:	20002f6c 	.word	0x20002f6c

080130c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b084      	sub	sp, #16
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	3354      	adds	r3, #84	@ 0x54
 80130d0:	4618      	mov	r0, r3
 80130d2:	f001 fe79 	bl	8014dc8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d108      	bne.n	80130f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80130e4:	4618      	mov	r0, r3
 80130e6:	f000 ffd7 	bl	8014098 <vPortFree>
				vPortFree( pxTCB );
 80130ea:	6878      	ldr	r0, [r7, #4]
 80130ec:	f000 ffd4 	bl	8014098 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80130f0:	e019      	b.n	8013126 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80130f8:	2b01      	cmp	r3, #1
 80130fa:	d103      	bne.n	8013104 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80130fc:	6878      	ldr	r0, [r7, #4]
 80130fe:	f000 ffcb 	bl	8014098 <vPortFree>
	}
 8013102:	e010      	b.n	8013126 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013104:	687b      	ldr	r3, [r7, #4]
 8013106:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801310a:	2b02      	cmp	r3, #2
 801310c:	d00b      	beq.n	8013126 <prvDeleteTCB+0x62>
	__asm volatile
 801310e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013112:	f383 8811 	msr	BASEPRI, r3
 8013116:	f3bf 8f6f 	isb	sy
 801311a:	f3bf 8f4f 	dsb	sy
 801311e:	60fb      	str	r3, [r7, #12]
}
 8013120:	bf00      	nop
 8013122:	bf00      	nop
 8013124:	e7fd      	b.n	8013122 <prvDeleteTCB+0x5e>
	}
 8013126:	bf00      	nop
 8013128:	3710      	adds	r7, #16
 801312a:	46bd      	mov	sp, r7
 801312c:	bd80      	pop	{r7, pc}
	...

08013130 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013130:	b480      	push	{r7}
 8013132:	b083      	sub	sp, #12
 8013134:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013136:	4b0c      	ldr	r3, [pc, #48]	@ (8013168 <prvResetNextTaskUnblockTime+0x38>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	2b00      	cmp	r3, #0
 801313e:	d104      	bne.n	801314a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013140:	4b0a      	ldr	r3, [pc, #40]	@ (801316c <prvResetNextTaskUnblockTime+0x3c>)
 8013142:	f04f 32ff 	mov.w	r2, #4294967295
 8013146:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013148:	e008      	b.n	801315c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801314a:	4b07      	ldr	r3, [pc, #28]	@ (8013168 <prvResetNextTaskUnblockTime+0x38>)
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	68db      	ldr	r3, [r3, #12]
 8013150:	68db      	ldr	r3, [r3, #12]
 8013152:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	685b      	ldr	r3, [r3, #4]
 8013158:	4a04      	ldr	r2, [pc, #16]	@ (801316c <prvResetNextTaskUnblockTime+0x3c>)
 801315a:	6013      	str	r3, [r2, #0]
}
 801315c:	bf00      	nop
 801315e:	370c      	adds	r7, #12
 8013160:	46bd      	mov	sp, r7
 8013162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013166:	4770      	bx	lr
 8013168:	20002f3c 	.word	0x20002f3c
 801316c:	20002fa4 	.word	0x20002fa4

08013170 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013170:	b480      	push	{r7}
 8013172:	b083      	sub	sp, #12
 8013174:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013176:	4b0b      	ldr	r3, [pc, #44]	@ (80131a4 <xTaskGetSchedulerState+0x34>)
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	2b00      	cmp	r3, #0
 801317c:	d102      	bne.n	8013184 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801317e:	2301      	movs	r3, #1
 8013180:	607b      	str	r3, [r7, #4]
 8013182:	e008      	b.n	8013196 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013184:	4b08      	ldr	r3, [pc, #32]	@ (80131a8 <xTaskGetSchedulerState+0x38>)
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	2b00      	cmp	r3, #0
 801318a:	d102      	bne.n	8013192 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801318c:	2302      	movs	r3, #2
 801318e:	607b      	str	r3, [r7, #4]
 8013190:	e001      	b.n	8013196 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013192:	2300      	movs	r3, #0
 8013194:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013196:	687b      	ldr	r3, [r7, #4]
	}
 8013198:	4618      	mov	r0, r3
 801319a:	370c      	adds	r7, #12
 801319c:	46bd      	mov	sp, r7
 801319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a2:	4770      	bx	lr
 80131a4:	20002f90 	.word	0x20002f90
 80131a8:	20002fac 	.word	0x20002fac

080131ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b086      	sub	sp, #24
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80131b8:	2300      	movs	r3, #0
 80131ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d058      	beq.n	8013274 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80131c2:	4b2f      	ldr	r3, [pc, #188]	@ (8013280 <xTaskPriorityDisinherit+0xd4>)
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	693a      	ldr	r2, [r7, #16]
 80131c8:	429a      	cmp	r2, r3
 80131ca:	d00b      	beq.n	80131e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80131cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131d0:	f383 8811 	msr	BASEPRI, r3
 80131d4:	f3bf 8f6f 	isb	sy
 80131d8:	f3bf 8f4f 	dsb	sy
 80131dc:	60fb      	str	r3, [r7, #12]
}
 80131de:	bf00      	nop
 80131e0:	bf00      	nop
 80131e2:	e7fd      	b.n	80131e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80131e4:	693b      	ldr	r3, [r7, #16]
 80131e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d10b      	bne.n	8013204 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80131ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131f0:	f383 8811 	msr	BASEPRI, r3
 80131f4:	f3bf 8f6f 	isb	sy
 80131f8:	f3bf 8f4f 	dsb	sy
 80131fc:	60bb      	str	r3, [r7, #8]
}
 80131fe:	bf00      	nop
 8013200:	bf00      	nop
 8013202:	e7fd      	b.n	8013200 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8013204:	693b      	ldr	r3, [r7, #16]
 8013206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013208:	1e5a      	subs	r2, r3, #1
 801320a:	693b      	ldr	r3, [r7, #16]
 801320c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801320e:	693b      	ldr	r3, [r7, #16]
 8013210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013212:	693b      	ldr	r3, [r7, #16]
 8013214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013216:	429a      	cmp	r2, r3
 8013218:	d02c      	beq.n	8013274 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801321a:	693b      	ldr	r3, [r7, #16]
 801321c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801321e:	2b00      	cmp	r3, #0
 8013220:	d128      	bne.n	8013274 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013222:	693b      	ldr	r3, [r7, #16]
 8013224:	3304      	adds	r3, #4
 8013226:	4618      	mov	r0, r3
 8013228:	f7fe fb16 	bl	8011858 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801322c:	693b      	ldr	r3, [r7, #16]
 801322e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013230:	693b      	ldr	r3, [r7, #16]
 8013232:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013234:	693b      	ldr	r3, [r7, #16]
 8013236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013238:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801323c:	693b      	ldr	r3, [r7, #16]
 801323e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013240:	693b      	ldr	r3, [r7, #16]
 8013242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013244:	4b0f      	ldr	r3, [pc, #60]	@ (8013284 <xTaskPriorityDisinherit+0xd8>)
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	429a      	cmp	r2, r3
 801324a:	d903      	bls.n	8013254 <xTaskPriorityDisinherit+0xa8>
 801324c:	693b      	ldr	r3, [r7, #16]
 801324e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013250:	4a0c      	ldr	r2, [pc, #48]	@ (8013284 <xTaskPriorityDisinherit+0xd8>)
 8013252:	6013      	str	r3, [r2, #0]
 8013254:	693b      	ldr	r3, [r7, #16]
 8013256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013258:	4613      	mov	r3, r2
 801325a:	009b      	lsls	r3, r3, #2
 801325c:	4413      	add	r3, r2
 801325e:	009b      	lsls	r3, r3, #2
 8013260:	4a09      	ldr	r2, [pc, #36]	@ (8013288 <xTaskPriorityDisinherit+0xdc>)
 8013262:	441a      	add	r2, r3
 8013264:	693b      	ldr	r3, [r7, #16]
 8013266:	3304      	adds	r3, #4
 8013268:	4619      	mov	r1, r3
 801326a:	4610      	mov	r0, r2
 801326c:	f7fe fa97 	bl	801179e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013270:	2301      	movs	r3, #1
 8013272:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013274:	697b      	ldr	r3, [r7, #20]
	}
 8013276:	4618      	mov	r0, r3
 8013278:	3718      	adds	r7, #24
 801327a:	46bd      	mov	sp, r7
 801327c:	bd80      	pop	{r7, pc}
 801327e:	bf00      	nop
 8013280:	20002ab0 	.word	0x20002ab0
 8013284:	20002f8c 	.word	0x20002f8c
 8013288:	20002ab4 	.word	0x20002ab4

0801328c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 801328c:	b480      	push	{r7}
 801328e:	b083      	sub	sp, #12
 8013290:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8013292:	4b09      	ldr	r3, [pc, #36]	@ (80132b8 <uxTaskResetEventItemValue+0x2c>)
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	699b      	ldr	r3, [r3, #24]
 8013298:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801329a:	4b07      	ldr	r3, [pc, #28]	@ (80132b8 <uxTaskResetEventItemValue+0x2c>)
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132a0:	4b05      	ldr	r3, [pc, #20]	@ (80132b8 <uxTaskResetEventItemValue+0x2c>)
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 80132a8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80132aa:	687b      	ldr	r3, [r7, #4]
}
 80132ac:	4618      	mov	r0, r3
 80132ae:	370c      	adds	r7, #12
 80132b0:	46bd      	mov	sp, r7
 80132b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b6:	4770      	bx	lr
 80132b8:	20002ab0 	.word	0x20002ab0

080132bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80132bc:	b580      	push	{r7, lr}
 80132be:	b084      	sub	sp, #16
 80132c0:	af00      	add	r7, sp, #0
 80132c2:	6078      	str	r0, [r7, #4]
 80132c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80132c6:	4b21      	ldr	r3, [pc, #132]	@ (801334c <prvAddCurrentTaskToDelayedList+0x90>)
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80132cc:	4b20      	ldr	r3, [pc, #128]	@ (8013350 <prvAddCurrentTaskToDelayedList+0x94>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	3304      	adds	r3, #4
 80132d2:	4618      	mov	r0, r3
 80132d4:	f7fe fac0 	bl	8011858 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132de:	d10a      	bne.n	80132f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d007      	beq.n	80132f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80132e6:	4b1a      	ldr	r3, [pc, #104]	@ (8013350 <prvAddCurrentTaskToDelayedList+0x94>)
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	3304      	adds	r3, #4
 80132ec:	4619      	mov	r1, r3
 80132ee:	4819      	ldr	r0, [pc, #100]	@ (8013354 <prvAddCurrentTaskToDelayedList+0x98>)
 80132f0:	f7fe fa55 	bl	801179e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80132f4:	e026      	b.n	8013344 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80132f6:	68fa      	ldr	r2, [r7, #12]
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	4413      	add	r3, r2
 80132fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80132fe:	4b14      	ldr	r3, [pc, #80]	@ (8013350 <prvAddCurrentTaskToDelayedList+0x94>)
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	68ba      	ldr	r2, [r7, #8]
 8013304:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013306:	68ba      	ldr	r2, [r7, #8]
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	429a      	cmp	r2, r3
 801330c:	d209      	bcs.n	8013322 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801330e:	4b12      	ldr	r3, [pc, #72]	@ (8013358 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013310:	681a      	ldr	r2, [r3, #0]
 8013312:	4b0f      	ldr	r3, [pc, #60]	@ (8013350 <prvAddCurrentTaskToDelayedList+0x94>)
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	3304      	adds	r3, #4
 8013318:	4619      	mov	r1, r3
 801331a:	4610      	mov	r0, r2
 801331c:	f7fe fa63 	bl	80117e6 <vListInsert>
}
 8013320:	e010      	b.n	8013344 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013322:	4b0e      	ldr	r3, [pc, #56]	@ (801335c <prvAddCurrentTaskToDelayedList+0xa0>)
 8013324:	681a      	ldr	r2, [r3, #0]
 8013326:	4b0a      	ldr	r3, [pc, #40]	@ (8013350 <prvAddCurrentTaskToDelayedList+0x94>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	3304      	adds	r3, #4
 801332c:	4619      	mov	r1, r3
 801332e:	4610      	mov	r0, r2
 8013330:	f7fe fa59 	bl	80117e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013334:	4b0a      	ldr	r3, [pc, #40]	@ (8013360 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	68ba      	ldr	r2, [r7, #8]
 801333a:	429a      	cmp	r2, r3
 801333c:	d202      	bcs.n	8013344 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801333e:	4a08      	ldr	r2, [pc, #32]	@ (8013360 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013340:	68bb      	ldr	r3, [r7, #8]
 8013342:	6013      	str	r3, [r2, #0]
}
 8013344:	bf00      	nop
 8013346:	3710      	adds	r7, #16
 8013348:	46bd      	mov	sp, r7
 801334a:	bd80      	pop	{r7, pc}
 801334c:	20002f88 	.word	0x20002f88
 8013350:	20002ab0 	.word	0x20002ab0
 8013354:	20002f70 	.word	0x20002f70
 8013358:	20002f40 	.word	0x20002f40
 801335c:	20002f3c 	.word	0x20002f3c
 8013360:	20002fa4 	.word	0x20002fa4

08013364 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b08a      	sub	sp, #40	@ 0x28
 8013368:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801336a:	2300      	movs	r3, #0
 801336c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801336e:	f000 fb13 	bl	8013998 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013372:	4b1d      	ldr	r3, [pc, #116]	@ (80133e8 <xTimerCreateTimerTask+0x84>)
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	2b00      	cmp	r3, #0
 8013378:	d021      	beq.n	80133be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801337a:	2300      	movs	r3, #0
 801337c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801337e:	2300      	movs	r3, #0
 8013380:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013382:	1d3a      	adds	r2, r7, #4
 8013384:	f107 0108 	add.w	r1, r7, #8
 8013388:	f107 030c 	add.w	r3, r7, #12
 801338c:	4618      	mov	r0, r3
 801338e:	f7fd ffc9 	bl	8011324 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013392:	6879      	ldr	r1, [r7, #4]
 8013394:	68bb      	ldr	r3, [r7, #8]
 8013396:	68fa      	ldr	r2, [r7, #12]
 8013398:	9202      	str	r2, [sp, #8]
 801339a:	9301      	str	r3, [sp, #4]
 801339c:	2302      	movs	r3, #2
 801339e:	9300      	str	r3, [sp, #0]
 80133a0:	2300      	movs	r3, #0
 80133a2:	460a      	mov	r2, r1
 80133a4:	4911      	ldr	r1, [pc, #68]	@ (80133ec <xTimerCreateTimerTask+0x88>)
 80133a6:	4812      	ldr	r0, [pc, #72]	@ (80133f0 <xTimerCreateTimerTask+0x8c>)
 80133a8:	f7fe ff7a 	bl	80122a0 <xTaskCreateStatic>
 80133ac:	4603      	mov	r3, r0
 80133ae:	4a11      	ldr	r2, [pc, #68]	@ (80133f4 <xTimerCreateTimerTask+0x90>)
 80133b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80133b2:	4b10      	ldr	r3, [pc, #64]	@ (80133f4 <xTimerCreateTimerTask+0x90>)
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d001      	beq.n	80133be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80133ba:	2301      	movs	r3, #1
 80133bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80133be:	697b      	ldr	r3, [r7, #20]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d10b      	bne.n	80133dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80133c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133c8:	f383 8811 	msr	BASEPRI, r3
 80133cc:	f3bf 8f6f 	isb	sy
 80133d0:	f3bf 8f4f 	dsb	sy
 80133d4:	613b      	str	r3, [r7, #16]
}
 80133d6:	bf00      	nop
 80133d8:	bf00      	nop
 80133da:	e7fd      	b.n	80133d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80133dc:	697b      	ldr	r3, [r7, #20]
}
 80133de:	4618      	mov	r0, r3
 80133e0:	3718      	adds	r7, #24
 80133e2:	46bd      	mov	sp, r7
 80133e4:	bd80      	pop	{r7, pc}
 80133e6:	bf00      	nop
 80133e8:	20002fe0 	.word	0x20002fe0
 80133ec:	08016e34 	.word	0x08016e34
 80133f0:	08013531 	.word	0x08013531
 80133f4:	20002fe4 	.word	0x20002fe4

080133f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	b08a      	sub	sp, #40	@ 0x28
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	60f8      	str	r0, [r7, #12]
 8013400:	60b9      	str	r1, [r7, #8]
 8013402:	607a      	str	r2, [r7, #4]
 8013404:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013406:	2300      	movs	r3, #0
 8013408:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d10b      	bne.n	8013428 <xTimerGenericCommand+0x30>
	__asm volatile
 8013410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013414:	f383 8811 	msr	BASEPRI, r3
 8013418:	f3bf 8f6f 	isb	sy
 801341c:	f3bf 8f4f 	dsb	sy
 8013420:	623b      	str	r3, [r7, #32]
}
 8013422:	bf00      	nop
 8013424:	bf00      	nop
 8013426:	e7fd      	b.n	8013424 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013428:	4b19      	ldr	r3, [pc, #100]	@ (8013490 <xTimerGenericCommand+0x98>)
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	2b00      	cmp	r3, #0
 801342e:	d02a      	beq.n	8013486 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013430:	68bb      	ldr	r3, [r7, #8]
 8013432:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801343c:	68bb      	ldr	r3, [r7, #8]
 801343e:	2b05      	cmp	r3, #5
 8013440:	dc18      	bgt.n	8013474 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013442:	f7ff fe95 	bl	8013170 <xTaskGetSchedulerState>
 8013446:	4603      	mov	r3, r0
 8013448:	2b02      	cmp	r3, #2
 801344a:	d109      	bne.n	8013460 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801344c:	4b10      	ldr	r3, [pc, #64]	@ (8013490 <xTimerGenericCommand+0x98>)
 801344e:	6818      	ldr	r0, [r3, #0]
 8013450:	f107 0110 	add.w	r1, r7, #16
 8013454:	2300      	movs	r3, #0
 8013456:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013458:	f7fe fb32 	bl	8011ac0 <xQueueGenericSend>
 801345c:	6278      	str	r0, [r7, #36]	@ 0x24
 801345e:	e012      	b.n	8013486 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013460:	4b0b      	ldr	r3, [pc, #44]	@ (8013490 <xTimerGenericCommand+0x98>)
 8013462:	6818      	ldr	r0, [r3, #0]
 8013464:	f107 0110 	add.w	r1, r7, #16
 8013468:	2300      	movs	r3, #0
 801346a:	2200      	movs	r2, #0
 801346c:	f7fe fb28 	bl	8011ac0 <xQueueGenericSend>
 8013470:	6278      	str	r0, [r7, #36]	@ 0x24
 8013472:	e008      	b.n	8013486 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013474:	4b06      	ldr	r3, [pc, #24]	@ (8013490 <xTimerGenericCommand+0x98>)
 8013476:	6818      	ldr	r0, [r3, #0]
 8013478:	f107 0110 	add.w	r1, r7, #16
 801347c:	2300      	movs	r3, #0
 801347e:	683a      	ldr	r2, [r7, #0]
 8013480:	f7fe fc20 	bl	8011cc4 <xQueueGenericSendFromISR>
 8013484:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013488:	4618      	mov	r0, r3
 801348a:	3728      	adds	r7, #40	@ 0x28
 801348c:	46bd      	mov	sp, r7
 801348e:	bd80      	pop	{r7, pc}
 8013490:	20002fe0 	.word	0x20002fe0

08013494 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b088      	sub	sp, #32
 8013498:	af02      	add	r7, sp, #8
 801349a:	6078      	str	r0, [r7, #4]
 801349c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801349e:	4b23      	ldr	r3, [pc, #140]	@ (801352c <prvProcessExpiredTimer+0x98>)
 80134a0:	681b      	ldr	r3, [r3, #0]
 80134a2:	68db      	ldr	r3, [r3, #12]
 80134a4:	68db      	ldr	r3, [r3, #12]
 80134a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	3304      	adds	r3, #4
 80134ac:	4618      	mov	r0, r3
 80134ae:	f7fe f9d3 	bl	8011858 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80134b2:	697b      	ldr	r3, [r7, #20]
 80134b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80134b8:	f003 0304 	and.w	r3, r3, #4
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d023      	beq.n	8013508 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80134c0:	697b      	ldr	r3, [r7, #20]
 80134c2:	699a      	ldr	r2, [r3, #24]
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	18d1      	adds	r1, r2, r3
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	683a      	ldr	r2, [r7, #0]
 80134cc:	6978      	ldr	r0, [r7, #20]
 80134ce:	f000 f8d5 	bl	801367c <prvInsertTimerInActiveList>
 80134d2:	4603      	mov	r3, r0
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d020      	beq.n	801351a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80134d8:	2300      	movs	r3, #0
 80134da:	9300      	str	r3, [sp, #0]
 80134dc:	2300      	movs	r3, #0
 80134de:	687a      	ldr	r2, [r7, #4]
 80134e0:	2100      	movs	r1, #0
 80134e2:	6978      	ldr	r0, [r7, #20]
 80134e4:	f7ff ff88 	bl	80133f8 <xTimerGenericCommand>
 80134e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80134ea:	693b      	ldr	r3, [r7, #16]
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d114      	bne.n	801351a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80134f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134f4:	f383 8811 	msr	BASEPRI, r3
 80134f8:	f3bf 8f6f 	isb	sy
 80134fc:	f3bf 8f4f 	dsb	sy
 8013500:	60fb      	str	r3, [r7, #12]
}
 8013502:	bf00      	nop
 8013504:	bf00      	nop
 8013506:	e7fd      	b.n	8013504 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013508:	697b      	ldr	r3, [r7, #20]
 801350a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801350e:	f023 0301 	bic.w	r3, r3, #1
 8013512:	b2da      	uxtb	r2, r3
 8013514:	697b      	ldr	r3, [r7, #20]
 8013516:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801351a:	697b      	ldr	r3, [r7, #20]
 801351c:	6a1b      	ldr	r3, [r3, #32]
 801351e:	6978      	ldr	r0, [r7, #20]
 8013520:	4798      	blx	r3
}
 8013522:	bf00      	nop
 8013524:	3718      	adds	r7, #24
 8013526:	46bd      	mov	sp, r7
 8013528:	bd80      	pop	{r7, pc}
 801352a:	bf00      	nop
 801352c:	20002fd8 	.word	0x20002fd8

08013530 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b084      	sub	sp, #16
 8013534:	af00      	add	r7, sp, #0
 8013536:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013538:	f107 0308 	add.w	r3, r7, #8
 801353c:	4618      	mov	r0, r3
 801353e:	f000 f859 	bl	80135f4 <prvGetNextExpireTime>
 8013542:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013544:	68bb      	ldr	r3, [r7, #8]
 8013546:	4619      	mov	r1, r3
 8013548:	68f8      	ldr	r0, [r7, #12]
 801354a:	f000 f805 	bl	8013558 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801354e:	f000 f8d7 	bl	8013700 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013552:	bf00      	nop
 8013554:	e7f0      	b.n	8013538 <prvTimerTask+0x8>
	...

08013558 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013558:	b580      	push	{r7, lr}
 801355a:	b084      	sub	sp, #16
 801355c:	af00      	add	r7, sp, #0
 801355e:	6078      	str	r0, [r7, #4]
 8013560:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013562:	f7ff f94b 	bl	80127fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013566:	f107 0308 	add.w	r3, r7, #8
 801356a:	4618      	mov	r0, r3
 801356c:	f000 f866 	bl	801363c <prvSampleTimeNow>
 8013570:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013572:	68bb      	ldr	r3, [r7, #8]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d130      	bne.n	80135da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d10a      	bne.n	8013594 <prvProcessTimerOrBlockTask+0x3c>
 801357e:	687a      	ldr	r2, [r7, #4]
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	429a      	cmp	r2, r3
 8013584:	d806      	bhi.n	8013594 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013586:	f7ff f947 	bl	8012818 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801358a:	68f9      	ldr	r1, [r7, #12]
 801358c:	6878      	ldr	r0, [r7, #4]
 801358e:	f7ff ff81 	bl	8013494 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013592:	e024      	b.n	80135de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013594:	683b      	ldr	r3, [r7, #0]
 8013596:	2b00      	cmp	r3, #0
 8013598:	d008      	beq.n	80135ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801359a:	4b13      	ldr	r3, [pc, #76]	@ (80135e8 <prvProcessTimerOrBlockTask+0x90>)
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d101      	bne.n	80135a8 <prvProcessTimerOrBlockTask+0x50>
 80135a4:	2301      	movs	r3, #1
 80135a6:	e000      	b.n	80135aa <prvProcessTimerOrBlockTask+0x52>
 80135a8:	2300      	movs	r3, #0
 80135aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80135ac:	4b0f      	ldr	r3, [pc, #60]	@ (80135ec <prvProcessTimerOrBlockTask+0x94>)
 80135ae:	6818      	ldr	r0, [r3, #0]
 80135b0:	687a      	ldr	r2, [r7, #4]
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	1ad3      	subs	r3, r2, r3
 80135b6:	683a      	ldr	r2, [r7, #0]
 80135b8:	4619      	mov	r1, r3
 80135ba:	f7fe fe3d 	bl	8012238 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80135be:	f7ff f92b 	bl	8012818 <xTaskResumeAll>
 80135c2:	4603      	mov	r3, r0
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d10a      	bne.n	80135de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80135c8:	4b09      	ldr	r3, [pc, #36]	@ (80135f0 <prvProcessTimerOrBlockTask+0x98>)
 80135ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80135ce:	601a      	str	r2, [r3, #0]
 80135d0:	f3bf 8f4f 	dsb	sy
 80135d4:	f3bf 8f6f 	isb	sy
}
 80135d8:	e001      	b.n	80135de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80135da:	f7ff f91d 	bl	8012818 <xTaskResumeAll>
}
 80135de:	bf00      	nop
 80135e0:	3710      	adds	r7, #16
 80135e2:	46bd      	mov	sp, r7
 80135e4:	bd80      	pop	{r7, pc}
 80135e6:	bf00      	nop
 80135e8:	20002fdc 	.word	0x20002fdc
 80135ec:	20002fe0 	.word	0x20002fe0
 80135f0:	e000ed04 	.word	0xe000ed04

080135f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80135f4:	b480      	push	{r7}
 80135f6:	b085      	sub	sp, #20
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80135fc:	4b0e      	ldr	r3, [pc, #56]	@ (8013638 <prvGetNextExpireTime+0x44>)
 80135fe:	681b      	ldr	r3, [r3, #0]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	2b00      	cmp	r3, #0
 8013604:	d101      	bne.n	801360a <prvGetNextExpireTime+0x16>
 8013606:	2201      	movs	r2, #1
 8013608:	e000      	b.n	801360c <prvGetNextExpireTime+0x18>
 801360a:	2200      	movs	r2, #0
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d105      	bne.n	8013624 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013618:	4b07      	ldr	r3, [pc, #28]	@ (8013638 <prvGetNextExpireTime+0x44>)
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	68db      	ldr	r3, [r3, #12]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	60fb      	str	r3, [r7, #12]
 8013622:	e001      	b.n	8013628 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013624:	2300      	movs	r3, #0
 8013626:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013628:	68fb      	ldr	r3, [r7, #12]
}
 801362a:	4618      	mov	r0, r3
 801362c:	3714      	adds	r7, #20
 801362e:	46bd      	mov	sp, r7
 8013630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013634:	4770      	bx	lr
 8013636:	bf00      	nop
 8013638:	20002fd8 	.word	0x20002fd8

0801363c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801363c:	b580      	push	{r7, lr}
 801363e:	b084      	sub	sp, #16
 8013640:	af00      	add	r7, sp, #0
 8013642:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013644:	f7ff f986 	bl	8012954 <xTaskGetTickCount>
 8013648:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801364a:	4b0b      	ldr	r3, [pc, #44]	@ (8013678 <prvSampleTimeNow+0x3c>)
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	68fa      	ldr	r2, [r7, #12]
 8013650:	429a      	cmp	r2, r3
 8013652:	d205      	bcs.n	8013660 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013654:	f000 f93a 	bl	80138cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	2201      	movs	r2, #1
 801365c:	601a      	str	r2, [r3, #0]
 801365e:	e002      	b.n	8013666 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	2200      	movs	r2, #0
 8013664:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013666:	4a04      	ldr	r2, [pc, #16]	@ (8013678 <prvSampleTimeNow+0x3c>)
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801366c:	68fb      	ldr	r3, [r7, #12]
}
 801366e:	4618      	mov	r0, r3
 8013670:	3710      	adds	r7, #16
 8013672:	46bd      	mov	sp, r7
 8013674:	bd80      	pop	{r7, pc}
 8013676:	bf00      	nop
 8013678:	20002fe8 	.word	0x20002fe8

0801367c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801367c:	b580      	push	{r7, lr}
 801367e:	b086      	sub	sp, #24
 8013680:	af00      	add	r7, sp, #0
 8013682:	60f8      	str	r0, [r7, #12]
 8013684:	60b9      	str	r1, [r7, #8]
 8013686:	607a      	str	r2, [r7, #4]
 8013688:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801368a:	2300      	movs	r3, #0
 801368c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	68ba      	ldr	r2, [r7, #8]
 8013692:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	68fa      	ldr	r2, [r7, #12]
 8013698:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801369a:	68ba      	ldr	r2, [r7, #8]
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	429a      	cmp	r2, r3
 80136a0:	d812      	bhi.n	80136c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136a2:	687a      	ldr	r2, [r7, #4]
 80136a4:	683b      	ldr	r3, [r7, #0]
 80136a6:	1ad2      	subs	r2, r2, r3
 80136a8:	68fb      	ldr	r3, [r7, #12]
 80136aa:	699b      	ldr	r3, [r3, #24]
 80136ac:	429a      	cmp	r2, r3
 80136ae:	d302      	bcc.n	80136b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80136b0:	2301      	movs	r3, #1
 80136b2:	617b      	str	r3, [r7, #20]
 80136b4:	e01b      	b.n	80136ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80136b6:	4b10      	ldr	r3, [pc, #64]	@ (80136f8 <prvInsertTimerInActiveList+0x7c>)
 80136b8:	681a      	ldr	r2, [r3, #0]
 80136ba:	68fb      	ldr	r3, [r7, #12]
 80136bc:	3304      	adds	r3, #4
 80136be:	4619      	mov	r1, r3
 80136c0:	4610      	mov	r0, r2
 80136c2:	f7fe f890 	bl	80117e6 <vListInsert>
 80136c6:	e012      	b.n	80136ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80136c8:	687a      	ldr	r2, [r7, #4]
 80136ca:	683b      	ldr	r3, [r7, #0]
 80136cc:	429a      	cmp	r2, r3
 80136ce:	d206      	bcs.n	80136de <prvInsertTimerInActiveList+0x62>
 80136d0:	68ba      	ldr	r2, [r7, #8]
 80136d2:	683b      	ldr	r3, [r7, #0]
 80136d4:	429a      	cmp	r2, r3
 80136d6:	d302      	bcc.n	80136de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80136d8:	2301      	movs	r3, #1
 80136da:	617b      	str	r3, [r7, #20]
 80136dc:	e007      	b.n	80136ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80136de:	4b07      	ldr	r3, [pc, #28]	@ (80136fc <prvInsertTimerInActiveList+0x80>)
 80136e0:	681a      	ldr	r2, [r3, #0]
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	3304      	adds	r3, #4
 80136e6:	4619      	mov	r1, r3
 80136e8:	4610      	mov	r0, r2
 80136ea:	f7fe f87c 	bl	80117e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80136ee:	697b      	ldr	r3, [r7, #20]
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	3718      	adds	r7, #24
 80136f4:	46bd      	mov	sp, r7
 80136f6:	bd80      	pop	{r7, pc}
 80136f8:	20002fdc 	.word	0x20002fdc
 80136fc:	20002fd8 	.word	0x20002fd8

08013700 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013700:	b580      	push	{r7, lr}
 8013702:	b08e      	sub	sp, #56	@ 0x38
 8013704:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013706:	e0ce      	b.n	80138a6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2b00      	cmp	r3, #0
 801370c:	da19      	bge.n	8013742 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801370e:	1d3b      	adds	r3, r7, #4
 8013710:	3304      	adds	r3, #4
 8013712:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013716:	2b00      	cmp	r3, #0
 8013718:	d10b      	bne.n	8013732 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801371a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801371e:	f383 8811 	msr	BASEPRI, r3
 8013722:	f3bf 8f6f 	isb	sy
 8013726:	f3bf 8f4f 	dsb	sy
 801372a:	61fb      	str	r3, [r7, #28]
}
 801372c:	bf00      	nop
 801372e:	bf00      	nop
 8013730:	e7fd      	b.n	801372e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013738:	6850      	ldr	r0, [r2, #4]
 801373a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801373c:	6892      	ldr	r2, [r2, #8]
 801373e:	4611      	mov	r1, r2
 8013740:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	2b00      	cmp	r3, #0
 8013746:	f2c0 80ae 	blt.w	80138a6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801374e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013750:	695b      	ldr	r3, [r3, #20]
 8013752:	2b00      	cmp	r3, #0
 8013754:	d004      	beq.n	8013760 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013758:	3304      	adds	r3, #4
 801375a:	4618      	mov	r0, r3
 801375c:	f7fe f87c 	bl	8011858 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013760:	463b      	mov	r3, r7
 8013762:	4618      	mov	r0, r3
 8013764:	f7ff ff6a 	bl	801363c <prvSampleTimeNow>
 8013768:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	2b09      	cmp	r3, #9
 801376e:	f200 8097 	bhi.w	80138a0 <prvProcessReceivedCommands+0x1a0>
 8013772:	a201      	add	r2, pc, #4	@ (adr r2, 8013778 <prvProcessReceivedCommands+0x78>)
 8013774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013778:	080137a1 	.word	0x080137a1
 801377c:	080137a1 	.word	0x080137a1
 8013780:	080137a1 	.word	0x080137a1
 8013784:	08013817 	.word	0x08013817
 8013788:	0801382b 	.word	0x0801382b
 801378c:	08013877 	.word	0x08013877
 8013790:	080137a1 	.word	0x080137a1
 8013794:	080137a1 	.word	0x080137a1
 8013798:	08013817 	.word	0x08013817
 801379c:	0801382b 	.word	0x0801382b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80137a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80137a6:	f043 0301 	orr.w	r3, r3, #1
 80137aa:	b2da      	uxtb	r2, r3
 80137ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80137b2:	68ba      	ldr	r2, [r7, #8]
 80137b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137b6:	699b      	ldr	r3, [r3, #24]
 80137b8:	18d1      	adds	r1, r2, r3
 80137ba:	68bb      	ldr	r3, [r7, #8]
 80137bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80137be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80137c0:	f7ff ff5c 	bl	801367c <prvInsertTimerInActiveList>
 80137c4:	4603      	mov	r3, r0
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d06c      	beq.n	80138a4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80137ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137cc:	6a1b      	ldr	r3, [r3, #32]
 80137ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80137d0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80137d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80137d8:	f003 0304 	and.w	r3, r3, #4
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d061      	beq.n	80138a4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80137e0:	68ba      	ldr	r2, [r7, #8]
 80137e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137e4:	699b      	ldr	r3, [r3, #24]
 80137e6:	441a      	add	r2, r3
 80137e8:	2300      	movs	r3, #0
 80137ea:	9300      	str	r3, [sp, #0]
 80137ec:	2300      	movs	r3, #0
 80137ee:	2100      	movs	r1, #0
 80137f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80137f2:	f7ff fe01 	bl	80133f8 <xTimerGenericCommand>
 80137f6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80137f8:	6a3b      	ldr	r3, [r7, #32]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d152      	bne.n	80138a4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80137fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013802:	f383 8811 	msr	BASEPRI, r3
 8013806:	f3bf 8f6f 	isb	sy
 801380a:	f3bf 8f4f 	dsb	sy
 801380e:	61bb      	str	r3, [r7, #24]
}
 8013810:	bf00      	nop
 8013812:	bf00      	nop
 8013814:	e7fd      	b.n	8013812 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013818:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801381c:	f023 0301 	bic.w	r3, r3, #1
 8013820:	b2da      	uxtb	r2, r3
 8013822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013824:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013828:	e03d      	b.n	80138a6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801382a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801382c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013830:	f043 0301 	orr.w	r3, r3, #1
 8013834:	b2da      	uxtb	r2, r3
 8013836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013838:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801383c:	68ba      	ldr	r2, [r7, #8]
 801383e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013840:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013844:	699b      	ldr	r3, [r3, #24]
 8013846:	2b00      	cmp	r3, #0
 8013848:	d10b      	bne.n	8013862 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801384a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801384e:	f383 8811 	msr	BASEPRI, r3
 8013852:	f3bf 8f6f 	isb	sy
 8013856:	f3bf 8f4f 	dsb	sy
 801385a:	617b      	str	r3, [r7, #20]
}
 801385c:	bf00      	nop
 801385e:	bf00      	nop
 8013860:	e7fd      	b.n	801385e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013864:	699a      	ldr	r2, [r3, #24]
 8013866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013868:	18d1      	adds	r1, r2, r3
 801386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801386c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801386e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013870:	f7ff ff04 	bl	801367c <prvInsertTimerInActiveList>
					break;
 8013874:	e017      	b.n	80138a6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013878:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801387c:	f003 0302 	and.w	r3, r3, #2
 8013880:	2b00      	cmp	r3, #0
 8013882:	d103      	bne.n	801388c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8013884:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013886:	f000 fc07 	bl	8014098 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801388a:	e00c      	b.n	80138a6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801388c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801388e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013892:	f023 0301 	bic.w	r3, r3, #1
 8013896:	b2da      	uxtb	r2, r3
 8013898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801389a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801389e:	e002      	b.n	80138a6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80138a0:	bf00      	nop
 80138a2:	e000      	b.n	80138a6 <prvProcessReceivedCommands+0x1a6>
					break;
 80138a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80138a6:	4b08      	ldr	r3, [pc, #32]	@ (80138c8 <prvProcessReceivedCommands+0x1c8>)
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	1d39      	adds	r1, r7, #4
 80138ac:	2200      	movs	r2, #0
 80138ae:	4618      	mov	r0, r3
 80138b0:	f7fe faa6 	bl	8011e00 <xQueueReceive>
 80138b4:	4603      	mov	r3, r0
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	f47f af26 	bne.w	8013708 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80138bc:	bf00      	nop
 80138be:	bf00      	nop
 80138c0:	3730      	adds	r7, #48	@ 0x30
 80138c2:	46bd      	mov	sp, r7
 80138c4:	bd80      	pop	{r7, pc}
 80138c6:	bf00      	nop
 80138c8:	20002fe0 	.word	0x20002fe0

080138cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80138cc:	b580      	push	{r7, lr}
 80138ce:	b088      	sub	sp, #32
 80138d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80138d2:	e049      	b.n	8013968 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80138d4:	4b2e      	ldr	r3, [pc, #184]	@ (8013990 <prvSwitchTimerLists+0xc4>)
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	68db      	ldr	r3, [r3, #12]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80138de:	4b2c      	ldr	r3, [pc, #176]	@ (8013990 <prvSwitchTimerLists+0xc4>)
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	68db      	ldr	r3, [r3, #12]
 80138e4:	68db      	ldr	r3, [r3, #12]
 80138e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	3304      	adds	r3, #4
 80138ec:	4618      	mov	r0, r3
 80138ee:	f7fd ffb3 	bl	8011858 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	6a1b      	ldr	r3, [r3, #32]
 80138f6:	68f8      	ldr	r0, [r7, #12]
 80138f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013900:	f003 0304 	and.w	r3, r3, #4
 8013904:	2b00      	cmp	r3, #0
 8013906:	d02f      	beq.n	8013968 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	699b      	ldr	r3, [r3, #24]
 801390c:	693a      	ldr	r2, [r7, #16]
 801390e:	4413      	add	r3, r2
 8013910:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013912:	68ba      	ldr	r2, [r7, #8]
 8013914:	693b      	ldr	r3, [r7, #16]
 8013916:	429a      	cmp	r2, r3
 8013918:	d90e      	bls.n	8013938 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	68ba      	ldr	r2, [r7, #8]
 801391e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	68fa      	ldr	r2, [r7, #12]
 8013924:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013926:	4b1a      	ldr	r3, [pc, #104]	@ (8013990 <prvSwitchTimerLists+0xc4>)
 8013928:	681a      	ldr	r2, [r3, #0]
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	3304      	adds	r3, #4
 801392e:	4619      	mov	r1, r3
 8013930:	4610      	mov	r0, r2
 8013932:	f7fd ff58 	bl	80117e6 <vListInsert>
 8013936:	e017      	b.n	8013968 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013938:	2300      	movs	r3, #0
 801393a:	9300      	str	r3, [sp, #0]
 801393c:	2300      	movs	r3, #0
 801393e:	693a      	ldr	r2, [r7, #16]
 8013940:	2100      	movs	r1, #0
 8013942:	68f8      	ldr	r0, [r7, #12]
 8013944:	f7ff fd58 	bl	80133f8 <xTimerGenericCommand>
 8013948:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d10b      	bne.n	8013968 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013954:	f383 8811 	msr	BASEPRI, r3
 8013958:	f3bf 8f6f 	isb	sy
 801395c:	f3bf 8f4f 	dsb	sy
 8013960:	603b      	str	r3, [r7, #0]
}
 8013962:	bf00      	nop
 8013964:	bf00      	nop
 8013966:	e7fd      	b.n	8013964 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013968:	4b09      	ldr	r3, [pc, #36]	@ (8013990 <prvSwitchTimerLists+0xc4>)
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d1b0      	bne.n	80138d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013972:	4b07      	ldr	r3, [pc, #28]	@ (8013990 <prvSwitchTimerLists+0xc4>)
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013978:	4b06      	ldr	r3, [pc, #24]	@ (8013994 <prvSwitchTimerLists+0xc8>)
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	4a04      	ldr	r2, [pc, #16]	@ (8013990 <prvSwitchTimerLists+0xc4>)
 801397e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013980:	4a04      	ldr	r2, [pc, #16]	@ (8013994 <prvSwitchTimerLists+0xc8>)
 8013982:	697b      	ldr	r3, [r7, #20]
 8013984:	6013      	str	r3, [r2, #0]
}
 8013986:	bf00      	nop
 8013988:	3718      	adds	r7, #24
 801398a:	46bd      	mov	sp, r7
 801398c:	bd80      	pop	{r7, pc}
 801398e:	bf00      	nop
 8013990:	20002fd8 	.word	0x20002fd8
 8013994:	20002fdc 	.word	0x20002fdc

08013998 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013998:	b580      	push	{r7, lr}
 801399a:	b082      	sub	sp, #8
 801399c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801399e:	f000 f98b 	bl	8013cb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80139a2:	4b15      	ldr	r3, [pc, #84]	@ (80139f8 <prvCheckForValidListAndQueue+0x60>)
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	d120      	bne.n	80139ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80139aa:	4814      	ldr	r0, [pc, #80]	@ (80139fc <prvCheckForValidListAndQueue+0x64>)
 80139ac:	f7fd feca 	bl	8011744 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80139b0:	4813      	ldr	r0, [pc, #76]	@ (8013a00 <prvCheckForValidListAndQueue+0x68>)
 80139b2:	f7fd fec7 	bl	8011744 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80139b6:	4b13      	ldr	r3, [pc, #76]	@ (8013a04 <prvCheckForValidListAndQueue+0x6c>)
 80139b8:	4a10      	ldr	r2, [pc, #64]	@ (80139fc <prvCheckForValidListAndQueue+0x64>)
 80139ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80139bc:	4b12      	ldr	r3, [pc, #72]	@ (8013a08 <prvCheckForValidListAndQueue+0x70>)
 80139be:	4a10      	ldr	r2, [pc, #64]	@ (8013a00 <prvCheckForValidListAndQueue+0x68>)
 80139c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80139c2:	2300      	movs	r3, #0
 80139c4:	9300      	str	r3, [sp, #0]
 80139c6:	4b11      	ldr	r3, [pc, #68]	@ (8013a0c <prvCheckForValidListAndQueue+0x74>)
 80139c8:	4a11      	ldr	r2, [pc, #68]	@ (8013a10 <prvCheckForValidListAndQueue+0x78>)
 80139ca:	2110      	movs	r1, #16
 80139cc:	200a      	movs	r0, #10
 80139ce:	f7fd ffd7 	bl	8011980 <xQueueGenericCreateStatic>
 80139d2:	4603      	mov	r3, r0
 80139d4:	4a08      	ldr	r2, [pc, #32]	@ (80139f8 <prvCheckForValidListAndQueue+0x60>)
 80139d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80139d8:	4b07      	ldr	r3, [pc, #28]	@ (80139f8 <prvCheckForValidListAndQueue+0x60>)
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d005      	beq.n	80139ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80139e0:	4b05      	ldr	r3, [pc, #20]	@ (80139f8 <prvCheckForValidListAndQueue+0x60>)
 80139e2:	681b      	ldr	r3, [r3, #0]
 80139e4:	490b      	ldr	r1, [pc, #44]	@ (8013a14 <prvCheckForValidListAndQueue+0x7c>)
 80139e6:	4618      	mov	r0, r3
 80139e8:	f7fe fbfc 	bl	80121e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80139ec:	f000 f996 	bl	8013d1c <vPortExitCritical>
}
 80139f0:	bf00      	nop
 80139f2:	46bd      	mov	sp, r7
 80139f4:	bd80      	pop	{r7, pc}
 80139f6:	bf00      	nop
 80139f8:	20002fe0 	.word	0x20002fe0
 80139fc:	20002fb0 	.word	0x20002fb0
 8013a00:	20002fc4 	.word	0x20002fc4
 8013a04:	20002fd8 	.word	0x20002fd8
 8013a08:	20002fdc 	.word	0x20002fdc
 8013a0c:	2000308c 	.word	0x2000308c
 8013a10:	20002fec 	.word	0x20002fec
 8013a14:	08016e3c 	.word	0x08016e3c

08013a18 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013a18:	b580      	push	{r7, lr}
 8013a1a:	b08a      	sub	sp, #40	@ 0x28
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	60f8      	str	r0, [r7, #12]
 8013a20:	60b9      	str	r1, [r7, #8]
 8013a22:	607a      	str	r2, [r7, #4]
 8013a24:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8013a26:	f06f 0301 	mvn.w	r3, #1
 8013a2a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8013a30:	68bb      	ldr	r3, [r7, #8]
 8013a32:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013a38:	4b06      	ldr	r3, [pc, #24]	@ (8013a54 <xTimerPendFunctionCallFromISR+0x3c>)
 8013a3a:	6818      	ldr	r0, [r3, #0]
 8013a3c:	f107 0114 	add.w	r1, r7, #20
 8013a40:	2300      	movs	r3, #0
 8013a42:	683a      	ldr	r2, [r7, #0]
 8013a44:	f7fe f93e 	bl	8011cc4 <xQueueGenericSendFromISR>
 8013a48:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8013a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013a4c:	4618      	mov	r0, r3
 8013a4e:	3728      	adds	r7, #40	@ 0x28
 8013a50:	46bd      	mov	sp, r7
 8013a52:	bd80      	pop	{r7, pc}
 8013a54:	20002fe0 	.word	0x20002fe0

08013a58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013a58:	b480      	push	{r7}
 8013a5a:	b085      	sub	sp, #20
 8013a5c:	af00      	add	r7, sp, #0
 8013a5e:	60f8      	str	r0, [r7, #12]
 8013a60:	60b9      	str	r1, [r7, #8]
 8013a62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	3b04      	subs	r3, #4
 8013a68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013a70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	3b04      	subs	r3, #4
 8013a76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013a78:	68bb      	ldr	r3, [r7, #8]
 8013a7a:	f023 0201 	bic.w	r2, r3, #1
 8013a7e:	68fb      	ldr	r3, [r7, #12]
 8013a80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	3b04      	subs	r3, #4
 8013a86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013a88:	4a0c      	ldr	r2, [pc, #48]	@ (8013abc <pxPortInitialiseStack+0x64>)
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	3b14      	subs	r3, #20
 8013a92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013a94:	687a      	ldr	r2, [r7, #4]
 8013a96:	68fb      	ldr	r3, [r7, #12]
 8013a98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	3b04      	subs	r3, #4
 8013a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	f06f 0202 	mvn.w	r2, #2
 8013aa6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	3b20      	subs	r3, #32
 8013aac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013aae:	68fb      	ldr	r3, [r7, #12]
}
 8013ab0:	4618      	mov	r0, r3
 8013ab2:	3714      	adds	r7, #20
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aba:	4770      	bx	lr
 8013abc:	08013ac1 	.word	0x08013ac1

08013ac0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013ac0:	b480      	push	{r7}
 8013ac2:	b085      	sub	sp, #20
 8013ac4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013aca:	4b13      	ldr	r3, [pc, #76]	@ (8013b18 <prvTaskExitError+0x58>)
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ad2:	d00b      	beq.n	8013aec <prvTaskExitError+0x2c>
	__asm volatile
 8013ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ad8:	f383 8811 	msr	BASEPRI, r3
 8013adc:	f3bf 8f6f 	isb	sy
 8013ae0:	f3bf 8f4f 	dsb	sy
 8013ae4:	60fb      	str	r3, [r7, #12]
}
 8013ae6:	bf00      	nop
 8013ae8:	bf00      	nop
 8013aea:	e7fd      	b.n	8013ae8 <prvTaskExitError+0x28>
	__asm volatile
 8013aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013af0:	f383 8811 	msr	BASEPRI, r3
 8013af4:	f3bf 8f6f 	isb	sy
 8013af8:	f3bf 8f4f 	dsb	sy
 8013afc:	60bb      	str	r3, [r7, #8]
}
 8013afe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013b00:	bf00      	nop
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d0fc      	beq.n	8013b02 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013b08:	bf00      	nop
 8013b0a:	bf00      	nop
 8013b0c:	3714      	adds	r7, #20
 8013b0e:	46bd      	mov	sp, r7
 8013b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b14:	4770      	bx	lr
 8013b16:	bf00      	nop
 8013b18:	20000060 	.word	0x20000060
 8013b1c:	00000000 	.word	0x00000000

08013b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013b20:	4b07      	ldr	r3, [pc, #28]	@ (8013b40 <pxCurrentTCBConst2>)
 8013b22:	6819      	ldr	r1, [r3, #0]
 8013b24:	6808      	ldr	r0, [r1, #0]
 8013b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b2a:	f380 8809 	msr	PSP, r0
 8013b2e:	f3bf 8f6f 	isb	sy
 8013b32:	f04f 0000 	mov.w	r0, #0
 8013b36:	f380 8811 	msr	BASEPRI, r0
 8013b3a:	4770      	bx	lr
 8013b3c:	f3af 8000 	nop.w

08013b40 <pxCurrentTCBConst2>:
 8013b40:	20002ab0 	.word	0x20002ab0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013b44:	bf00      	nop
 8013b46:	bf00      	nop

08013b48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013b48:	4808      	ldr	r0, [pc, #32]	@ (8013b6c <prvPortStartFirstTask+0x24>)
 8013b4a:	6800      	ldr	r0, [r0, #0]
 8013b4c:	6800      	ldr	r0, [r0, #0]
 8013b4e:	f380 8808 	msr	MSP, r0
 8013b52:	f04f 0000 	mov.w	r0, #0
 8013b56:	f380 8814 	msr	CONTROL, r0
 8013b5a:	b662      	cpsie	i
 8013b5c:	b661      	cpsie	f
 8013b5e:	f3bf 8f4f 	dsb	sy
 8013b62:	f3bf 8f6f 	isb	sy
 8013b66:	df00      	svc	0
 8013b68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013b6a:	bf00      	nop
 8013b6c:	e000ed08 	.word	0xe000ed08

08013b70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	b086      	sub	sp, #24
 8013b74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013b76:	4b47      	ldr	r3, [pc, #284]	@ (8013c94 <xPortStartScheduler+0x124>)
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	4a47      	ldr	r2, [pc, #284]	@ (8013c98 <xPortStartScheduler+0x128>)
 8013b7c:	4293      	cmp	r3, r2
 8013b7e:	d10b      	bne.n	8013b98 <xPortStartScheduler+0x28>
	__asm volatile
 8013b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b84:	f383 8811 	msr	BASEPRI, r3
 8013b88:	f3bf 8f6f 	isb	sy
 8013b8c:	f3bf 8f4f 	dsb	sy
 8013b90:	60fb      	str	r3, [r7, #12]
}
 8013b92:	bf00      	nop
 8013b94:	bf00      	nop
 8013b96:	e7fd      	b.n	8013b94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013b98:	4b3e      	ldr	r3, [pc, #248]	@ (8013c94 <xPortStartScheduler+0x124>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	4a3f      	ldr	r2, [pc, #252]	@ (8013c9c <xPortStartScheduler+0x12c>)
 8013b9e:	4293      	cmp	r3, r2
 8013ba0:	d10b      	bne.n	8013bba <xPortStartScheduler+0x4a>
	__asm volatile
 8013ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ba6:	f383 8811 	msr	BASEPRI, r3
 8013baa:	f3bf 8f6f 	isb	sy
 8013bae:	f3bf 8f4f 	dsb	sy
 8013bb2:	613b      	str	r3, [r7, #16]
}
 8013bb4:	bf00      	nop
 8013bb6:	bf00      	nop
 8013bb8:	e7fd      	b.n	8013bb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013bba:	4b39      	ldr	r3, [pc, #228]	@ (8013ca0 <xPortStartScheduler+0x130>)
 8013bbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013bbe:	697b      	ldr	r3, [r7, #20]
 8013bc0:	781b      	ldrb	r3, [r3, #0]
 8013bc2:	b2db      	uxtb	r3, r3
 8013bc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013bc6:	697b      	ldr	r3, [r7, #20]
 8013bc8:	22ff      	movs	r2, #255	@ 0xff
 8013bca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013bcc:	697b      	ldr	r3, [r7, #20]
 8013bce:	781b      	ldrb	r3, [r3, #0]
 8013bd0:	b2db      	uxtb	r3, r3
 8013bd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013bd4:	78fb      	ldrb	r3, [r7, #3]
 8013bd6:	b2db      	uxtb	r3, r3
 8013bd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013bdc:	b2da      	uxtb	r2, r3
 8013bde:	4b31      	ldr	r3, [pc, #196]	@ (8013ca4 <xPortStartScheduler+0x134>)
 8013be0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013be2:	4b31      	ldr	r3, [pc, #196]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013be4:	2207      	movs	r2, #7
 8013be6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013be8:	e009      	b.n	8013bfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013bea:	4b2f      	ldr	r3, [pc, #188]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	3b01      	subs	r3, #1
 8013bf0:	4a2d      	ldr	r2, [pc, #180]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013bf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013bf4:	78fb      	ldrb	r3, [r7, #3]
 8013bf6:	b2db      	uxtb	r3, r3
 8013bf8:	005b      	lsls	r3, r3, #1
 8013bfa:	b2db      	uxtb	r3, r3
 8013bfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013bfe:	78fb      	ldrb	r3, [r7, #3]
 8013c00:	b2db      	uxtb	r3, r3
 8013c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013c06:	2b80      	cmp	r3, #128	@ 0x80
 8013c08:	d0ef      	beq.n	8013bea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013c0a:	4b27      	ldr	r3, [pc, #156]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	f1c3 0307 	rsb	r3, r3, #7
 8013c12:	2b04      	cmp	r3, #4
 8013c14:	d00b      	beq.n	8013c2e <xPortStartScheduler+0xbe>
	__asm volatile
 8013c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c1a:	f383 8811 	msr	BASEPRI, r3
 8013c1e:	f3bf 8f6f 	isb	sy
 8013c22:	f3bf 8f4f 	dsb	sy
 8013c26:	60bb      	str	r3, [r7, #8]
}
 8013c28:	bf00      	nop
 8013c2a:	bf00      	nop
 8013c2c:	e7fd      	b.n	8013c2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	021b      	lsls	r3, r3, #8
 8013c34:	4a1c      	ldr	r2, [pc, #112]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013c36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013c38:	4b1b      	ldr	r3, [pc, #108]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013c40:	4a19      	ldr	r2, [pc, #100]	@ (8013ca8 <xPortStartScheduler+0x138>)
 8013c42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	b2da      	uxtb	r2, r3
 8013c48:	697b      	ldr	r3, [r7, #20]
 8013c4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013c4c:	4b17      	ldr	r3, [pc, #92]	@ (8013cac <xPortStartScheduler+0x13c>)
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	4a16      	ldr	r2, [pc, #88]	@ (8013cac <xPortStartScheduler+0x13c>)
 8013c52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013c56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013c58:	4b14      	ldr	r3, [pc, #80]	@ (8013cac <xPortStartScheduler+0x13c>)
 8013c5a:	681b      	ldr	r3, [r3, #0]
 8013c5c:	4a13      	ldr	r2, [pc, #76]	@ (8013cac <xPortStartScheduler+0x13c>)
 8013c5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013c62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013c64:	f000 f8da 	bl	8013e1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013c68:	4b11      	ldr	r3, [pc, #68]	@ (8013cb0 <xPortStartScheduler+0x140>)
 8013c6a:	2200      	movs	r2, #0
 8013c6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013c6e:	f000 f8f9 	bl	8013e64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013c72:	4b10      	ldr	r3, [pc, #64]	@ (8013cb4 <xPortStartScheduler+0x144>)
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	4a0f      	ldr	r2, [pc, #60]	@ (8013cb4 <xPortStartScheduler+0x144>)
 8013c78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013c7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013c7e:	f7ff ff63 	bl	8013b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013c82:	f7fe ff31 	bl	8012ae8 <vTaskSwitchContext>
	prvTaskExitError();
 8013c86:	f7ff ff1b 	bl	8013ac0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013c8a:	2300      	movs	r3, #0
}
 8013c8c:	4618      	mov	r0, r3
 8013c8e:	3718      	adds	r7, #24
 8013c90:	46bd      	mov	sp, r7
 8013c92:	bd80      	pop	{r7, pc}
 8013c94:	e000ed00 	.word	0xe000ed00
 8013c98:	410fc271 	.word	0x410fc271
 8013c9c:	410fc270 	.word	0x410fc270
 8013ca0:	e000e400 	.word	0xe000e400
 8013ca4:	200030dc 	.word	0x200030dc
 8013ca8:	200030e0 	.word	0x200030e0
 8013cac:	e000ed20 	.word	0xe000ed20
 8013cb0:	20000060 	.word	0x20000060
 8013cb4:	e000ef34 	.word	0xe000ef34

08013cb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013cb8:	b480      	push	{r7}
 8013cba:	b083      	sub	sp, #12
 8013cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8013cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cc2:	f383 8811 	msr	BASEPRI, r3
 8013cc6:	f3bf 8f6f 	isb	sy
 8013cca:	f3bf 8f4f 	dsb	sy
 8013cce:	607b      	str	r3, [r7, #4]
}
 8013cd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013cd2:	4b10      	ldr	r3, [pc, #64]	@ (8013d14 <vPortEnterCritical+0x5c>)
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	3301      	adds	r3, #1
 8013cd8:	4a0e      	ldr	r2, [pc, #56]	@ (8013d14 <vPortEnterCritical+0x5c>)
 8013cda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8013d14 <vPortEnterCritical+0x5c>)
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	2b01      	cmp	r3, #1
 8013ce2:	d110      	bne.n	8013d06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8013d18 <vPortEnterCritical+0x60>)
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	b2db      	uxtb	r3, r3
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d00b      	beq.n	8013d06 <vPortEnterCritical+0x4e>
	__asm volatile
 8013cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cf2:	f383 8811 	msr	BASEPRI, r3
 8013cf6:	f3bf 8f6f 	isb	sy
 8013cfa:	f3bf 8f4f 	dsb	sy
 8013cfe:	603b      	str	r3, [r7, #0]
}
 8013d00:	bf00      	nop
 8013d02:	bf00      	nop
 8013d04:	e7fd      	b.n	8013d02 <vPortEnterCritical+0x4a>
	}
}
 8013d06:	bf00      	nop
 8013d08:	370c      	adds	r7, #12
 8013d0a:	46bd      	mov	sp, r7
 8013d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d10:	4770      	bx	lr
 8013d12:	bf00      	nop
 8013d14:	20000060 	.word	0x20000060
 8013d18:	e000ed04 	.word	0xe000ed04

08013d1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013d1c:	b480      	push	{r7}
 8013d1e:	b083      	sub	sp, #12
 8013d20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013d22:	4b12      	ldr	r3, [pc, #72]	@ (8013d6c <vPortExitCritical+0x50>)
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d10b      	bne.n	8013d42 <vPortExitCritical+0x26>
	__asm volatile
 8013d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d2e:	f383 8811 	msr	BASEPRI, r3
 8013d32:	f3bf 8f6f 	isb	sy
 8013d36:	f3bf 8f4f 	dsb	sy
 8013d3a:	607b      	str	r3, [r7, #4]
}
 8013d3c:	bf00      	nop
 8013d3e:	bf00      	nop
 8013d40:	e7fd      	b.n	8013d3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013d42:	4b0a      	ldr	r3, [pc, #40]	@ (8013d6c <vPortExitCritical+0x50>)
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	3b01      	subs	r3, #1
 8013d48:	4a08      	ldr	r2, [pc, #32]	@ (8013d6c <vPortExitCritical+0x50>)
 8013d4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013d4c:	4b07      	ldr	r3, [pc, #28]	@ (8013d6c <vPortExitCritical+0x50>)
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d105      	bne.n	8013d60 <vPortExitCritical+0x44>
 8013d54:	2300      	movs	r3, #0
 8013d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013d58:	683b      	ldr	r3, [r7, #0]
 8013d5a:	f383 8811 	msr	BASEPRI, r3
}
 8013d5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013d60:	bf00      	nop
 8013d62:	370c      	adds	r7, #12
 8013d64:	46bd      	mov	sp, r7
 8013d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d6a:	4770      	bx	lr
 8013d6c:	20000060 	.word	0x20000060

08013d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013d70:	f3ef 8009 	mrs	r0, PSP
 8013d74:	f3bf 8f6f 	isb	sy
 8013d78:	4b15      	ldr	r3, [pc, #84]	@ (8013dd0 <pxCurrentTCBConst>)
 8013d7a:	681a      	ldr	r2, [r3, #0]
 8013d7c:	f01e 0f10 	tst.w	lr, #16
 8013d80:	bf08      	it	eq
 8013d82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013d86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d8a:	6010      	str	r0, [r2, #0]
 8013d8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013d90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013d94:	f380 8811 	msr	BASEPRI, r0
 8013d98:	f3bf 8f4f 	dsb	sy
 8013d9c:	f3bf 8f6f 	isb	sy
 8013da0:	f7fe fea2 	bl	8012ae8 <vTaskSwitchContext>
 8013da4:	f04f 0000 	mov.w	r0, #0
 8013da8:	f380 8811 	msr	BASEPRI, r0
 8013dac:	bc09      	pop	{r0, r3}
 8013dae:	6819      	ldr	r1, [r3, #0]
 8013db0:	6808      	ldr	r0, [r1, #0]
 8013db2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013db6:	f01e 0f10 	tst.w	lr, #16
 8013dba:	bf08      	it	eq
 8013dbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013dc0:	f380 8809 	msr	PSP, r0
 8013dc4:	f3bf 8f6f 	isb	sy
 8013dc8:	4770      	bx	lr
 8013dca:	bf00      	nop
 8013dcc:	f3af 8000 	nop.w

08013dd0 <pxCurrentTCBConst>:
 8013dd0:	20002ab0 	.word	0x20002ab0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013dd4:	bf00      	nop
 8013dd6:	bf00      	nop

08013dd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b082      	sub	sp, #8
 8013ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8013dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013de2:	f383 8811 	msr	BASEPRI, r3
 8013de6:	f3bf 8f6f 	isb	sy
 8013dea:	f3bf 8f4f 	dsb	sy
 8013dee:	607b      	str	r3, [r7, #4]
}
 8013df0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013df2:	f7fe fdbf 	bl	8012974 <xTaskIncrementTick>
 8013df6:	4603      	mov	r3, r0
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d003      	beq.n	8013e04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013dfc:	4b06      	ldr	r3, [pc, #24]	@ (8013e18 <xPortSysTickHandler+0x40>)
 8013dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e02:	601a      	str	r2, [r3, #0]
 8013e04:	2300      	movs	r3, #0
 8013e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013e08:	683b      	ldr	r3, [r7, #0]
 8013e0a:	f383 8811 	msr	BASEPRI, r3
}
 8013e0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013e10:	bf00      	nop
 8013e12:	3708      	adds	r7, #8
 8013e14:	46bd      	mov	sp, r7
 8013e16:	bd80      	pop	{r7, pc}
 8013e18:	e000ed04 	.word	0xe000ed04

08013e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013e1c:	b480      	push	{r7}
 8013e1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013e20:	4b0b      	ldr	r3, [pc, #44]	@ (8013e50 <vPortSetupTimerInterrupt+0x34>)
 8013e22:	2200      	movs	r2, #0
 8013e24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013e26:	4b0b      	ldr	r3, [pc, #44]	@ (8013e54 <vPortSetupTimerInterrupt+0x38>)
 8013e28:	2200      	movs	r2, #0
 8013e2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8013e58 <vPortSetupTimerInterrupt+0x3c>)
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	4a0a      	ldr	r2, [pc, #40]	@ (8013e5c <vPortSetupTimerInterrupt+0x40>)
 8013e32:	fba2 2303 	umull	r2, r3, r2, r3
 8013e36:	099b      	lsrs	r3, r3, #6
 8013e38:	4a09      	ldr	r2, [pc, #36]	@ (8013e60 <vPortSetupTimerInterrupt+0x44>)
 8013e3a:	3b01      	subs	r3, #1
 8013e3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013e3e:	4b04      	ldr	r3, [pc, #16]	@ (8013e50 <vPortSetupTimerInterrupt+0x34>)
 8013e40:	2207      	movs	r2, #7
 8013e42:	601a      	str	r2, [r3, #0]
}
 8013e44:	bf00      	nop
 8013e46:	46bd      	mov	sp, r7
 8013e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4c:	4770      	bx	lr
 8013e4e:	bf00      	nop
 8013e50:	e000e010 	.word	0xe000e010
 8013e54:	e000e018 	.word	0xe000e018
 8013e58:	20000054 	.word	0x20000054
 8013e5c:	10624dd3 	.word	0x10624dd3
 8013e60:	e000e014 	.word	0xe000e014

08013e64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013e64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013e74 <vPortEnableVFP+0x10>
 8013e68:	6801      	ldr	r1, [r0, #0]
 8013e6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013e6e:	6001      	str	r1, [r0, #0]
 8013e70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013e72:	bf00      	nop
 8013e74:	e000ed88 	.word	0xe000ed88

08013e78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013e78:	b480      	push	{r7}
 8013e7a:	b085      	sub	sp, #20
 8013e7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013e7e:	f3ef 8305 	mrs	r3, IPSR
 8013e82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	2b0f      	cmp	r3, #15
 8013e88:	d915      	bls.n	8013eb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013e8a:	4a18      	ldr	r2, [pc, #96]	@ (8013eec <vPortValidateInterruptPriority+0x74>)
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	4413      	add	r3, r2
 8013e90:	781b      	ldrb	r3, [r3, #0]
 8013e92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013e94:	4b16      	ldr	r3, [pc, #88]	@ (8013ef0 <vPortValidateInterruptPriority+0x78>)
 8013e96:	781b      	ldrb	r3, [r3, #0]
 8013e98:	7afa      	ldrb	r2, [r7, #11]
 8013e9a:	429a      	cmp	r2, r3
 8013e9c:	d20b      	bcs.n	8013eb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ea2:	f383 8811 	msr	BASEPRI, r3
 8013ea6:	f3bf 8f6f 	isb	sy
 8013eaa:	f3bf 8f4f 	dsb	sy
 8013eae:	607b      	str	r3, [r7, #4]
}
 8013eb0:	bf00      	nop
 8013eb2:	bf00      	nop
 8013eb4:	e7fd      	b.n	8013eb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8013ef4 <vPortValidateInterruptPriority+0x7c>)
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8013ef8 <vPortValidateInterruptPriority+0x80>)
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	429a      	cmp	r2, r3
 8013ec4:	d90b      	bls.n	8013ede <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013eca:	f383 8811 	msr	BASEPRI, r3
 8013ece:	f3bf 8f6f 	isb	sy
 8013ed2:	f3bf 8f4f 	dsb	sy
 8013ed6:	603b      	str	r3, [r7, #0]
}
 8013ed8:	bf00      	nop
 8013eda:	bf00      	nop
 8013edc:	e7fd      	b.n	8013eda <vPortValidateInterruptPriority+0x62>
	}
 8013ede:	bf00      	nop
 8013ee0:	3714      	adds	r7, #20
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee8:	4770      	bx	lr
 8013eea:	bf00      	nop
 8013eec:	e000e3f0 	.word	0xe000e3f0
 8013ef0:	200030dc 	.word	0x200030dc
 8013ef4:	e000ed0c 	.word	0xe000ed0c
 8013ef8:	200030e0 	.word	0x200030e0

08013efc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b08a      	sub	sp, #40	@ 0x28
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013f04:	2300      	movs	r3, #0
 8013f06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013f08:	f7fe fc78 	bl	80127fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8014080 <pvPortMalloc+0x184>)
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d101      	bne.n	8013f18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013f14:	f000 f924 	bl	8014160 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013f18:	4b5a      	ldr	r3, [pc, #360]	@ (8014084 <pvPortMalloc+0x188>)
 8013f1a:	681a      	ldr	r2, [r3, #0]
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	4013      	ands	r3, r2
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	f040 8095 	bne.w	8014050 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d01e      	beq.n	8013f6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013f2c:	2208      	movs	r2, #8
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	4413      	add	r3, r2
 8013f32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	f003 0307 	and.w	r3, r3, #7
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d015      	beq.n	8013f6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	f023 0307 	bic.w	r3, r3, #7
 8013f44:	3308      	adds	r3, #8
 8013f46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	f003 0307 	and.w	r3, r3, #7
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d00b      	beq.n	8013f6a <pvPortMalloc+0x6e>
	__asm volatile
 8013f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f56:	f383 8811 	msr	BASEPRI, r3
 8013f5a:	f3bf 8f6f 	isb	sy
 8013f5e:	f3bf 8f4f 	dsb	sy
 8013f62:	617b      	str	r3, [r7, #20]
}
 8013f64:	bf00      	nop
 8013f66:	bf00      	nop
 8013f68:	e7fd      	b.n	8013f66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d06f      	beq.n	8014050 <pvPortMalloc+0x154>
 8013f70:	4b45      	ldr	r3, [pc, #276]	@ (8014088 <pvPortMalloc+0x18c>)
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	687a      	ldr	r2, [r7, #4]
 8013f76:	429a      	cmp	r2, r3
 8013f78:	d86a      	bhi.n	8014050 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013f7a:	4b44      	ldr	r3, [pc, #272]	@ (801408c <pvPortMalloc+0x190>)
 8013f7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013f7e:	4b43      	ldr	r3, [pc, #268]	@ (801408c <pvPortMalloc+0x190>)
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013f84:	e004      	b.n	8013f90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f8c:	681b      	ldr	r3, [r3, #0]
 8013f8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f92:	685b      	ldr	r3, [r3, #4]
 8013f94:	687a      	ldr	r2, [r7, #4]
 8013f96:	429a      	cmp	r2, r3
 8013f98:	d903      	bls.n	8013fa2 <pvPortMalloc+0xa6>
 8013f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d1f1      	bne.n	8013f86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013fa2:	4b37      	ldr	r3, [pc, #220]	@ (8014080 <pvPortMalloc+0x184>)
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013fa8:	429a      	cmp	r2, r3
 8013faa:	d051      	beq.n	8014050 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013fac:	6a3b      	ldr	r3, [r7, #32]
 8013fae:	681b      	ldr	r3, [r3, #0]
 8013fb0:	2208      	movs	r2, #8
 8013fb2:	4413      	add	r3, r2
 8013fb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fb8:	681a      	ldr	r2, [r3, #0]
 8013fba:	6a3b      	ldr	r3, [r7, #32]
 8013fbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fc0:	685a      	ldr	r2, [r3, #4]
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	1ad2      	subs	r2, r2, r3
 8013fc6:	2308      	movs	r3, #8
 8013fc8:	005b      	lsls	r3, r3, #1
 8013fca:	429a      	cmp	r2, r3
 8013fcc:	d920      	bls.n	8014010 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	4413      	add	r3, r2
 8013fd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013fd6:	69bb      	ldr	r3, [r7, #24]
 8013fd8:	f003 0307 	and.w	r3, r3, #7
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d00b      	beq.n	8013ff8 <pvPortMalloc+0xfc>
	__asm volatile
 8013fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013fe4:	f383 8811 	msr	BASEPRI, r3
 8013fe8:	f3bf 8f6f 	isb	sy
 8013fec:	f3bf 8f4f 	dsb	sy
 8013ff0:	613b      	str	r3, [r7, #16]
}
 8013ff2:	bf00      	nop
 8013ff4:	bf00      	nop
 8013ff6:	e7fd      	b.n	8013ff4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ffa:	685a      	ldr	r2, [r3, #4]
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	1ad2      	subs	r2, r2, r3
 8014000:	69bb      	ldr	r3, [r7, #24]
 8014002:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014006:	687a      	ldr	r2, [r7, #4]
 8014008:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801400a:	69b8      	ldr	r0, [r7, #24]
 801400c:	f000 f90a 	bl	8014224 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014010:	4b1d      	ldr	r3, [pc, #116]	@ (8014088 <pvPortMalloc+0x18c>)
 8014012:	681a      	ldr	r2, [r3, #0]
 8014014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014016:	685b      	ldr	r3, [r3, #4]
 8014018:	1ad3      	subs	r3, r2, r3
 801401a:	4a1b      	ldr	r2, [pc, #108]	@ (8014088 <pvPortMalloc+0x18c>)
 801401c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801401e:	4b1a      	ldr	r3, [pc, #104]	@ (8014088 <pvPortMalloc+0x18c>)
 8014020:	681a      	ldr	r2, [r3, #0]
 8014022:	4b1b      	ldr	r3, [pc, #108]	@ (8014090 <pvPortMalloc+0x194>)
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	429a      	cmp	r2, r3
 8014028:	d203      	bcs.n	8014032 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801402a:	4b17      	ldr	r3, [pc, #92]	@ (8014088 <pvPortMalloc+0x18c>)
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	4a18      	ldr	r2, [pc, #96]	@ (8014090 <pvPortMalloc+0x194>)
 8014030:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014034:	685a      	ldr	r2, [r3, #4]
 8014036:	4b13      	ldr	r3, [pc, #76]	@ (8014084 <pvPortMalloc+0x188>)
 8014038:	681b      	ldr	r3, [r3, #0]
 801403a:	431a      	orrs	r2, r3
 801403c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801403e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014042:	2200      	movs	r2, #0
 8014044:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014046:	4b13      	ldr	r3, [pc, #76]	@ (8014094 <pvPortMalloc+0x198>)
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	3301      	adds	r3, #1
 801404c:	4a11      	ldr	r2, [pc, #68]	@ (8014094 <pvPortMalloc+0x198>)
 801404e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014050:	f7fe fbe2 	bl	8012818 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014054:	69fb      	ldr	r3, [r7, #28]
 8014056:	f003 0307 	and.w	r3, r3, #7
 801405a:	2b00      	cmp	r3, #0
 801405c:	d00b      	beq.n	8014076 <pvPortMalloc+0x17a>
	__asm volatile
 801405e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014062:	f383 8811 	msr	BASEPRI, r3
 8014066:	f3bf 8f6f 	isb	sy
 801406a:	f3bf 8f4f 	dsb	sy
 801406e:	60fb      	str	r3, [r7, #12]
}
 8014070:	bf00      	nop
 8014072:	bf00      	nop
 8014074:	e7fd      	b.n	8014072 <pvPortMalloc+0x176>
	return pvReturn;
 8014076:	69fb      	ldr	r3, [r7, #28]
}
 8014078:	4618      	mov	r0, r3
 801407a:	3728      	adds	r7, #40	@ 0x28
 801407c:	46bd      	mov	sp, r7
 801407e:	bd80      	pop	{r7, pc}
 8014080:	20006cec 	.word	0x20006cec
 8014084:	20006d00 	.word	0x20006d00
 8014088:	20006cf0 	.word	0x20006cf0
 801408c:	20006ce4 	.word	0x20006ce4
 8014090:	20006cf4 	.word	0x20006cf4
 8014094:	20006cf8 	.word	0x20006cf8

08014098 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014098:	b580      	push	{r7, lr}
 801409a:	b086      	sub	sp, #24
 801409c:	af00      	add	r7, sp, #0
 801409e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d04f      	beq.n	801414a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80140aa:	2308      	movs	r3, #8
 80140ac:	425b      	negs	r3, r3
 80140ae:	697a      	ldr	r2, [r7, #20]
 80140b0:	4413      	add	r3, r2
 80140b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80140b4:	697b      	ldr	r3, [r7, #20]
 80140b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80140b8:	693b      	ldr	r3, [r7, #16]
 80140ba:	685a      	ldr	r2, [r3, #4]
 80140bc:	4b25      	ldr	r3, [pc, #148]	@ (8014154 <vPortFree+0xbc>)
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	4013      	ands	r3, r2
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d10b      	bne.n	80140de <vPortFree+0x46>
	__asm volatile
 80140c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140ca:	f383 8811 	msr	BASEPRI, r3
 80140ce:	f3bf 8f6f 	isb	sy
 80140d2:	f3bf 8f4f 	dsb	sy
 80140d6:	60fb      	str	r3, [r7, #12]
}
 80140d8:	bf00      	nop
 80140da:	bf00      	nop
 80140dc:	e7fd      	b.n	80140da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80140de:	693b      	ldr	r3, [r7, #16]
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d00b      	beq.n	80140fe <vPortFree+0x66>
	__asm volatile
 80140e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140ea:	f383 8811 	msr	BASEPRI, r3
 80140ee:	f3bf 8f6f 	isb	sy
 80140f2:	f3bf 8f4f 	dsb	sy
 80140f6:	60bb      	str	r3, [r7, #8]
}
 80140f8:	bf00      	nop
 80140fa:	bf00      	nop
 80140fc:	e7fd      	b.n	80140fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80140fe:	693b      	ldr	r3, [r7, #16]
 8014100:	685a      	ldr	r2, [r3, #4]
 8014102:	4b14      	ldr	r3, [pc, #80]	@ (8014154 <vPortFree+0xbc>)
 8014104:	681b      	ldr	r3, [r3, #0]
 8014106:	4013      	ands	r3, r2
 8014108:	2b00      	cmp	r3, #0
 801410a:	d01e      	beq.n	801414a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801410c:	693b      	ldr	r3, [r7, #16]
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d11a      	bne.n	801414a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014114:	693b      	ldr	r3, [r7, #16]
 8014116:	685a      	ldr	r2, [r3, #4]
 8014118:	4b0e      	ldr	r3, [pc, #56]	@ (8014154 <vPortFree+0xbc>)
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	43db      	mvns	r3, r3
 801411e:	401a      	ands	r2, r3
 8014120:	693b      	ldr	r3, [r7, #16]
 8014122:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014124:	f7fe fb6a 	bl	80127fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014128:	693b      	ldr	r3, [r7, #16]
 801412a:	685a      	ldr	r2, [r3, #4]
 801412c:	4b0a      	ldr	r3, [pc, #40]	@ (8014158 <vPortFree+0xc0>)
 801412e:	681b      	ldr	r3, [r3, #0]
 8014130:	4413      	add	r3, r2
 8014132:	4a09      	ldr	r2, [pc, #36]	@ (8014158 <vPortFree+0xc0>)
 8014134:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014136:	6938      	ldr	r0, [r7, #16]
 8014138:	f000 f874 	bl	8014224 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801413c:	4b07      	ldr	r3, [pc, #28]	@ (801415c <vPortFree+0xc4>)
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	3301      	adds	r3, #1
 8014142:	4a06      	ldr	r2, [pc, #24]	@ (801415c <vPortFree+0xc4>)
 8014144:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014146:	f7fe fb67 	bl	8012818 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801414a:	bf00      	nop
 801414c:	3718      	adds	r7, #24
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
 8014152:	bf00      	nop
 8014154:	20006d00 	.word	0x20006d00
 8014158:	20006cf0 	.word	0x20006cf0
 801415c:	20006cfc 	.word	0x20006cfc

08014160 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014160:	b480      	push	{r7}
 8014162:	b085      	sub	sp, #20
 8014164:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014166:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801416a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801416c:	4b27      	ldr	r3, [pc, #156]	@ (801420c <prvHeapInit+0xac>)
 801416e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014170:	68fb      	ldr	r3, [r7, #12]
 8014172:	f003 0307 	and.w	r3, r3, #7
 8014176:	2b00      	cmp	r3, #0
 8014178:	d00c      	beq.n	8014194 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	3307      	adds	r3, #7
 801417e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	f023 0307 	bic.w	r3, r3, #7
 8014186:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014188:	68ba      	ldr	r2, [r7, #8]
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	1ad3      	subs	r3, r2, r3
 801418e:	4a1f      	ldr	r2, [pc, #124]	@ (801420c <prvHeapInit+0xac>)
 8014190:	4413      	add	r3, r2
 8014192:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014198:	4a1d      	ldr	r2, [pc, #116]	@ (8014210 <prvHeapInit+0xb0>)
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801419e:	4b1c      	ldr	r3, [pc, #112]	@ (8014210 <prvHeapInit+0xb0>)
 80141a0:	2200      	movs	r2, #0
 80141a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	68ba      	ldr	r2, [r7, #8]
 80141a8:	4413      	add	r3, r2
 80141aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80141ac:	2208      	movs	r2, #8
 80141ae:	68fb      	ldr	r3, [r7, #12]
 80141b0:	1a9b      	subs	r3, r3, r2
 80141b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80141b4:	68fb      	ldr	r3, [r7, #12]
 80141b6:	f023 0307 	bic.w	r3, r3, #7
 80141ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	4a15      	ldr	r2, [pc, #84]	@ (8014214 <prvHeapInit+0xb4>)
 80141c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80141c2:	4b14      	ldr	r3, [pc, #80]	@ (8014214 <prvHeapInit+0xb4>)
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	2200      	movs	r2, #0
 80141c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80141ca:	4b12      	ldr	r3, [pc, #72]	@ (8014214 <prvHeapInit+0xb4>)
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	2200      	movs	r2, #0
 80141d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80141d6:	683b      	ldr	r3, [r7, #0]
 80141d8:	68fa      	ldr	r2, [r7, #12]
 80141da:	1ad2      	subs	r2, r2, r3
 80141dc:	683b      	ldr	r3, [r7, #0]
 80141de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80141e0:	4b0c      	ldr	r3, [pc, #48]	@ (8014214 <prvHeapInit+0xb4>)
 80141e2:	681a      	ldr	r2, [r3, #0]
 80141e4:	683b      	ldr	r3, [r7, #0]
 80141e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80141e8:	683b      	ldr	r3, [r7, #0]
 80141ea:	685b      	ldr	r3, [r3, #4]
 80141ec:	4a0a      	ldr	r2, [pc, #40]	@ (8014218 <prvHeapInit+0xb8>)
 80141ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80141f0:	683b      	ldr	r3, [r7, #0]
 80141f2:	685b      	ldr	r3, [r3, #4]
 80141f4:	4a09      	ldr	r2, [pc, #36]	@ (801421c <prvHeapInit+0xbc>)
 80141f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80141f8:	4b09      	ldr	r3, [pc, #36]	@ (8014220 <prvHeapInit+0xc0>)
 80141fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80141fe:	601a      	str	r2, [r3, #0]
}
 8014200:	bf00      	nop
 8014202:	3714      	adds	r7, #20
 8014204:	46bd      	mov	sp, r7
 8014206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801420a:	4770      	bx	lr
 801420c:	200030e4 	.word	0x200030e4
 8014210:	20006ce4 	.word	0x20006ce4
 8014214:	20006cec 	.word	0x20006cec
 8014218:	20006cf4 	.word	0x20006cf4
 801421c:	20006cf0 	.word	0x20006cf0
 8014220:	20006d00 	.word	0x20006d00

08014224 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014224:	b480      	push	{r7}
 8014226:	b085      	sub	sp, #20
 8014228:	af00      	add	r7, sp, #0
 801422a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801422c:	4b28      	ldr	r3, [pc, #160]	@ (80142d0 <prvInsertBlockIntoFreeList+0xac>)
 801422e:	60fb      	str	r3, [r7, #12]
 8014230:	e002      	b.n	8014238 <prvInsertBlockIntoFreeList+0x14>
 8014232:	68fb      	ldr	r3, [r7, #12]
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	60fb      	str	r3, [r7, #12]
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	687a      	ldr	r2, [r7, #4]
 801423e:	429a      	cmp	r2, r3
 8014240:	d8f7      	bhi.n	8014232 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014242:	68fb      	ldr	r3, [r7, #12]
 8014244:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	685b      	ldr	r3, [r3, #4]
 801424a:	68ba      	ldr	r2, [r7, #8]
 801424c:	4413      	add	r3, r2
 801424e:	687a      	ldr	r2, [r7, #4]
 8014250:	429a      	cmp	r2, r3
 8014252:	d108      	bne.n	8014266 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	685a      	ldr	r2, [r3, #4]
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	685b      	ldr	r3, [r3, #4]
 801425c:	441a      	add	r2, r3
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	685b      	ldr	r3, [r3, #4]
 801426e:	68ba      	ldr	r2, [r7, #8]
 8014270:	441a      	add	r2, r3
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	429a      	cmp	r2, r3
 8014278:	d118      	bne.n	80142ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801427a:	68fb      	ldr	r3, [r7, #12]
 801427c:	681a      	ldr	r2, [r3, #0]
 801427e:	4b15      	ldr	r3, [pc, #84]	@ (80142d4 <prvInsertBlockIntoFreeList+0xb0>)
 8014280:	681b      	ldr	r3, [r3, #0]
 8014282:	429a      	cmp	r2, r3
 8014284:	d00d      	beq.n	80142a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	685a      	ldr	r2, [r3, #4]
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	685b      	ldr	r3, [r3, #4]
 8014290:	441a      	add	r2, r3
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	681a      	ldr	r2, [r3, #0]
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	601a      	str	r2, [r3, #0]
 80142a0:	e008      	b.n	80142b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80142a2:	4b0c      	ldr	r3, [pc, #48]	@ (80142d4 <prvInsertBlockIntoFreeList+0xb0>)
 80142a4:	681a      	ldr	r2, [r3, #0]
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	601a      	str	r2, [r3, #0]
 80142aa:	e003      	b.n	80142b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	681a      	ldr	r2, [r3, #0]
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80142b4:	68fa      	ldr	r2, [r7, #12]
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	429a      	cmp	r2, r3
 80142ba:	d002      	beq.n	80142c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80142bc:	68fb      	ldr	r3, [r7, #12]
 80142be:	687a      	ldr	r2, [r7, #4]
 80142c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80142c2:	bf00      	nop
 80142c4:	3714      	adds	r7, #20
 80142c6:	46bd      	mov	sp, r7
 80142c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142cc:	4770      	bx	lr
 80142ce:	bf00      	nop
 80142d0:	20006ce4 	.word	0x20006ce4
 80142d4:	20006cec 	.word	0x20006cec

080142d8 <__cvt>:
 80142d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80142dc:	ec57 6b10 	vmov	r6, r7, d0
 80142e0:	2f00      	cmp	r7, #0
 80142e2:	460c      	mov	r4, r1
 80142e4:	4619      	mov	r1, r3
 80142e6:	463b      	mov	r3, r7
 80142e8:	bfbb      	ittet	lt
 80142ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80142ee:	461f      	movlt	r7, r3
 80142f0:	2300      	movge	r3, #0
 80142f2:	232d      	movlt	r3, #45	@ 0x2d
 80142f4:	700b      	strb	r3, [r1, #0]
 80142f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80142f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80142fc:	4691      	mov	r9, r2
 80142fe:	f023 0820 	bic.w	r8, r3, #32
 8014302:	bfbc      	itt	lt
 8014304:	4632      	movlt	r2, r6
 8014306:	4616      	movlt	r6, r2
 8014308:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801430c:	d005      	beq.n	801431a <__cvt+0x42>
 801430e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014312:	d100      	bne.n	8014316 <__cvt+0x3e>
 8014314:	3401      	adds	r4, #1
 8014316:	2102      	movs	r1, #2
 8014318:	e000      	b.n	801431c <__cvt+0x44>
 801431a:	2103      	movs	r1, #3
 801431c:	ab03      	add	r3, sp, #12
 801431e:	9301      	str	r3, [sp, #4]
 8014320:	ab02      	add	r3, sp, #8
 8014322:	9300      	str	r3, [sp, #0]
 8014324:	ec47 6b10 	vmov	d0, r6, r7
 8014328:	4653      	mov	r3, sl
 801432a:	4622      	mov	r2, r4
 801432c:	f000 fea4 	bl	8015078 <_dtoa_r>
 8014330:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014334:	4605      	mov	r5, r0
 8014336:	d119      	bne.n	801436c <__cvt+0x94>
 8014338:	f019 0f01 	tst.w	r9, #1
 801433c:	d00e      	beq.n	801435c <__cvt+0x84>
 801433e:	eb00 0904 	add.w	r9, r0, r4
 8014342:	2200      	movs	r2, #0
 8014344:	2300      	movs	r3, #0
 8014346:	4630      	mov	r0, r6
 8014348:	4639      	mov	r1, r7
 801434a:	f7ec fbe5 	bl	8000b18 <__aeabi_dcmpeq>
 801434e:	b108      	cbz	r0, 8014354 <__cvt+0x7c>
 8014350:	f8cd 900c 	str.w	r9, [sp, #12]
 8014354:	2230      	movs	r2, #48	@ 0x30
 8014356:	9b03      	ldr	r3, [sp, #12]
 8014358:	454b      	cmp	r3, r9
 801435a:	d31e      	bcc.n	801439a <__cvt+0xc2>
 801435c:	9b03      	ldr	r3, [sp, #12]
 801435e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014360:	1b5b      	subs	r3, r3, r5
 8014362:	4628      	mov	r0, r5
 8014364:	6013      	str	r3, [r2, #0]
 8014366:	b004      	add	sp, #16
 8014368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801436c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014370:	eb00 0904 	add.w	r9, r0, r4
 8014374:	d1e5      	bne.n	8014342 <__cvt+0x6a>
 8014376:	7803      	ldrb	r3, [r0, #0]
 8014378:	2b30      	cmp	r3, #48	@ 0x30
 801437a:	d10a      	bne.n	8014392 <__cvt+0xba>
 801437c:	2200      	movs	r2, #0
 801437e:	2300      	movs	r3, #0
 8014380:	4630      	mov	r0, r6
 8014382:	4639      	mov	r1, r7
 8014384:	f7ec fbc8 	bl	8000b18 <__aeabi_dcmpeq>
 8014388:	b918      	cbnz	r0, 8014392 <__cvt+0xba>
 801438a:	f1c4 0401 	rsb	r4, r4, #1
 801438e:	f8ca 4000 	str.w	r4, [sl]
 8014392:	f8da 3000 	ldr.w	r3, [sl]
 8014396:	4499      	add	r9, r3
 8014398:	e7d3      	b.n	8014342 <__cvt+0x6a>
 801439a:	1c59      	adds	r1, r3, #1
 801439c:	9103      	str	r1, [sp, #12]
 801439e:	701a      	strb	r2, [r3, #0]
 80143a0:	e7d9      	b.n	8014356 <__cvt+0x7e>

080143a2 <__exponent>:
 80143a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80143a4:	2900      	cmp	r1, #0
 80143a6:	bfba      	itte	lt
 80143a8:	4249      	neglt	r1, r1
 80143aa:	232d      	movlt	r3, #45	@ 0x2d
 80143ac:	232b      	movge	r3, #43	@ 0x2b
 80143ae:	2909      	cmp	r1, #9
 80143b0:	7002      	strb	r2, [r0, #0]
 80143b2:	7043      	strb	r3, [r0, #1]
 80143b4:	dd29      	ble.n	801440a <__exponent+0x68>
 80143b6:	f10d 0307 	add.w	r3, sp, #7
 80143ba:	461d      	mov	r5, r3
 80143bc:	270a      	movs	r7, #10
 80143be:	461a      	mov	r2, r3
 80143c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80143c4:	fb07 1416 	mls	r4, r7, r6, r1
 80143c8:	3430      	adds	r4, #48	@ 0x30
 80143ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80143ce:	460c      	mov	r4, r1
 80143d0:	2c63      	cmp	r4, #99	@ 0x63
 80143d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80143d6:	4631      	mov	r1, r6
 80143d8:	dcf1      	bgt.n	80143be <__exponent+0x1c>
 80143da:	3130      	adds	r1, #48	@ 0x30
 80143dc:	1e94      	subs	r4, r2, #2
 80143de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80143e2:	1c41      	adds	r1, r0, #1
 80143e4:	4623      	mov	r3, r4
 80143e6:	42ab      	cmp	r3, r5
 80143e8:	d30a      	bcc.n	8014400 <__exponent+0x5e>
 80143ea:	f10d 0309 	add.w	r3, sp, #9
 80143ee:	1a9b      	subs	r3, r3, r2
 80143f0:	42ac      	cmp	r4, r5
 80143f2:	bf88      	it	hi
 80143f4:	2300      	movhi	r3, #0
 80143f6:	3302      	adds	r3, #2
 80143f8:	4403      	add	r3, r0
 80143fa:	1a18      	subs	r0, r3, r0
 80143fc:	b003      	add	sp, #12
 80143fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014400:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014404:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014408:	e7ed      	b.n	80143e6 <__exponent+0x44>
 801440a:	2330      	movs	r3, #48	@ 0x30
 801440c:	3130      	adds	r1, #48	@ 0x30
 801440e:	7083      	strb	r3, [r0, #2]
 8014410:	70c1      	strb	r1, [r0, #3]
 8014412:	1d03      	adds	r3, r0, #4
 8014414:	e7f1      	b.n	80143fa <__exponent+0x58>
	...

08014418 <_printf_float>:
 8014418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801441c:	b08d      	sub	sp, #52	@ 0x34
 801441e:	460c      	mov	r4, r1
 8014420:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014424:	4616      	mov	r6, r2
 8014426:	461f      	mov	r7, r3
 8014428:	4605      	mov	r5, r0
 801442a:	f000 fcb9 	bl	8014da0 <_localeconv_r>
 801442e:	6803      	ldr	r3, [r0, #0]
 8014430:	9304      	str	r3, [sp, #16]
 8014432:	4618      	mov	r0, r3
 8014434:	f7eb ff44 	bl	80002c0 <strlen>
 8014438:	2300      	movs	r3, #0
 801443a:	930a      	str	r3, [sp, #40]	@ 0x28
 801443c:	f8d8 3000 	ldr.w	r3, [r8]
 8014440:	9005      	str	r0, [sp, #20]
 8014442:	3307      	adds	r3, #7
 8014444:	f023 0307 	bic.w	r3, r3, #7
 8014448:	f103 0208 	add.w	r2, r3, #8
 801444c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014450:	f8d4 b000 	ldr.w	fp, [r4]
 8014454:	f8c8 2000 	str.w	r2, [r8]
 8014458:	e9d3 8900 	ldrd	r8, r9, [r3]
 801445c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014460:	9307      	str	r3, [sp, #28]
 8014462:	f8cd 8018 	str.w	r8, [sp, #24]
 8014466:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801446a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801446e:	4b9c      	ldr	r3, [pc, #624]	@ (80146e0 <_printf_float+0x2c8>)
 8014470:	f04f 32ff 	mov.w	r2, #4294967295
 8014474:	f7ec fb82 	bl	8000b7c <__aeabi_dcmpun>
 8014478:	bb70      	cbnz	r0, 80144d8 <_printf_float+0xc0>
 801447a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801447e:	4b98      	ldr	r3, [pc, #608]	@ (80146e0 <_printf_float+0x2c8>)
 8014480:	f04f 32ff 	mov.w	r2, #4294967295
 8014484:	f7ec fb5c 	bl	8000b40 <__aeabi_dcmple>
 8014488:	bb30      	cbnz	r0, 80144d8 <_printf_float+0xc0>
 801448a:	2200      	movs	r2, #0
 801448c:	2300      	movs	r3, #0
 801448e:	4640      	mov	r0, r8
 8014490:	4649      	mov	r1, r9
 8014492:	f7ec fb4b 	bl	8000b2c <__aeabi_dcmplt>
 8014496:	b110      	cbz	r0, 801449e <_printf_float+0x86>
 8014498:	232d      	movs	r3, #45	@ 0x2d
 801449a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801449e:	4a91      	ldr	r2, [pc, #580]	@ (80146e4 <_printf_float+0x2cc>)
 80144a0:	4b91      	ldr	r3, [pc, #580]	@ (80146e8 <_printf_float+0x2d0>)
 80144a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80144a6:	bf8c      	ite	hi
 80144a8:	4690      	movhi	r8, r2
 80144aa:	4698      	movls	r8, r3
 80144ac:	2303      	movs	r3, #3
 80144ae:	6123      	str	r3, [r4, #16]
 80144b0:	f02b 0304 	bic.w	r3, fp, #4
 80144b4:	6023      	str	r3, [r4, #0]
 80144b6:	f04f 0900 	mov.w	r9, #0
 80144ba:	9700      	str	r7, [sp, #0]
 80144bc:	4633      	mov	r3, r6
 80144be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80144c0:	4621      	mov	r1, r4
 80144c2:	4628      	mov	r0, r5
 80144c4:	f000 f9d2 	bl	801486c <_printf_common>
 80144c8:	3001      	adds	r0, #1
 80144ca:	f040 808d 	bne.w	80145e8 <_printf_float+0x1d0>
 80144ce:	f04f 30ff 	mov.w	r0, #4294967295
 80144d2:	b00d      	add	sp, #52	@ 0x34
 80144d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144d8:	4642      	mov	r2, r8
 80144da:	464b      	mov	r3, r9
 80144dc:	4640      	mov	r0, r8
 80144de:	4649      	mov	r1, r9
 80144e0:	f7ec fb4c 	bl	8000b7c <__aeabi_dcmpun>
 80144e4:	b140      	cbz	r0, 80144f8 <_printf_float+0xe0>
 80144e6:	464b      	mov	r3, r9
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	bfbc      	itt	lt
 80144ec:	232d      	movlt	r3, #45	@ 0x2d
 80144ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80144f2:	4a7e      	ldr	r2, [pc, #504]	@ (80146ec <_printf_float+0x2d4>)
 80144f4:	4b7e      	ldr	r3, [pc, #504]	@ (80146f0 <_printf_float+0x2d8>)
 80144f6:	e7d4      	b.n	80144a2 <_printf_float+0x8a>
 80144f8:	6863      	ldr	r3, [r4, #4]
 80144fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80144fe:	9206      	str	r2, [sp, #24]
 8014500:	1c5a      	adds	r2, r3, #1
 8014502:	d13b      	bne.n	801457c <_printf_float+0x164>
 8014504:	2306      	movs	r3, #6
 8014506:	6063      	str	r3, [r4, #4]
 8014508:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801450c:	2300      	movs	r3, #0
 801450e:	6022      	str	r2, [r4, #0]
 8014510:	9303      	str	r3, [sp, #12]
 8014512:	ab0a      	add	r3, sp, #40	@ 0x28
 8014514:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014518:	ab09      	add	r3, sp, #36	@ 0x24
 801451a:	9300      	str	r3, [sp, #0]
 801451c:	6861      	ldr	r1, [r4, #4]
 801451e:	ec49 8b10 	vmov	d0, r8, r9
 8014522:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014526:	4628      	mov	r0, r5
 8014528:	f7ff fed6 	bl	80142d8 <__cvt>
 801452c:	9b06      	ldr	r3, [sp, #24]
 801452e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014530:	2b47      	cmp	r3, #71	@ 0x47
 8014532:	4680      	mov	r8, r0
 8014534:	d129      	bne.n	801458a <_printf_float+0x172>
 8014536:	1cc8      	adds	r0, r1, #3
 8014538:	db02      	blt.n	8014540 <_printf_float+0x128>
 801453a:	6863      	ldr	r3, [r4, #4]
 801453c:	4299      	cmp	r1, r3
 801453e:	dd41      	ble.n	80145c4 <_printf_float+0x1ac>
 8014540:	f1aa 0a02 	sub.w	sl, sl, #2
 8014544:	fa5f fa8a 	uxtb.w	sl, sl
 8014548:	3901      	subs	r1, #1
 801454a:	4652      	mov	r2, sl
 801454c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014550:	9109      	str	r1, [sp, #36]	@ 0x24
 8014552:	f7ff ff26 	bl	80143a2 <__exponent>
 8014556:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014558:	1813      	adds	r3, r2, r0
 801455a:	2a01      	cmp	r2, #1
 801455c:	4681      	mov	r9, r0
 801455e:	6123      	str	r3, [r4, #16]
 8014560:	dc02      	bgt.n	8014568 <_printf_float+0x150>
 8014562:	6822      	ldr	r2, [r4, #0]
 8014564:	07d2      	lsls	r2, r2, #31
 8014566:	d501      	bpl.n	801456c <_printf_float+0x154>
 8014568:	3301      	adds	r3, #1
 801456a:	6123      	str	r3, [r4, #16]
 801456c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014570:	2b00      	cmp	r3, #0
 8014572:	d0a2      	beq.n	80144ba <_printf_float+0xa2>
 8014574:	232d      	movs	r3, #45	@ 0x2d
 8014576:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801457a:	e79e      	b.n	80144ba <_printf_float+0xa2>
 801457c:	9a06      	ldr	r2, [sp, #24]
 801457e:	2a47      	cmp	r2, #71	@ 0x47
 8014580:	d1c2      	bne.n	8014508 <_printf_float+0xf0>
 8014582:	2b00      	cmp	r3, #0
 8014584:	d1c0      	bne.n	8014508 <_printf_float+0xf0>
 8014586:	2301      	movs	r3, #1
 8014588:	e7bd      	b.n	8014506 <_printf_float+0xee>
 801458a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801458e:	d9db      	bls.n	8014548 <_printf_float+0x130>
 8014590:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014594:	d118      	bne.n	80145c8 <_printf_float+0x1b0>
 8014596:	2900      	cmp	r1, #0
 8014598:	6863      	ldr	r3, [r4, #4]
 801459a:	dd0b      	ble.n	80145b4 <_printf_float+0x19c>
 801459c:	6121      	str	r1, [r4, #16]
 801459e:	b913      	cbnz	r3, 80145a6 <_printf_float+0x18e>
 80145a0:	6822      	ldr	r2, [r4, #0]
 80145a2:	07d0      	lsls	r0, r2, #31
 80145a4:	d502      	bpl.n	80145ac <_printf_float+0x194>
 80145a6:	3301      	adds	r3, #1
 80145a8:	440b      	add	r3, r1
 80145aa:	6123      	str	r3, [r4, #16]
 80145ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80145ae:	f04f 0900 	mov.w	r9, #0
 80145b2:	e7db      	b.n	801456c <_printf_float+0x154>
 80145b4:	b913      	cbnz	r3, 80145bc <_printf_float+0x1a4>
 80145b6:	6822      	ldr	r2, [r4, #0]
 80145b8:	07d2      	lsls	r2, r2, #31
 80145ba:	d501      	bpl.n	80145c0 <_printf_float+0x1a8>
 80145bc:	3302      	adds	r3, #2
 80145be:	e7f4      	b.n	80145aa <_printf_float+0x192>
 80145c0:	2301      	movs	r3, #1
 80145c2:	e7f2      	b.n	80145aa <_printf_float+0x192>
 80145c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80145c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80145ca:	4299      	cmp	r1, r3
 80145cc:	db05      	blt.n	80145da <_printf_float+0x1c2>
 80145ce:	6823      	ldr	r3, [r4, #0]
 80145d0:	6121      	str	r1, [r4, #16]
 80145d2:	07d8      	lsls	r0, r3, #31
 80145d4:	d5ea      	bpl.n	80145ac <_printf_float+0x194>
 80145d6:	1c4b      	adds	r3, r1, #1
 80145d8:	e7e7      	b.n	80145aa <_printf_float+0x192>
 80145da:	2900      	cmp	r1, #0
 80145dc:	bfd4      	ite	le
 80145de:	f1c1 0202 	rsble	r2, r1, #2
 80145e2:	2201      	movgt	r2, #1
 80145e4:	4413      	add	r3, r2
 80145e6:	e7e0      	b.n	80145aa <_printf_float+0x192>
 80145e8:	6823      	ldr	r3, [r4, #0]
 80145ea:	055a      	lsls	r2, r3, #21
 80145ec:	d407      	bmi.n	80145fe <_printf_float+0x1e6>
 80145ee:	6923      	ldr	r3, [r4, #16]
 80145f0:	4642      	mov	r2, r8
 80145f2:	4631      	mov	r1, r6
 80145f4:	4628      	mov	r0, r5
 80145f6:	47b8      	blx	r7
 80145f8:	3001      	adds	r0, #1
 80145fa:	d12b      	bne.n	8014654 <_printf_float+0x23c>
 80145fc:	e767      	b.n	80144ce <_printf_float+0xb6>
 80145fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014602:	f240 80dd 	bls.w	80147c0 <_printf_float+0x3a8>
 8014606:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801460a:	2200      	movs	r2, #0
 801460c:	2300      	movs	r3, #0
 801460e:	f7ec fa83 	bl	8000b18 <__aeabi_dcmpeq>
 8014612:	2800      	cmp	r0, #0
 8014614:	d033      	beq.n	801467e <_printf_float+0x266>
 8014616:	4a37      	ldr	r2, [pc, #220]	@ (80146f4 <_printf_float+0x2dc>)
 8014618:	2301      	movs	r3, #1
 801461a:	4631      	mov	r1, r6
 801461c:	4628      	mov	r0, r5
 801461e:	47b8      	blx	r7
 8014620:	3001      	adds	r0, #1
 8014622:	f43f af54 	beq.w	80144ce <_printf_float+0xb6>
 8014626:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801462a:	4543      	cmp	r3, r8
 801462c:	db02      	blt.n	8014634 <_printf_float+0x21c>
 801462e:	6823      	ldr	r3, [r4, #0]
 8014630:	07d8      	lsls	r0, r3, #31
 8014632:	d50f      	bpl.n	8014654 <_printf_float+0x23c>
 8014634:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014638:	4631      	mov	r1, r6
 801463a:	4628      	mov	r0, r5
 801463c:	47b8      	blx	r7
 801463e:	3001      	adds	r0, #1
 8014640:	f43f af45 	beq.w	80144ce <_printf_float+0xb6>
 8014644:	f04f 0900 	mov.w	r9, #0
 8014648:	f108 38ff 	add.w	r8, r8, #4294967295
 801464c:	f104 0a1a 	add.w	sl, r4, #26
 8014650:	45c8      	cmp	r8, r9
 8014652:	dc09      	bgt.n	8014668 <_printf_float+0x250>
 8014654:	6823      	ldr	r3, [r4, #0]
 8014656:	079b      	lsls	r3, r3, #30
 8014658:	f100 8103 	bmi.w	8014862 <_printf_float+0x44a>
 801465c:	68e0      	ldr	r0, [r4, #12]
 801465e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014660:	4298      	cmp	r0, r3
 8014662:	bfb8      	it	lt
 8014664:	4618      	movlt	r0, r3
 8014666:	e734      	b.n	80144d2 <_printf_float+0xba>
 8014668:	2301      	movs	r3, #1
 801466a:	4652      	mov	r2, sl
 801466c:	4631      	mov	r1, r6
 801466e:	4628      	mov	r0, r5
 8014670:	47b8      	blx	r7
 8014672:	3001      	adds	r0, #1
 8014674:	f43f af2b 	beq.w	80144ce <_printf_float+0xb6>
 8014678:	f109 0901 	add.w	r9, r9, #1
 801467c:	e7e8      	b.n	8014650 <_printf_float+0x238>
 801467e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014680:	2b00      	cmp	r3, #0
 8014682:	dc39      	bgt.n	80146f8 <_printf_float+0x2e0>
 8014684:	4a1b      	ldr	r2, [pc, #108]	@ (80146f4 <_printf_float+0x2dc>)
 8014686:	2301      	movs	r3, #1
 8014688:	4631      	mov	r1, r6
 801468a:	4628      	mov	r0, r5
 801468c:	47b8      	blx	r7
 801468e:	3001      	adds	r0, #1
 8014690:	f43f af1d 	beq.w	80144ce <_printf_float+0xb6>
 8014694:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014698:	ea59 0303 	orrs.w	r3, r9, r3
 801469c:	d102      	bne.n	80146a4 <_printf_float+0x28c>
 801469e:	6823      	ldr	r3, [r4, #0]
 80146a0:	07d9      	lsls	r1, r3, #31
 80146a2:	d5d7      	bpl.n	8014654 <_printf_float+0x23c>
 80146a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80146a8:	4631      	mov	r1, r6
 80146aa:	4628      	mov	r0, r5
 80146ac:	47b8      	blx	r7
 80146ae:	3001      	adds	r0, #1
 80146b0:	f43f af0d 	beq.w	80144ce <_printf_float+0xb6>
 80146b4:	f04f 0a00 	mov.w	sl, #0
 80146b8:	f104 0b1a 	add.w	fp, r4, #26
 80146bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146be:	425b      	negs	r3, r3
 80146c0:	4553      	cmp	r3, sl
 80146c2:	dc01      	bgt.n	80146c8 <_printf_float+0x2b0>
 80146c4:	464b      	mov	r3, r9
 80146c6:	e793      	b.n	80145f0 <_printf_float+0x1d8>
 80146c8:	2301      	movs	r3, #1
 80146ca:	465a      	mov	r2, fp
 80146cc:	4631      	mov	r1, r6
 80146ce:	4628      	mov	r0, r5
 80146d0:	47b8      	blx	r7
 80146d2:	3001      	adds	r0, #1
 80146d4:	f43f aefb 	beq.w	80144ce <_printf_float+0xb6>
 80146d8:	f10a 0a01 	add.w	sl, sl, #1
 80146dc:	e7ee      	b.n	80146bc <_printf_float+0x2a4>
 80146de:	bf00      	nop
 80146e0:	7fefffff 	.word	0x7fefffff
 80146e4:	08016fe0 	.word	0x08016fe0
 80146e8:	08016fdc 	.word	0x08016fdc
 80146ec:	08016fe8 	.word	0x08016fe8
 80146f0:	08016fe4 	.word	0x08016fe4
 80146f4:	08016fec 	.word	0x08016fec
 80146f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80146fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80146fe:	4553      	cmp	r3, sl
 8014700:	bfa8      	it	ge
 8014702:	4653      	movge	r3, sl
 8014704:	2b00      	cmp	r3, #0
 8014706:	4699      	mov	r9, r3
 8014708:	dc36      	bgt.n	8014778 <_printf_float+0x360>
 801470a:	f04f 0b00 	mov.w	fp, #0
 801470e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014712:	f104 021a 	add.w	r2, r4, #26
 8014716:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014718:	9306      	str	r3, [sp, #24]
 801471a:	eba3 0309 	sub.w	r3, r3, r9
 801471e:	455b      	cmp	r3, fp
 8014720:	dc31      	bgt.n	8014786 <_printf_float+0x36e>
 8014722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014724:	459a      	cmp	sl, r3
 8014726:	dc3a      	bgt.n	801479e <_printf_float+0x386>
 8014728:	6823      	ldr	r3, [r4, #0]
 801472a:	07da      	lsls	r2, r3, #31
 801472c:	d437      	bmi.n	801479e <_printf_float+0x386>
 801472e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014730:	ebaa 0903 	sub.w	r9, sl, r3
 8014734:	9b06      	ldr	r3, [sp, #24]
 8014736:	ebaa 0303 	sub.w	r3, sl, r3
 801473a:	4599      	cmp	r9, r3
 801473c:	bfa8      	it	ge
 801473e:	4699      	movge	r9, r3
 8014740:	f1b9 0f00 	cmp.w	r9, #0
 8014744:	dc33      	bgt.n	80147ae <_printf_float+0x396>
 8014746:	f04f 0800 	mov.w	r8, #0
 801474a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801474e:	f104 0b1a 	add.w	fp, r4, #26
 8014752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014754:	ebaa 0303 	sub.w	r3, sl, r3
 8014758:	eba3 0309 	sub.w	r3, r3, r9
 801475c:	4543      	cmp	r3, r8
 801475e:	f77f af79 	ble.w	8014654 <_printf_float+0x23c>
 8014762:	2301      	movs	r3, #1
 8014764:	465a      	mov	r2, fp
 8014766:	4631      	mov	r1, r6
 8014768:	4628      	mov	r0, r5
 801476a:	47b8      	blx	r7
 801476c:	3001      	adds	r0, #1
 801476e:	f43f aeae 	beq.w	80144ce <_printf_float+0xb6>
 8014772:	f108 0801 	add.w	r8, r8, #1
 8014776:	e7ec      	b.n	8014752 <_printf_float+0x33a>
 8014778:	4642      	mov	r2, r8
 801477a:	4631      	mov	r1, r6
 801477c:	4628      	mov	r0, r5
 801477e:	47b8      	blx	r7
 8014780:	3001      	adds	r0, #1
 8014782:	d1c2      	bne.n	801470a <_printf_float+0x2f2>
 8014784:	e6a3      	b.n	80144ce <_printf_float+0xb6>
 8014786:	2301      	movs	r3, #1
 8014788:	4631      	mov	r1, r6
 801478a:	4628      	mov	r0, r5
 801478c:	9206      	str	r2, [sp, #24]
 801478e:	47b8      	blx	r7
 8014790:	3001      	adds	r0, #1
 8014792:	f43f ae9c 	beq.w	80144ce <_printf_float+0xb6>
 8014796:	9a06      	ldr	r2, [sp, #24]
 8014798:	f10b 0b01 	add.w	fp, fp, #1
 801479c:	e7bb      	b.n	8014716 <_printf_float+0x2fe>
 801479e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147a2:	4631      	mov	r1, r6
 80147a4:	4628      	mov	r0, r5
 80147a6:	47b8      	blx	r7
 80147a8:	3001      	adds	r0, #1
 80147aa:	d1c0      	bne.n	801472e <_printf_float+0x316>
 80147ac:	e68f      	b.n	80144ce <_printf_float+0xb6>
 80147ae:	9a06      	ldr	r2, [sp, #24]
 80147b0:	464b      	mov	r3, r9
 80147b2:	4442      	add	r2, r8
 80147b4:	4631      	mov	r1, r6
 80147b6:	4628      	mov	r0, r5
 80147b8:	47b8      	blx	r7
 80147ba:	3001      	adds	r0, #1
 80147bc:	d1c3      	bne.n	8014746 <_printf_float+0x32e>
 80147be:	e686      	b.n	80144ce <_printf_float+0xb6>
 80147c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80147c4:	f1ba 0f01 	cmp.w	sl, #1
 80147c8:	dc01      	bgt.n	80147ce <_printf_float+0x3b6>
 80147ca:	07db      	lsls	r3, r3, #31
 80147cc:	d536      	bpl.n	801483c <_printf_float+0x424>
 80147ce:	2301      	movs	r3, #1
 80147d0:	4642      	mov	r2, r8
 80147d2:	4631      	mov	r1, r6
 80147d4:	4628      	mov	r0, r5
 80147d6:	47b8      	blx	r7
 80147d8:	3001      	adds	r0, #1
 80147da:	f43f ae78 	beq.w	80144ce <_printf_float+0xb6>
 80147de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147e2:	4631      	mov	r1, r6
 80147e4:	4628      	mov	r0, r5
 80147e6:	47b8      	blx	r7
 80147e8:	3001      	adds	r0, #1
 80147ea:	f43f ae70 	beq.w	80144ce <_printf_float+0xb6>
 80147ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80147f2:	2200      	movs	r2, #0
 80147f4:	2300      	movs	r3, #0
 80147f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80147fa:	f7ec f98d 	bl	8000b18 <__aeabi_dcmpeq>
 80147fe:	b9c0      	cbnz	r0, 8014832 <_printf_float+0x41a>
 8014800:	4653      	mov	r3, sl
 8014802:	f108 0201 	add.w	r2, r8, #1
 8014806:	4631      	mov	r1, r6
 8014808:	4628      	mov	r0, r5
 801480a:	47b8      	blx	r7
 801480c:	3001      	adds	r0, #1
 801480e:	d10c      	bne.n	801482a <_printf_float+0x412>
 8014810:	e65d      	b.n	80144ce <_printf_float+0xb6>
 8014812:	2301      	movs	r3, #1
 8014814:	465a      	mov	r2, fp
 8014816:	4631      	mov	r1, r6
 8014818:	4628      	mov	r0, r5
 801481a:	47b8      	blx	r7
 801481c:	3001      	adds	r0, #1
 801481e:	f43f ae56 	beq.w	80144ce <_printf_float+0xb6>
 8014822:	f108 0801 	add.w	r8, r8, #1
 8014826:	45d0      	cmp	r8, sl
 8014828:	dbf3      	blt.n	8014812 <_printf_float+0x3fa>
 801482a:	464b      	mov	r3, r9
 801482c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014830:	e6df      	b.n	80145f2 <_printf_float+0x1da>
 8014832:	f04f 0800 	mov.w	r8, #0
 8014836:	f104 0b1a 	add.w	fp, r4, #26
 801483a:	e7f4      	b.n	8014826 <_printf_float+0x40e>
 801483c:	2301      	movs	r3, #1
 801483e:	4642      	mov	r2, r8
 8014840:	e7e1      	b.n	8014806 <_printf_float+0x3ee>
 8014842:	2301      	movs	r3, #1
 8014844:	464a      	mov	r2, r9
 8014846:	4631      	mov	r1, r6
 8014848:	4628      	mov	r0, r5
 801484a:	47b8      	blx	r7
 801484c:	3001      	adds	r0, #1
 801484e:	f43f ae3e 	beq.w	80144ce <_printf_float+0xb6>
 8014852:	f108 0801 	add.w	r8, r8, #1
 8014856:	68e3      	ldr	r3, [r4, #12]
 8014858:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801485a:	1a5b      	subs	r3, r3, r1
 801485c:	4543      	cmp	r3, r8
 801485e:	dcf0      	bgt.n	8014842 <_printf_float+0x42a>
 8014860:	e6fc      	b.n	801465c <_printf_float+0x244>
 8014862:	f04f 0800 	mov.w	r8, #0
 8014866:	f104 0919 	add.w	r9, r4, #25
 801486a:	e7f4      	b.n	8014856 <_printf_float+0x43e>

0801486c <_printf_common>:
 801486c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014870:	4616      	mov	r6, r2
 8014872:	4698      	mov	r8, r3
 8014874:	688a      	ldr	r2, [r1, #8]
 8014876:	690b      	ldr	r3, [r1, #16]
 8014878:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801487c:	4293      	cmp	r3, r2
 801487e:	bfb8      	it	lt
 8014880:	4613      	movlt	r3, r2
 8014882:	6033      	str	r3, [r6, #0]
 8014884:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014888:	4607      	mov	r7, r0
 801488a:	460c      	mov	r4, r1
 801488c:	b10a      	cbz	r2, 8014892 <_printf_common+0x26>
 801488e:	3301      	adds	r3, #1
 8014890:	6033      	str	r3, [r6, #0]
 8014892:	6823      	ldr	r3, [r4, #0]
 8014894:	0699      	lsls	r1, r3, #26
 8014896:	bf42      	ittt	mi
 8014898:	6833      	ldrmi	r3, [r6, #0]
 801489a:	3302      	addmi	r3, #2
 801489c:	6033      	strmi	r3, [r6, #0]
 801489e:	6825      	ldr	r5, [r4, #0]
 80148a0:	f015 0506 	ands.w	r5, r5, #6
 80148a4:	d106      	bne.n	80148b4 <_printf_common+0x48>
 80148a6:	f104 0a19 	add.w	sl, r4, #25
 80148aa:	68e3      	ldr	r3, [r4, #12]
 80148ac:	6832      	ldr	r2, [r6, #0]
 80148ae:	1a9b      	subs	r3, r3, r2
 80148b0:	42ab      	cmp	r3, r5
 80148b2:	dc26      	bgt.n	8014902 <_printf_common+0x96>
 80148b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80148b8:	6822      	ldr	r2, [r4, #0]
 80148ba:	3b00      	subs	r3, #0
 80148bc:	bf18      	it	ne
 80148be:	2301      	movne	r3, #1
 80148c0:	0692      	lsls	r2, r2, #26
 80148c2:	d42b      	bmi.n	801491c <_printf_common+0xb0>
 80148c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80148c8:	4641      	mov	r1, r8
 80148ca:	4638      	mov	r0, r7
 80148cc:	47c8      	blx	r9
 80148ce:	3001      	adds	r0, #1
 80148d0:	d01e      	beq.n	8014910 <_printf_common+0xa4>
 80148d2:	6823      	ldr	r3, [r4, #0]
 80148d4:	6922      	ldr	r2, [r4, #16]
 80148d6:	f003 0306 	and.w	r3, r3, #6
 80148da:	2b04      	cmp	r3, #4
 80148dc:	bf02      	ittt	eq
 80148de:	68e5      	ldreq	r5, [r4, #12]
 80148e0:	6833      	ldreq	r3, [r6, #0]
 80148e2:	1aed      	subeq	r5, r5, r3
 80148e4:	68a3      	ldr	r3, [r4, #8]
 80148e6:	bf0c      	ite	eq
 80148e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80148ec:	2500      	movne	r5, #0
 80148ee:	4293      	cmp	r3, r2
 80148f0:	bfc4      	itt	gt
 80148f2:	1a9b      	subgt	r3, r3, r2
 80148f4:	18ed      	addgt	r5, r5, r3
 80148f6:	2600      	movs	r6, #0
 80148f8:	341a      	adds	r4, #26
 80148fa:	42b5      	cmp	r5, r6
 80148fc:	d11a      	bne.n	8014934 <_printf_common+0xc8>
 80148fe:	2000      	movs	r0, #0
 8014900:	e008      	b.n	8014914 <_printf_common+0xa8>
 8014902:	2301      	movs	r3, #1
 8014904:	4652      	mov	r2, sl
 8014906:	4641      	mov	r1, r8
 8014908:	4638      	mov	r0, r7
 801490a:	47c8      	blx	r9
 801490c:	3001      	adds	r0, #1
 801490e:	d103      	bne.n	8014918 <_printf_common+0xac>
 8014910:	f04f 30ff 	mov.w	r0, #4294967295
 8014914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014918:	3501      	adds	r5, #1
 801491a:	e7c6      	b.n	80148aa <_printf_common+0x3e>
 801491c:	18e1      	adds	r1, r4, r3
 801491e:	1c5a      	adds	r2, r3, #1
 8014920:	2030      	movs	r0, #48	@ 0x30
 8014922:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014926:	4422      	add	r2, r4
 8014928:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801492c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014930:	3302      	adds	r3, #2
 8014932:	e7c7      	b.n	80148c4 <_printf_common+0x58>
 8014934:	2301      	movs	r3, #1
 8014936:	4622      	mov	r2, r4
 8014938:	4641      	mov	r1, r8
 801493a:	4638      	mov	r0, r7
 801493c:	47c8      	blx	r9
 801493e:	3001      	adds	r0, #1
 8014940:	d0e6      	beq.n	8014910 <_printf_common+0xa4>
 8014942:	3601      	adds	r6, #1
 8014944:	e7d9      	b.n	80148fa <_printf_common+0x8e>
	...

08014948 <_printf_i>:
 8014948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801494c:	7e0f      	ldrb	r7, [r1, #24]
 801494e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014950:	2f78      	cmp	r7, #120	@ 0x78
 8014952:	4691      	mov	r9, r2
 8014954:	4680      	mov	r8, r0
 8014956:	460c      	mov	r4, r1
 8014958:	469a      	mov	sl, r3
 801495a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801495e:	d807      	bhi.n	8014970 <_printf_i+0x28>
 8014960:	2f62      	cmp	r7, #98	@ 0x62
 8014962:	d80a      	bhi.n	801497a <_printf_i+0x32>
 8014964:	2f00      	cmp	r7, #0
 8014966:	f000 80d1 	beq.w	8014b0c <_printf_i+0x1c4>
 801496a:	2f58      	cmp	r7, #88	@ 0x58
 801496c:	f000 80b8 	beq.w	8014ae0 <_printf_i+0x198>
 8014970:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014974:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014978:	e03a      	b.n	80149f0 <_printf_i+0xa8>
 801497a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801497e:	2b15      	cmp	r3, #21
 8014980:	d8f6      	bhi.n	8014970 <_printf_i+0x28>
 8014982:	a101      	add	r1, pc, #4	@ (adr r1, 8014988 <_printf_i+0x40>)
 8014984:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014988:	080149e1 	.word	0x080149e1
 801498c:	080149f5 	.word	0x080149f5
 8014990:	08014971 	.word	0x08014971
 8014994:	08014971 	.word	0x08014971
 8014998:	08014971 	.word	0x08014971
 801499c:	08014971 	.word	0x08014971
 80149a0:	080149f5 	.word	0x080149f5
 80149a4:	08014971 	.word	0x08014971
 80149a8:	08014971 	.word	0x08014971
 80149ac:	08014971 	.word	0x08014971
 80149b0:	08014971 	.word	0x08014971
 80149b4:	08014af3 	.word	0x08014af3
 80149b8:	08014a1f 	.word	0x08014a1f
 80149bc:	08014aad 	.word	0x08014aad
 80149c0:	08014971 	.word	0x08014971
 80149c4:	08014971 	.word	0x08014971
 80149c8:	08014b15 	.word	0x08014b15
 80149cc:	08014971 	.word	0x08014971
 80149d0:	08014a1f 	.word	0x08014a1f
 80149d4:	08014971 	.word	0x08014971
 80149d8:	08014971 	.word	0x08014971
 80149dc:	08014ab5 	.word	0x08014ab5
 80149e0:	6833      	ldr	r3, [r6, #0]
 80149e2:	1d1a      	adds	r2, r3, #4
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	6032      	str	r2, [r6, #0]
 80149e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80149ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80149f0:	2301      	movs	r3, #1
 80149f2:	e09c      	b.n	8014b2e <_printf_i+0x1e6>
 80149f4:	6833      	ldr	r3, [r6, #0]
 80149f6:	6820      	ldr	r0, [r4, #0]
 80149f8:	1d19      	adds	r1, r3, #4
 80149fa:	6031      	str	r1, [r6, #0]
 80149fc:	0606      	lsls	r6, r0, #24
 80149fe:	d501      	bpl.n	8014a04 <_printf_i+0xbc>
 8014a00:	681d      	ldr	r5, [r3, #0]
 8014a02:	e003      	b.n	8014a0c <_printf_i+0xc4>
 8014a04:	0645      	lsls	r5, r0, #25
 8014a06:	d5fb      	bpl.n	8014a00 <_printf_i+0xb8>
 8014a08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014a0c:	2d00      	cmp	r5, #0
 8014a0e:	da03      	bge.n	8014a18 <_printf_i+0xd0>
 8014a10:	232d      	movs	r3, #45	@ 0x2d
 8014a12:	426d      	negs	r5, r5
 8014a14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014a18:	4858      	ldr	r0, [pc, #352]	@ (8014b7c <_printf_i+0x234>)
 8014a1a:	230a      	movs	r3, #10
 8014a1c:	e011      	b.n	8014a42 <_printf_i+0xfa>
 8014a1e:	6821      	ldr	r1, [r4, #0]
 8014a20:	6833      	ldr	r3, [r6, #0]
 8014a22:	0608      	lsls	r0, r1, #24
 8014a24:	f853 5b04 	ldr.w	r5, [r3], #4
 8014a28:	d402      	bmi.n	8014a30 <_printf_i+0xe8>
 8014a2a:	0649      	lsls	r1, r1, #25
 8014a2c:	bf48      	it	mi
 8014a2e:	b2ad      	uxthmi	r5, r5
 8014a30:	2f6f      	cmp	r7, #111	@ 0x6f
 8014a32:	4852      	ldr	r0, [pc, #328]	@ (8014b7c <_printf_i+0x234>)
 8014a34:	6033      	str	r3, [r6, #0]
 8014a36:	bf14      	ite	ne
 8014a38:	230a      	movne	r3, #10
 8014a3a:	2308      	moveq	r3, #8
 8014a3c:	2100      	movs	r1, #0
 8014a3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014a42:	6866      	ldr	r6, [r4, #4]
 8014a44:	60a6      	str	r6, [r4, #8]
 8014a46:	2e00      	cmp	r6, #0
 8014a48:	db05      	blt.n	8014a56 <_printf_i+0x10e>
 8014a4a:	6821      	ldr	r1, [r4, #0]
 8014a4c:	432e      	orrs	r6, r5
 8014a4e:	f021 0104 	bic.w	r1, r1, #4
 8014a52:	6021      	str	r1, [r4, #0]
 8014a54:	d04b      	beq.n	8014aee <_printf_i+0x1a6>
 8014a56:	4616      	mov	r6, r2
 8014a58:	fbb5 f1f3 	udiv	r1, r5, r3
 8014a5c:	fb03 5711 	mls	r7, r3, r1, r5
 8014a60:	5dc7      	ldrb	r7, [r0, r7]
 8014a62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014a66:	462f      	mov	r7, r5
 8014a68:	42bb      	cmp	r3, r7
 8014a6a:	460d      	mov	r5, r1
 8014a6c:	d9f4      	bls.n	8014a58 <_printf_i+0x110>
 8014a6e:	2b08      	cmp	r3, #8
 8014a70:	d10b      	bne.n	8014a8a <_printf_i+0x142>
 8014a72:	6823      	ldr	r3, [r4, #0]
 8014a74:	07df      	lsls	r7, r3, #31
 8014a76:	d508      	bpl.n	8014a8a <_printf_i+0x142>
 8014a78:	6923      	ldr	r3, [r4, #16]
 8014a7a:	6861      	ldr	r1, [r4, #4]
 8014a7c:	4299      	cmp	r1, r3
 8014a7e:	bfde      	ittt	le
 8014a80:	2330      	movle	r3, #48	@ 0x30
 8014a82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014a86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014a8a:	1b92      	subs	r2, r2, r6
 8014a8c:	6122      	str	r2, [r4, #16]
 8014a8e:	f8cd a000 	str.w	sl, [sp]
 8014a92:	464b      	mov	r3, r9
 8014a94:	aa03      	add	r2, sp, #12
 8014a96:	4621      	mov	r1, r4
 8014a98:	4640      	mov	r0, r8
 8014a9a:	f7ff fee7 	bl	801486c <_printf_common>
 8014a9e:	3001      	adds	r0, #1
 8014aa0:	d14a      	bne.n	8014b38 <_printf_i+0x1f0>
 8014aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8014aa6:	b004      	add	sp, #16
 8014aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014aac:	6823      	ldr	r3, [r4, #0]
 8014aae:	f043 0320 	orr.w	r3, r3, #32
 8014ab2:	6023      	str	r3, [r4, #0]
 8014ab4:	4832      	ldr	r0, [pc, #200]	@ (8014b80 <_printf_i+0x238>)
 8014ab6:	2778      	movs	r7, #120	@ 0x78
 8014ab8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014abc:	6823      	ldr	r3, [r4, #0]
 8014abe:	6831      	ldr	r1, [r6, #0]
 8014ac0:	061f      	lsls	r7, r3, #24
 8014ac2:	f851 5b04 	ldr.w	r5, [r1], #4
 8014ac6:	d402      	bmi.n	8014ace <_printf_i+0x186>
 8014ac8:	065f      	lsls	r7, r3, #25
 8014aca:	bf48      	it	mi
 8014acc:	b2ad      	uxthmi	r5, r5
 8014ace:	6031      	str	r1, [r6, #0]
 8014ad0:	07d9      	lsls	r1, r3, #31
 8014ad2:	bf44      	itt	mi
 8014ad4:	f043 0320 	orrmi.w	r3, r3, #32
 8014ad8:	6023      	strmi	r3, [r4, #0]
 8014ada:	b11d      	cbz	r5, 8014ae4 <_printf_i+0x19c>
 8014adc:	2310      	movs	r3, #16
 8014ade:	e7ad      	b.n	8014a3c <_printf_i+0xf4>
 8014ae0:	4826      	ldr	r0, [pc, #152]	@ (8014b7c <_printf_i+0x234>)
 8014ae2:	e7e9      	b.n	8014ab8 <_printf_i+0x170>
 8014ae4:	6823      	ldr	r3, [r4, #0]
 8014ae6:	f023 0320 	bic.w	r3, r3, #32
 8014aea:	6023      	str	r3, [r4, #0]
 8014aec:	e7f6      	b.n	8014adc <_printf_i+0x194>
 8014aee:	4616      	mov	r6, r2
 8014af0:	e7bd      	b.n	8014a6e <_printf_i+0x126>
 8014af2:	6833      	ldr	r3, [r6, #0]
 8014af4:	6825      	ldr	r5, [r4, #0]
 8014af6:	6961      	ldr	r1, [r4, #20]
 8014af8:	1d18      	adds	r0, r3, #4
 8014afa:	6030      	str	r0, [r6, #0]
 8014afc:	062e      	lsls	r6, r5, #24
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	d501      	bpl.n	8014b06 <_printf_i+0x1be>
 8014b02:	6019      	str	r1, [r3, #0]
 8014b04:	e002      	b.n	8014b0c <_printf_i+0x1c4>
 8014b06:	0668      	lsls	r0, r5, #25
 8014b08:	d5fb      	bpl.n	8014b02 <_printf_i+0x1ba>
 8014b0a:	8019      	strh	r1, [r3, #0]
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	6123      	str	r3, [r4, #16]
 8014b10:	4616      	mov	r6, r2
 8014b12:	e7bc      	b.n	8014a8e <_printf_i+0x146>
 8014b14:	6833      	ldr	r3, [r6, #0]
 8014b16:	1d1a      	adds	r2, r3, #4
 8014b18:	6032      	str	r2, [r6, #0]
 8014b1a:	681e      	ldr	r6, [r3, #0]
 8014b1c:	6862      	ldr	r2, [r4, #4]
 8014b1e:	2100      	movs	r1, #0
 8014b20:	4630      	mov	r0, r6
 8014b22:	f7eb fb7d 	bl	8000220 <memchr>
 8014b26:	b108      	cbz	r0, 8014b2c <_printf_i+0x1e4>
 8014b28:	1b80      	subs	r0, r0, r6
 8014b2a:	6060      	str	r0, [r4, #4]
 8014b2c:	6863      	ldr	r3, [r4, #4]
 8014b2e:	6123      	str	r3, [r4, #16]
 8014b30:	2300      	movs	r3, #0
 8014b32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014b36:	e7aa      	b.n	8014a8e <_printf_i+0x146>
 8014b38:	6923      	ldr	r3, [r4, #16]
 8014b3a:	4632      	mov	r2, r6
 8014b3c:	4649      	mov	r1, r9
 8014b3e:	4640      	mov	r0, r8
 8014b40:	47d0      	blx	sl
 8014b42:	3001      	adds	r0, #1
 8014b44:	d0ad      	beq.n	8014aa2 <_printf_i+0x15a>
 8014b46:	6823      	ldr	r3, [r4, #0]
 8014b48:	079b      	lsls	r3, r3, #30
 8014b4a:	d413      	bmi.n	8014b74 <_printf_i+0x22c>
 8014b4c:	68e0      	ldr	r0, [r4, #12]
 8014b4e:	9b03      	ldr	r3, [sp, #12]
 8014b50:	4298      	cmp	r0, r3
 8014b52:	bfb8      	it	lt
 8014b54:	4618      	movlt	r0, r3
 8014b56:	e7a6      	b.n	8014aa6 <_printf_i+0x15e>
 8014b58:	2301      	movs	r3, #1
 8014b5a:	4632      	mov	r2, r6
 8014b5c:	4649      	mov	r1, r9
 8014b5e:	4640      	mov	r0, r8
 8014b60:	47d0      	blx	sl
 8014b62:	3001      	adds	r0, #1
 8014b64:	d09d      	beq.n	8014aa2 <_printf_i+0x15a>
 8014b66:	3501      	adds	r5, #1
 8014b68:	68e3      	ldr	r3, [r4, #12]
 8014b6a:	9903      	ldr	r1, [sp, #12]
 8014b6c:	1a5b      	subs	r3, r3, r1
 8014b6e:	42ab      	cmp	r3, r5
 8014b70:	dcf2      	bgt.n	8014b58 <_printf_i+0x210>
 8014b72:	e7eb      	b.n	8014b4c <_printf_i+0x204>
 8014b74:	2500      	movs	r5, #0
 8014b76:	f104 0619 	add.w	r6, r4, #25
 8014b7a:	e7f5      	b.n	8014b68 <_printf_i+0x220>
 8014b7c:	08016fee 	.word	0x08016fee
 8014b80:	08016fff 	.word	0x08016fff

08014b84 <std>:
 8014b84:	2300      	movs	r3, #0
 8014b86:	b510      	push	{r4, lr}
 8014b88:	4604      	mov	r4, r0
 8014b8a:	e9c0 3300 	strd	r3, r3, [r0]
 8014b8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014b92:	6083      	str	r3, [r0, #8]
 8014b94:	8181      	strh	r1, [r0, #12]
 8014b96:	6643      	str	r3, [r0, #100]	@ 0x64
 8014b98:	81c2      	strh	r2, [r0, #14]
 8014b9a:	6183      	str	r3, [r0, #24]
 8014b9c:	4619      	mov	r1, r3
 8014b9e:	2208      	movs	r2, #8
 8014ba0:	305c      	adds	r0, #92	@ 0x5c
 8014ba2:	f000 f8f4 	bl	8014d8e <memset>
 8014ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8014bdc <std+0x58>)
 8014ba8:	6263      	str	r3, [r4, #36]	@ 0x24
 8014baa:	4b0d      	ldr	r3, [pc, #52]	@ (8014be0 <std+0x5c>)
 8014bac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014bae:	4b0d      	ldr	r3, [pc, #52]	@ (8014be4 <std+0x60>)
 8014bb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8014be8 <std+0x64>)
 8014bb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8014bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8014bec <std+0x68>)
 8014bb8:	6224      	str	r4, [r4, #32]
 8014bba:	429c      	cmp	r4, r3
 8014bbc:	d006      	beq.n	8014bcc <std+0x48>
 8014bbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014bc2:	4294      	cmp	r4, r2
 8014bc4:	d002      	beq.n	8014bcc <std+0x48>
 8014bc6:	33d0      	adds	r3, #208	@ 0xd0
 8014bc8:	429c      	cmp	r4, r3
 8014bca:	d105      	bne.n	8014bd8 <std+0x54>
 8014bcc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014bd4:	f000 b9b6 	b.w	8014f44 <__retarget_lock_init_recursive>
 8014bd8:	bd10      	pop	{r4, pc}
 8014bda:	bf00      	nop
 8014bdc:	08014d09 	.word	0x08014d09
 8014be0:	08014d2b 	.word	0x08014d2b
 8014be4:	08014d63 	.word	0x08014d63
 8014be8:	08014d87 	.word	0x08014d87
 8014bec:	20006d04 	.word	0x20006d04

08014bf0 <stdio_exit_handler>:
 8014bf0:	4a02      	ldr	r2, [pc, #8]	@ (8014bfc <stdio_exit_handler+0xc>)
 8014bf2:	4903      	ldr	r1, [pc, #12]	@ (8014c00 <stdio_exit_handler+0x10>)
 8014bf4:	4803      	ldr	r0, [pc, #12]	@ (8014c04 <stdio_exit_handler+0x14>)
 8014bf6:	f000 b869 	b.w	8014ccc <_fwalk_sglue>
 8014bfa:	bf00      	nop
 8014bfc:	20000064 	.word	0x20000064
 8014c00:	08016615 	.word	0x08016615
 8014c04:	20000074 	.word	0x20000074

08014c08 <cleanup_stdio>:
 8014c08:	6841      	ldr	r1, [r0, #4]
 8014c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8014c3c <cleanup_stdio+0x34>)
 8014c0c:	4299      	cmp	r1, r3
 8014c0e:	b510      	push	{r4, lr}
 8014c10:	4604      	mov	r4, r0
 8014c12:	d001      	beq.n	8014c18 <cleanup_stdio+0x10>
 8014c14:	f001 fcfe 	bl	8016614 <_fflush_r>
 8014c18:	68a1      	ldr	r1, [r4, #8]
 8014c1a:	4b09      	ldr	r3, [pc, #36]	@ (8014c40 <cleanup_stdio+0x38>)
 8014c1c:	4299      	cmp	r1, r3
 8014c1e:	d002      	beq.n	8014c26 <cleanup_stdio+0x1e>
 8014c20:	4620      	mov	r0, r4
 8014c22:	f001 fcf7 	bl	8016614 <_fflush_r>
 8014c26:	68e1      	ldr	r1, [r4, #12]
 8014c28:	4b06      	ldr	r3, [pc, #24]	@ (8014c44 <cleanup_stdio+0x3c>)
 8014c2a:	4299      	cmp	r1, r3
 8014c2c:	d004      	beq.n	8014c38 <cleanup_stdio+0x30>
 8014c2e:	4620      	mov	r0, r4
 8014c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014c34:	f001 bcee 	b.w	8016614 <_fflush_r>
 8014c38:	bd10      	pop	{r4, pc}
 8014c3a:	bf00      	nop
 8014c3c:	20006d04 	.word	0x20006d04
 8014c40:	20006d6c 	.word	0x20006d6c
 8014c44:	20006dd4 	.word	0x20006dd4

08014c48 <global_stdio_init.part.0>:
 8014c48:	b510      	push	{r4, lr}
 8014c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8014c78 <global_stdio_init.part.0+0x30>)
 8014c4c:	4c0b      	ldr	r4, [pc, #44]	@ (8014c7c <global_stdio_init.part.0+0x34>)
 8014c4e:	4a0c      	ldr	r2, [pc, #48]	@ (8014c80 <global_stdio_init.part.0+0x38>)
 8014c50:	601a      	str	r2, [r3, #0]
 8014c52:	4620      	mov	r0, r4
 8014c54:	2200      	movs	r2, #0
 8014c56:	2104      	movs	r1, #4
 8014c58:	f7ff ff94 	bl	8014b84 <std>
 8014c5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014c60:	2201      	movs	r2, #1
 8014c62:	2109      	movs	r1, #9
 8014c64:	f7ff ff8e 	bl	8014b84 <std>
 8014c68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014c6c:	2202      	movs	r2, #2
 8014c6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014c72:	2112      	movs	r1, #18
 8014c74:	f7ff bf86 	b.w	8014b84 <std>
 8014c78:	20006e3c 	.word	0x20006e3c
 8014c7c:	20006d04 	.word	0x20006d04
 8014c80:	08014bf1 	.word	0x08014bf1

08014c84 <__sfp_lock_acquire>:
 8014c84:	4801      	ldr	r0, [pc, #4]	@ (8014c8c <__sfp_lock_acquire+0x8>)
 8014c86:	f000 b95e 	b.w	8014f46 <__retarget_lock_acquire_recursive>
 8014c8a:	bf00      	nop
 8014c8c:	20006e45 	.word	0x20006e45

08014c90 <__sfp_lock_release>:
 8014c90:	4801      	ldr	r0, [pc, #4]	@ (8014c98 <__sfp_lock_release+0x8>)
 8014c92:	f000 b959 	b.w	8014f48 <__retarget_lock_release_recursive>
 8014c96:	bf00      	nop
 8014c98:	20006e45 	.word	0x20006e45

08014c9c <__sinit>:
 8014c9c:	b510      	push	{r4, lr}
 8014c9e:	4604      	mov	r4, r0
 8014ca0:	f7ff fff0 	bl	8014c84 <__sfp_lock_acquire>
 8014ca4:	6a23      	ldr	r3, [r4, #32]
 8014ca6:	b11b      	cbz	r3, 8014cb0 <__sinit+0x14>
 8014ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014cac:	f7ff bff0 	b.w	8014c90 <__sfp_lock_release>
 8014cb0:	4b04      	ldr	r3, [pc, #16]	@ (8014cc4 <__sinit+0x28>)
 8014cb2:	6223      	str	r3, [r4, #32]
 8014cb4:	4b04      	ldr	r3, [pc, #16]	@ (8014cc8 <__sinit+0x2c>)
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d1f5      	bne.n	8014ca8 <__sinit+0xc>
 8014cbc:	f7ff ffc4 	bl	8014c48 <global_stdio_init.part.0>
 8014cc0:	e7f2      	b.n	8014ca8 <__sinit+0xc>
 8014cc2:	bf00      	nop
 8014cc4:	08014c09 	.word	0x08014c09
 8014cc8:	20006e3c 	.word	0x20006e3c

08014ccc <_fwalk_sglue>:
 8014ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014cd0:	4607      	mov	r7, r0
 8014cd2:	4688      	mov	r8, r1
 8014cd4:	4614      	mov	r4, r2
 8014cd6:	2600      	movs	r6, #0
 8014cd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014cdc:	f1b9 0901 	subs.w	r9, r9, #1
 8014ce0:	d505      	bpl.n	8014cee <_fwalk_sglue+0x22>
 8014ce2:	6824      	ldr	r4, [r4, #0]
 8014ce4:	2c00      	cmp	r4, #0
 8014ce6:	d1f7      	bne.n	8014cd8 <_fwalk_sglue+0xc>
 8014ce8:	4630      	mov	r0, r6
 8014cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014cee:	89ab      	ldrh	r3, [r5, #12]
 8014cf0:	2b01      	cmp	r3, #1
 8014cf2:	d907      	bls.n	8014d04 <_fwalk_sglue+0x38>
 8014cf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014cf8:	3301      	adds	r3, #1
 8014cfa:	d003      	beq.n	8014d04 <_fwalk_sglue+0x38>
 8014cfc:	4629      	mov	r1, r5
 8014cfe:	4638      	mov	r0, r7
 8014d00:	47c0      	blx	r8
 8014d02:	4306      	orrs	r6, r0
 8014d04:	3568      	adds	r5, #104	@ 0x68
 8014d06:	e7e9      	b.n	8014cdc <_fwalk_sglue+0x10>

08014d08 <__sread>:
 8014d08:	b510      	push	{r4, lr}
 8014d0a:	460c      	mov	r4, r1
 8014d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d10:	f000 f8ca 	bl	8014ea8 <_read_r>
 8014d14:	2800      	cmp	r0, #0
 8014d16:	bfab      	itete	ge
 8014d18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8014d1c:	181b      	addge	r3, r3, r0
 8014d1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014d22:	bfac      	ite	ge
 8014d24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014d26:	81a3      	strhlt	r3, [r4, #12]
 8014d28:	bd10      	pop	{r4, pc}

08014d2a <__swrite>:
 8014d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d2e:	461f      	mov	r7, r3
 8014d30:	898b      	ldrh	r3, [r1, #12]
 8014d32:	05db      	lsls	r3, r3, #23
 8014d34:	4605      	mov	r5, r0
 8014d36:	460c      	mov	r4, r1
 8014d38:	4616      	mov	r6, r2
 8014d3a:	d505      	bpl.n	8014d48 <__swrite+0x1e>
 8014d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d40:	2302      	movs	r3, #2
 8014d42:	2200      	movs	r2, #0
 8014d44:	f000 f89e 	bl	8014e84 <_lseek_r>
 8014d48:	89a3      	ldrh	r3, [r4, #12]
 8014d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014d4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014d52:	81a3      	strh	r3, [r4, #12]
 8014d54:	4632      	mov	r2, r6
 8014d56:	463b      	mov	r3, r7
 8014d58:	4628      	mov	r0, r5
 8014d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014d5e:	f000 b8b5 	b.w	8014ecc <_write_r>

08014d62 <__sseek>:
 8014d62:	b510      	push	{r4, lr}
 8014d64:	460c      	mov	r4, r1
 8014d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d6a:	f000 f88b 	bl	8014e84 <_lseek_r>
 8014d6e:	1c43      	adds	r3, r0, #1
 8014d70:	89a3      	ldrh	r3, [r4, #12]
 8014d72:	bf15      	itete	ne
 8014d74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014d76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014d7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014d7e:	81a3      	strheq	r3, [r4, #12]
 8014d80:	bf18      	it	ne
 8014d82:	81a3      	strhne	r3, [r4, #12]
 8014d84:	bd10      	pop	{r4, pc}

08014d86 <__sclose>:
 8014d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d8a:	f000 b80d 	b.w	8014da8 <_close_r>

08014d8e <memset>:
 8014d8e:	4402      	add	r2, r0
 8014d90:	4603      	mov	r3, r0
 8014d92:	4293      	cmp	r3, r2
 8014d94:	d100      	bne.n	8014d98 <memset+0xa>
 8014d96:	4770      	bx	lr
 8014d98:	f803 1b01 	strb.w	r1, [r3], #1
 8014d9c:	e7f9      	b.n	8014d92 <memset+0x4>
	...

08014da0 <_localeconv_r>:
 8014da0:	4800      	ldr	r0, [pc, #0]	@ (8014da4 <_localeconv_r+0x4>)
 8014da2:	4770      	bx	lr
 8014da4:	200001b0 	.word	0x200001b0

08014da8 <_close_r>:
 8014da8:	b538      	push	{r3, r4, r5, lr}
 8014daa:	4d06      	ldr	r5, [pc, #24]	@ (8014dc4 <_close_r+0x1c>)
 8014dac:	2300      	movs	r3, #0
 8014dae:	4604      	mov	r4, r0
 8014db0:	4608      	mov	r0, r1
 8014db2:	602b      	str	r3, [r5, #0]
 8014db4:	f7f3 f906 	bl	8007fc4 <_close>
 8014db8:	1c43      	adds	r3, r0, #1
 8014dba:	d102      	bne.n	8014dc2 <_close_r+0x1a>
 8014dbc:	682b      	ldr	r3, [r5, #0]
 8014dbe:	b103      	cbz	r3, 8014dc2 <_close_r+0x1a>
 8014dc0:	6023      	str	r3, [r4, #0]
 8014dc2:	bd38      	pop	{r3, r4, r5, pc}
 8014dc4:	20006e40 	.word	0x20006e40

08014dc8 <_reclaim_reent>:
 8014dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8014e80 <_reclaim_reent+0xb8>)
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	4283      	cmp	r3, r0
 8014dce:	b570      	push	{r4, r5, r6, lr}
 8014dd0:	4604      	mov	r4, r0
 8014dd2:	d053      	beq.n	8014e7c <_reclaim_reent+0xb4>
 8014dd4:	69c3      	ldr	r3, [r0, #28]
 8014dd6:	b31b      	cbz	r3, 8014e20 <_reclaim_reent+0x58>
 8014dd8:	68db      	ldr	r3, [r3, #12]
 8014dda:	b163      	cbz	r3, 8014df6 <_reclaim_reent+0x2e>
 8014ddc:	2500      	movs	r5, #0
 8014dde:	69e3      	ldr	r3, [r4, #28]
 8014de0:	68db      	ldr	r3, [r3, #12]
 8014de2:	5959      	ldr	r1, [r3, r5]
 8014de4:	b9b1      	cbnz	r1, 8014e14 <_reclaim_reent+0x4c>
 8014de6:	3504      	adds	r5, #4
 8014de8:	2d80      	cmp	r5, #128	@ 0x80
 8014dea:	d1f8      	bne.n	8014dde <_reclaim_reent+0x16>
 8014dec:	69e3      	ldr	r3, [r4, #28]
 8014dee:	4620      	mov	r0, r4
 8014df0:	68d9      	ldr	r1, [r3, #12]
 8014df2:	f000 ff11 	bl	8015c18 <_free_r>
 8014df6:	69e3      	ldr	r3, [r4, #28]
 8014df8:	6819      	ldr	r1, [r3, #0]
 8014dfa:	b111      	cbz	r1, 8014e02 <_reclaim_reent+0x3a>
 8014dfc:	4620      	mov	r0, r4
 8014dfe:	f000 ff0b 	bl	8015c18 <_free_r>
 8014e02:	69e3      	ldr	r3, [r4, #28]
 8014e04:	689d      	ldr	r5, [r3, #8]
 8014e06:	b15d      	cbz	r5, 8014e20 <_reclaim_reent+0x58>
 8014e08:	4629      	mov	r1, r5
 8014e0a:	4620      	mov	r0, r4
 8014e0c:	682d      	ldr	r5, [r5, #0]
 8014e0e:	f000 ff03 	bl	8015c18 <_free_r>
 8014e12:	e7f8      	b.n	8014e06 <_reclaim_reent+0x3e>
 8014e14:	680e      	ldr	r6, [r1, #0]
 8014e16:	4620      	mov	r0, r4
 8014e18:	f000 fefe 	bl	8015c18 <_free_r>
 8014e1c:	4631      	mov	r1, r6
 8014e1e:	e7e1      	b.n	8014de4 <_reclaim_reent+0x1c>
 8014e20:	6961      	ldr	r1, [r4, #20]
 8014e22:	b111      	cbz	r1, 8014e2a <_reclaim_reent+0x62>
 8014e24:	4620      	mov	r0, r4
 8014e26:	f000 fef7 	bl	8015c18 <_free_r>
 8014e2a:	69e1      	ldr	r1, [r4, #28]
 8014e2c:	b111      	cbz	r1, 8014e34 <_reclaim_reent+0x6c>
 8014e2e:	4620      	mov	r0, r4
 8014e30:	f000 fef2 	bl	8015c18 <_free_r>
 8014e34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014e36:	b111      	cbz	r1, 8014e3e <_reclaim_reent+0x76>
 8014e38:	4620      	mov	r0, r4
 8014e3a:	f000 feed 	bl	8015c18 <_free_r>
 8014e3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014e40:	b111      	cbz	r1, 8014e48 <_reclaim_reent+0x80>
 8014e42:	4620      	mov	r0, r4
 8014e44:	f000 fee8 	bl	8015c18 <_free_r>
 8014e48:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8014e4a:	b111      	cbz	r1, 8014e52 <_reclaim_reent+0x8a>
 8014e4c:	4620      	mov	r0, r4
 8014e4e:	f000 fee3 	bl	8015c18 <_free_r>
 8014e52:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014e54:	b111      	cbz	r1, 8014e5c <_reclaim_reent+0x94>
 8014e56:	4620      	mov	r0, r4
 8014e58:	f000 fede 	bl	8015c18 <_free_r>
 8014e5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014e5e:	b111      	cbz	r1, 8014e66 <_reclaim_reent+0x9e>
 8014e60:	4620      	mov	r0, r4
 8014e62:	f000 fed9 	bl	8015c18 <_free_r>
 8014e66:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014e68:	b111      	cbz	r1, 8014e70 <_reclaim_reent+0xa8>
 8014e6a:	4620      	mov	r0, r4
 8014e6c:	f000 fed4 	bl	8015c18 <_free_r>
 8014e70:	6a23      	ldr	r3, [r4, #32]
 8014e72:	b11b      	cbz	r3, 8014e7c <_reclaim_reent+0xb4>
 8014e74:	4620      	mov	r0, r4
 8014e76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014e7a:	4718      	bx	r3
 8014e7c:	bd70      	pop	{r4, r5, r6, pc}
 8014e7e:	bf00      	nop
 8014e80:	20000070 	.word	0x20000070

08014e84 <_lseek_r>:
 8014e84:	b538      	push	{r3, r4, r5, lr}
 8014e86:	4d07      	ldr	r5, [pc, #28]	@ (8014ea4 <_lseek_r+0x20>)
 8014e88:	4604      	mov	r4, r0
 8014e8a:	4608      	mov	r0, r1
 8014e8c:	4611      	mov	r1, r2
 8014e8e:	2200      	movs	r2, #0
 8014e90:	602a      	str	r2, [r5, #0]
 8014e92:	461a      	mov	r2, r3
 8014e94:	f7f3 f8bd 	bl	8008012 <_lseek>
 8014e98:	1c43      	adds	r3, r0, #1
 8014e9a:	d102      	bne.n	8014ea2 <_lseek_r+0x1e>
 8014e9c:	682b      	ldr	r3, [r5, #0]
 8014e9e:	b103      	cbz	r3, 8014ea2 <_lseek_r+0x1e>
 8014ea0:	6023      	str	r3, [r4, #0]
 8014ea2:	bd38      	pop	{r3, r4, r5, pc}
 8014ea4:	20006e40 	.word	0x20006e40

08014ea8 <_read_r>:
 8014ea8:	b538      	push	{r3, r4, r5, lr}
 8014eaa:	4d07      	ldr	r5, [pc, #28]	@ (8014ec8 <_read_r+0x20>)
 8014eac:	4604      	mov	r4, r0
 8014eae:	4608      	mov	r0, r1
 8014eb0:	4611      	mov	r1, r2
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	602a      	str	r2, [r5, #0]
 8014eb6:	461a      	mov	r2, r3
 8014eb8:	f7f3 f84b 	bl	8007f52 <_read>
 8014ebc:	1c43      	adds	r3, r0, #1
 8014ebe:	d102      	bne.n	8014ec6 <_read_r+0x1e>
 8014ec0:	682b      	ldr	r3, [r5, #0]
 8014ec2:	b103      	cbz	r3, 8014ec6 <_read_r+0x1e>
 8014ec4:	6023      	str	r3, [r4, #0]
 8014ec6:	bd38      	pop	{r3, r4, r5, pc}
 8014ec8:	20006e40 	.word	0x20006e40

08014ecc <_write_r>:
 8014ecc:	b538      	push	{r3, r4, r5, lr}
 8014ece:	4d07      	ldr	r5, [pc, #28]	@ (8014eec <_write_r+0x20>)
 8014ed0:	4604      	mov	r4, r0
 8014ed2:	4608      	mov	r0, r1
 8014ed4:	4611      	mov	r1, r2
 8014ed6:	2200      	movs	r2, #0
 8014ed8:	602a      	str	r2, [r5, #0]
 8014eda:	461a      	mov	r2, r3
 8014edc:	f7f3 f856 	bl	8007f8c <_write>
 8014ee0:	1c43      	adds	r3, r0, #1
 8014ee2:	d102      	bne.n	8014eea <_write_r+0x1e>
 8014ee4:	682b      	ldr	r3, [r5, #0]
 8014ee6:	b103      	cbz	r3, 8014eea <_write_r+0x1e>
 8014ee8:	6023      	str	r3, [r4, #0]
 8014eea:	bd38      	pop	{r3, r4, r5, pc}
 8014eec:	20006e40 	.word	0x20006e40

08014ef0 <__errno>:
 8014ef0:	4b01      	ldr	r3, [pc, #4]	@ (8014ef8 <__errno+0x8>)
 8014ef2:	6818      	ldr	r0, [r3, #0]
 8014ef4:	4770      	bx	lr
 8014ef6:	bf00      	nop
 8014ef8:	20000070 	.word	0x20000070

08014efc <__libc_init_array>:
 8014efc:	b570      	push	{r4, r5, r6, lr}
 8014efe:	4d0d      	ldr	r5, [pc, #52]	@ (8014f34 <__libc_init_array+0x38>)
 8014f00:	4c0d      	ldr	r4, [pc, #52]	@ (8014f38 <__libc_init_array+0x3c>)
 8014f02:	1b64      	subs	r4, r4, r5
 8014f04:	10a4      	asrs	r4, r4, #2
 8014f06:	2600      	movs	r6, #0
 8014f08:	42a6      	cmp	r6, r4
 8014f0a:	d109      	bne.n	8014f20 <__libc_init_array+0x24>
 8014f0c:	4d0b      	ldr	r5, [pc, #44]	@ (8014f3c <__libc_init_array+0x40>)
 8014f0e:	4c0c      	ldr	r4, [pc, #48]	@ (8014f40 <__libc_init_array+0x44>)
 8014f10:	f001 ff64 	bl	8016ddc <_init>
 8014f14:	1b64      	subs	r4, r4, r5
 8014f16:	10a4      	asrs	r4, r4, #2
 8014f18:	2600      	movs	r6, #0
 8014f1a:	42a6      	cmp	r6, r4
 8014f1c:	d105      	bne.n	8014f2a <__libc_init_array+0x2e>
 8014f1e:	bd70      	pop	{r4, r5, r6, pc}
 8014f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f24:	4798      	blx	r3
 8014f26:	3601      	adds	r6, #1
 8014f28:	e7ee      	b.n	8014f08 <__libc_init_array+0xc>
 8014f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f2e:	4798      	blx	r3
 8014f30:	3601      	adds	r6, #1
 8014f32:	e7f2      	b.n	8014f1a <__libc_init_array+0x1e>
 8014f34:	0801735c 	.word	0x0801735c
 8014f38:	0801735c 	.word	0x0801735c
 8014f3c:	0801735c 	.word	0x0801735c
 8014f40:	08017360 	.word	0x08017360

08014f44 <__retarget_lock_init_recursive>:
 8014f44:	4770      	bx	lr

08014f46 <__retarget_lock_acquire_recursive>:
 8014f46:	4770      	bx	lr

08014f48 <__retarget_lock_release_recursive>:
 8014f48:	4770      	bx	lr

08014f4a <memcpy>:
 8014f4a:	440a      	add	r2, r1
 8014f4c:	4291      	cmp	r1, r2
 8014f4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014f52:	d100      	bne.n	8014f56 <memcpy+0xc>
 8014f54:	4770      	bx	lr
 8014f56:	b510      	push	{r4, lr}
 8014f58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014f60:	4291      	cmp	r1, r2
 8014f62:	d1f9      	bne.n	8014f58 <memcpy+0xe>
 8014f64:	bd10      	pop	{r4, pc}

08014f66 <quorem>:
 8014f66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f6a:	6903      	ldr	r3, [r0, #16]
 8014f6c:	690c      	ldr	r4, [r1, #16]
 8014f6e:	42a3      	cmp	r3, r4
 8014f70:	4607      	mov	r7, r0
 8014f72:	db7e      	blt.n	8015072 <quorem+0x10c>
 8014f74:	3c01      	subs	r4, #1
 8014f76:	f101 0814 	add.w	r8, r1, #20
 8014f7a:	00a3      	lsls	r3, r4, #2
 8014f7c:	f100 0514 	add.w	r5, r0, #20
 8014f80:	9300      	str	r3, [sp, #0]
 8014f82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014f86:	9301      	str	r3, [sp, #4]
 8014f88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014f8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014f90:	3301      	adds	r3, #1
 8014f92:	429a      	cmp	r2, r3
 8014f94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014f98:	fbb2 f6f3 	udiv	r6, r2, r3
 8014f9c:	d32e      	bcc.n	8014ffc <quorem+0x96>
 8014f9e:	f04f 0a00 	mov.w	sl, #0
 8014fa2:	46c4      	mov	ip, r8
 8014fa4:	46ae      	mov	lr, r5
 8014fa6:	46d3      	mov	fp, sl
 8014fa8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014fac:	b298      	uxth	r0, r3
 8014fae:	fb06 a000 	mla	r0, r6, r0, sl
 8014fb2:	0c02      	lsrs	r2, r0, #16
 8014fb4:	0c1b      	lsrs	r3, r3, #16
 8014fb6:	fb06 2303 	mla	r3, r6, r3, r2
 8014fba:	f8de 2000 	ldr.w	r2, [lr]
 8014fbe:	b280      	uxth	r0, r0
 8014fc0:	b292      	uxth	r2, r2
 8014fc2:	1a12      	subs	r2, r2, r0
 8014fc4:	445a      	add	r2, fp
 8014fc6:	f8de 0000 	ldr.w	r0, [lr]
 8014fca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014fce:	b29b      	uxth	r3, r3
 8014fd0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014fd4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014fd8:	b292      	uxth	r2, r2
 8014fda:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014fde:	45e1      	cmp	r9, ip
 8014fe0:	f84e 2b04 	str.w	r2, [lr], #4
 8014fe4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014fe8:	d2de      	bcs.n	8014fa8 <quorem+0x42>
 8014fea:	9b00      	ldr	r3, [sp, #0]
 8014fec:	58eb      	ldr	r3, [r5, r3]
 8014fee:	b92b      	cbnz	r3, 8014ffc <quorem+0x96>
 8014ff0:	9b01      	ldr	r3, [sp, #4]
 8014ff2:	3b04      	subs	r3, #4
 8014ff4:	429d      	cmp	r5, r3
 8014ff6:	461a      	mov	r2, r3
 8014ff8:	d32f      	bcc.n	801505a <quorem+0xf4>
 8014ffa:	613c      	str	r4, [r7, #16]
 8014ffc:	4638      	mov	r0, r7
 8014ffe:	f001 f97d 	bl	80162fc <__mcmp>
 8015002:	2800      	cmp	r0, #0
 8015004:	db25      	blt.n	8015052 <quorem+0xec>
 8015006:	4629      	mov	r1, r5
 8015008:	2000      	movs	r0, #0
 801500a:	f858 2b04 	ldr.w	r2, [r8], #4
 801500e:	f8d1 c000 	ldr.w	ip, [r1]
 8015012:	fa1f fe82 	uxth.w	lr, r2
 8015016:	fa1f f38c 	uxth.w	r3, ip
 801501a:	eba3 030e 	sub.w	r3, r3, lr
 801501e:	4403      	add	r3, r0
 8015020:	0c12      	lsrs	r2, r2, #16
 8015022:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015026:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801502a:	b29b      	uxth	r3, r3
 801502c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015030:	45c1      	cmp	r9, r8
 8015032:	f841 3b04 	str.w	r3, [r1], #4
 8015036:	ea4f 4022 	mov.w	r0, r2, asr #16
 801503a:	d2e6      	bcs.n	801500a <quorem+0xa4>
 801503c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015040:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015044:	b922      	cbnz	r2, 8015050 <quorem+0xea>
 8015046:	3b04      	subs	r3, #4
 8015048:	429d      	cmp	r5, r3
 801504a:	461a      	mov	r2, r3
 801504c:	d30b      	bcc.n	8015066 <quorem+0x100>
 801504e:	613c      	str	r4, [r7, #16]
 8015050:	3601      	adds	r6, #1
 8015052:	4630      	mov	r0, r6
 8015054:	b003      	add	sp, #12
 8015056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801505a:	6812      	ldr	r2, [r2, #0]
 801505c:	3b04      	subs	r3, #4
 801505e:	2a00      	cmp	r2, #0
 8015060:	d1cb      	bne.n	8014ffa <quorem+0x94>
 8015062:	3c01      	subs	r4, #1
 8015064:	e7c6      	b.n	8014ff4 <quorem+0x8e>
 8015066:	6812      	ldr	r2, [r2, #0]
 8015068:	3b04      	subs	r3, #4
 801506a:	2a00      	cmp	r2, #0
 801506c:	d1ef      	bne.n	801504e <quorem+0xe8>
 801506e:	3c01      	subs	r4, #1
 8015070:	e7ea      	b.n	8015048 <quorem+0xe2>
 8015072:	2000      	movs	r0, #0
 8015074:	e7ee      	b.n	8015054 <quorem+0xee>
	...

08015078 <_dtoa_r>:
 8015078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801507c:	69c7      	ldr	r7, [r0, #28]
 801507e:	b097      	sub	sp, #92	@ 0x5c
 8015080:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015084:	ec55 4b10 	vmov	r4, r5, d0
 8015088:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801508a:	9107      	str	r1, [sp, #28]
 801508c:	4681      	mov	r9, r0
 801508e:	920c      	str	r2, [sp, #48]	@ 0x30
 8015090:	9311      	str	r3, [sp, #68]	@ 0x44
 8015092:	b97f      	cbnz	r7, 80150b4 <_dtoa_r+0x3c>
 8015094:	2010      	movs	r0, #16
 8015096:	f000 fe09 	bl	8015cac <malloc>
 801509a:	4602      	mov	r2, r0
 801509c:	f8c9 001c 	str.w	r0, [r9, #28]
 80150a0:	b920      	cbnz	r0, 80150ac <_dtoa_r+0x34>
 80150a2:	4ba9      	ldr	r3, [pc, #676]	@ (8015348 <_dtoa_r+0x2d0>)
 80150a4:	21ef      	movs	r1, #239	@ 0xef
 80150a6:	48a9      	ldr	r0, [pc, #676]	@ (801534c <_dtoa_r+0x2d4>)
 80150a8:	f001 faec 	bl	8016684 <__assert_func>
 80150ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80150b0:	6007      	str	r7, [r0, #0]
 80150b2:	60c7      	str	r7, [r0, #12]
 80150b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80150b8:	6819      	ldr	r1, [r3, #0]
 80150ba:	b159      	cbz	r1, 80150d4 <_dtoa_r+0x5c>
 80150bc:	685a      	ldr	r2, [r3, #4]
 80150be:	604a      	str	r2, [r1, #4]
 80150c0:	2301      	movs	r3, #1
 80150c2:	4093      	lsls	r3, r2
 80150c4:	608b      	str	r3, [r1, #8]
 80150c6:	4648      	mov	r0, r9
 80150c8:	f000 fee6 	bl	8015e98 <_Bfree>
 80150cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80150d0:	2200      	movs	r2, #0
 80150d2:	601a      	str	r2, [r3, #0]
 80150d4:	1e2b      	subs	r3, r5, #0
 80150d6:	bfb9      	ittee	lt
 80150d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80150dc:	9305      	strlt	r3, [sp, #20]
 80150de:	2300      	movge	r3, #0
 80150e0:	6033      	strge	r3, [r6, #0]
 80150e2:	9f05      	ldr	r7, [sp, #20]
 80150e4:	4b9a      	ldr	r3, [pc, #616]	@ (8015350 <_dtoa_r+0x2d8>)
 80150e6:	bfbc      	itt	lt
 80150e8:	2201      	movlt	r2, #1
 80150ea:	6032      	strlt	r2, [r6, #0]
 80150ec:	43bb      	bics	r3, r7
 80150ee:	d112      	bne.n	8015116 <_dtoa_r+0x9e>
 80150f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80150f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80150f6:	6013      	str	r3, [r2, #0]
 80150f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80150fc:	4323      	orrs	r3, r4
 80150fe:	f000 855a 	beq.w	8015bb6 <_dtoa_r+0xb3e>
 8015102:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015104:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015364 <_dtoa_r+0x2ec>
 8015108:	2b00      	cmp	r3, #0
 801510a:	f000 855c 	beq.w	8015bc6 <_dtoa_r+0xb4e>
 801510e:	f10a 0303 	add.w	r3, sl, #3
 8015112:	f000 bd56 	b.w	8015bc2 <_dtoa_r+0xb4a>
 8015116:	ed9d 7b04 	vldr	d7, [sp, #16]
 801511a:	2200      	movs	r2, #0
 801511c:	ec51 0b17 	vmov	r0, r1, d7
 8015120:	2300      	movs	r3, #0
 8015122:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015126:	f7eb fcf7 	bl	8000b18 <__aeabi_dcmpeq>
 801512a:	4680      	mov	r8, r0
 801512c:	b158      	cbz	r0, 8015146 <_dtoa_r+0xce>
 801512e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015130:	2301      	movs	r3, #1
 8015132:	6013      	str	r3, [r2, #0]
 8015134:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015136:	b113      	cbz	r3, 801513e <_dtoa_r+0xc6>
 8015138:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801513a:	4b86      	ldr	r3, [pc, #536]	@ (8015354 <_dtoa_r+0x2dc>)
 801513c:	6013      	str	r3, [r2, #0]
 801513e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015368 <_dtoa_r+0x2f0>
 8015142:	f000 bd40 	b.w	8015bc6 <_dtoa_r+0xb4e>
 8015146:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801514a:	aa14      	add	r2, sp, #80	@ 0x50
 801514c:	a915      	add	r1, sp, #84	@ 0x54
 801514e:	4648      	mov	r0, r9
 8015150:	f001 f984 	bl	801645c <__d2b>
 8015154:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015158:	9002      	str	r0, [sp, #8]
 801515a:	2e00      	cmp	r6, #0
 801515c:	d078      	beq.n	8015250 <_dtoa_r+0x1d8>
 801515e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015160:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015168:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801516c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015170:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015174:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015178:	4619      	mov	r1, r3
 801517a:	2200      	movs	r2, #0
 801517c:	4b76      	ldr	r3, [pc, #472]	@ (8015358 <_dtoa_r+0x2e0>)
 801517e:	f7eb f8ab 	bl	80002d8 <__aeabi_dsub>
 8015182:	a36b      	add	r3, pc, #428	@ (adr r3, 8015330 <_dtoa_r+0x2b8>)
 8015184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015188:	f7eb fa5e 	bl	8000648 <__aeabi_dmul>
 801518c:	a36a      	add	r3, pc, #424	@ (adr r3, 8015338 <_dtoa_r+0x2c0>)
 801518e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015192:	f7eb f8a3 	bl	80002dc <__adddf3>
 8015196:	4604      	mov	r4, r0
 8015198:	4630      	mov	r0, r6
 801519a:	460d      	mov	r5, r1
 801519c:	f7eb f9ea 	bl	8000574 <__aeabi_i2d>
 80151a0:	a367      	add	r3, pc, #412	@ (adr r3, 8015340 <_dtoa_r+0x2c8>)
 80151a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151a6:	f7eb fa4f 	bl	8000648 <__aeabi_dmul>
 80151aa:	4602      	mov	r2, r0
 80151ac:	460b      	mov	r3, r1
 80151ae:	4620      	mov	r0, r4
 80151b0:	4629      	mov	r1, r5
 80151b2:	f7eb f893 	bl	80002dc <__adddf3>
 80151b6:	4604      	mov	r4, r0
 80151b8:	460d      	mov	r5, r1
 80151ba:	f7eb fcf5 	bl	8000ba8 <__aeabi_d2iz>
 80151be:	2200      	movs	r2, #0
 80151c0:	4607      	mov	r7, r0
 80151c2:	2300      	movs	r3, #0
 80151c4:	4620      	mov	r0, r4
 80151c6:	4629      	mov	r1, r5
 80151c8:	f7eb fcb0 	bl	8000b2c <__aeabi_dcmplt>
 80151cc:	b140      	cbz	r0, 80151e0 <_dtoa_r+0x168>
 80151ce:	4638      	mov	r0, r7
 80151d0:	f7eb f9d0 	bl	8000574 <__aeabi_i2d>
 80151d4:	4622      	mov	r2, r4
 80151d6:	462b      	mov	r3, r5
 80151d8:	f7eb fc9e 	bl	8000b18 <__aeabi_dcmpeq>
 80151dc:	b900      	cbnz	r0, 80151e0 <_dtoa_r+0x168>
 80151de:	3f01      	subs	r7, #1
 80151e0:	2f16      	cmp	r7, #22
 80151e2:	d852      	bhi.n	801528a <_dtoa_r+0x212>
 80151e4:	4b5d      	ldr	r3, [pc, #372]	@ (801535c <_dtoa_r+0x2e4>)
 80151e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80151ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80151f2:	f7eb fc9b 	bl	8000b2c <__aeabi_dcmplt>
 80151f6:	2800      	cmp	r0, #0
 80151f8:	d049      	beq.n	801528e <_dtoa_r+0x216>
 80151fa:	3f01      	subs	r7, #1
 80151fc:	2300      	movs	r3, #0
 80151fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8015200:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015202:	1b9b      	subs	r3, r3, r6
 8015204:	1e5a      	subs	r2, r3, #1
 8015206:	bf45      	ittet	mi
 8015208:	f1c3 0301 	rsbmi	r3, r3, #1
 801520c:	9300      	strmi	r3, [sp, #0]
 801520e:	2300      	movpl	r3, #0
 8015210:	2300      	movmi	r3, #0
 8015212:	9206      	str	r2, [sp, #24]
 8015214:	bf54      	ite	pl
 8015216:	9300      	strpl	r3, [sp, #0]
 8015218:	9306      	strmi	r3, [sp, #24]
 801521a:	2f00      	cmp	r7, #0
 801521c:	db39      	blt.n	8015292 <_dtoa_r+0x21a>
 801521e:	9b06      	ldr	r3, [sp, #24]
 8015220:	970d      	str	r7, [sp, #52]	@ 0x34
 8015222:	443b      	add	r3, r7
 8015224:	9306      	str	r3, [sp, #24]
 8015226:	2300      	movs	r3, #0
 8015228:	9308      	str	r3, [sp, #32]
 801522a:	9b07      	ldr	r3, [sp, #28]
 801522c:	2b09      	cmp	r3, #9
 801522e:	d863      	bhi.n	80152f8 <_dtoa_r+0x280>
 8015230:	2b05      	cmp	r3, #5
 8015232:	bfc4      	itt	gt
 8015234:	3b04      	subgt	r3, #4
 8015236:	9307      	strgt	r3, [sp, #28]
 8015238:	9b07      	ldr	r3, [sp, #28]
 801523a:	f1a3 0302 	sub.w	r3, r3, #2
 801523e:	bfcc      	ite	gt
 8015240:	2400      	movgt	r4, #0
 8015242:	2401      	movle	r4, #1
 8015244:	2b03      	cmp	r3, #3
 8015246:	d863      	bhi.n	8015310 <_dtoa_r+0x298>
 8015248:	e8df f003 	tbb	[pc, r3]
 801524c:	2b375452 	.word	0x2b375452
 8015250:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015254:	441e      	add	r6, r3
 8015256:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801525a:	2b20      	cmp	r3, #32
 801525c:	bfc1      	itttt	gt
 801525e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015262:	409f      	lslgt	r7, r3
 8015264:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015268:	fa24 f303 	lsrgt.w	r3, r4, r3
 801526c:	bfd6      	itet	le
 801526e:	f1c3 0320 	rsble	r3, r3, #32
 8015272:	ea47 0003 	orrgt.w	r0, r7, r3
 8015276:	fa04 f003 	lslle.w	r0, r4, r3
 801527a:	f7eb f96b 	bl	8000554 <__aeabi_ui2d>
 801527e:	2201      	movs	r2, #1
 8015280:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015284:	3e01      	subs	r6, #1
 8015286:	9212      	str	r2, [sp, #72]	@ 0x48
 8015288:	e776      	b.n	8015178 <_dtoa_r+0x100>
 801528a:	2301      	movs	r3, #1
 801528c:	e7b7      	b.n	80151fe <_dtoa_r+0x186>
 801528e:	9010      	str	r0, [sp, #64]	@ 0x40
 8015290:	e7b6      	b.n	8015200 <_dtoa_r+0x188>
 8015292:	9b00      	ldr	r3, [sp, #0]
 8015294:	1bdb      	subs	r3, r3, r7
 8015296:	9300      	str	r3, [sp, #0]
 8015298:	427b      	negs	r3, r7
 801529a:	9308      	str	r3, [sp, #32]
 801529c:	2300      	movs	r3, #0
 801529e:	930d      	str	r3, [sp, #52]	@ 0x34
 80152a0:	e7c3      	b.n	801522a <_dtoa_r+0x1b2>
 80152a2:	2301      	movs	r3, #1
 80152a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80152a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80152a8:	eb07 0b03 	add.w	fp, r7, r3
 80152ac:	f10b 0301 	add.w	r3, fp, #1
 80152b0:	2b01      	cmp	r3, #1
 80152b2:	9303      	str	r3, [sp, #12]
 80152b4:	bfb8      	it	lt
 80152b6:	2301      	movlt	r3, #1
 80152b8:	e006      	b.n	80152c8 <_dtoa_r+0x250>
 80152ba:	2301      	movs	r3, #1
 80152bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80152be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	dd28      	ble.n	8015316 <_dtoa_r+0x29e>
 80152c4:	469b      	mov	fp, r3
 80152c6:	9303      	str	r3, [sp, #12]
 80152c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80152cc:	2100      	movs	r1, #0
 80152ce:	2204      	movs	r2, #4
 80152d0:	f102 0514 	add.w	r5, r2, #20
 80152d4:	429d      	cmp	r5, r3
 80152d6:	d926      	bls.n	8015326 <_dtoa_r+0x2ae>
 80152d8:	6041      	str	r1, [r0, #4]
 80152da:	4648      	mov	r0, r9
 80152dc:	f000 fd9c 	bl	8015e18 <_Balloc>
 80152e0:	4682      	mov	sl, r0
 80152e2:	2800      	cmp	r0, #0
 80152e4:	d142      	bne.n	801536c <_dtoa_r+0x2f4>
 80152e6:	4b1e      	ldr	r3, [pc, #120]	@ (8015360 <_dtoa_r+0x2e8>)
 80152e8:	4602      	mov	r2, r0
 80152ea:	f240 11af 	movw	r1, #431	@ 0x1af
 80152ee:	e6da      	b.n	80150a6 <_dtoa_r+0x2e>
 80152f0:	2300      	movs	r3, #0
 80152f2:	e7e3      	b.n	80152bc <_dtoa_r+0x244>
 80152f4:	2300      	movs	r3, #0
 80152f6:	e7d5      	b.n	80152a4 <_dtoa_r+0x22c>
 80152f8:	2401      	movs	r4, #1
 80152fa:	2300      	movs	r3, #0
 80152fc:	9307      	str	r3, [sp, #28]
 80152fe:	9409      	str	r4, [sp, #36]	@ 0x24
 8015300:	f04f 3bff 	mov.w	fp, #4294967295
 8015304:	2200      	movs	r2, #0
 8015306:	f8cd b00c 	str.w	fp, [sp, #12]
 801530a:	2312      	movs	r3, #18
 801530c:	920c      	str	r2, [sp, #48]	@ 0x30
 801530e:	e7db      	b.n	80152c8 <_dtoa_r+0x250>
 8015310:	2301      	movs	r3, #1
 8015312:	9309      	str	r3, [sp, #36]	@ 0x24
 8015314:	e7f4      	b.n	8015300 <_dtoa_r+0x288>
 8015316:	f04f 0b01 	mov.w	fp, #1
 801531a:	f8cd b00c 	str.w	fp, [sp, #12]
 801531e:	465b      	mov	r3, fp
 8015320:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015324:	e7d0      	b.n	80152c8 <_dtoa_r+0x250>
 8015326:	3101      	adds	r1, #1
 8015328:	0052      	lsls	r2, r2, #1
 801532a:	e7d1      	b.n	80152d0 <_dtoa_r+0x258>
 801532c:	f3af 8000 	nop.w
 8015330:	636f4361 	.word	0x636f4361
 8015334:	3fd287a7 	.word	0x3fd287a7
 8015338:	8b60c8b3 	.word	0x8b60c8b3
 801533c:	3fc68a28 	.word	0x3fc68a28
 8015340:	509f79fb 	.word	0x509f79fb
 8015344:	3fd34413 	.word	0x3fd34413
 8015348:	0801701d 	.word	0x0801701d
 801534c:	08017034 	.word	0x08017034
 8015350:	7ff00000 	.word	0x7ff00000
 8015354:	08016fed 	.word	0x08016fed
 8015358:	3ff80000 	.word	0x3ff80000
 801535c:	08017188 	.word	0x08017188
 8015360:	0801708c 	.word	0x0801708c
 8015364:	08017019 	.word	0x08017019
 8015368:	08016fec 	.word	0x08016fec
 801536c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015370:	6018      	str	r0, [r3, #0]
 8015372:	9b03      	ldr	r3, [sp, #12]
 8015374:	2b0e      	cmp	r3, #14
 8015376:	f200 80a1 	bhi.w	80154bc <_dtoa_r+0x444>
 801537a:	2c00      	cmp	r4, #0
 801537c:	f000 809e 	beq.w	80154bc <_dtoa_r+0x444>
 8015380:	2f00      	cmp	r7, #0
 8015382:	dd33      	ble.n	80153ec <_dtoa_r+0x374>
 8015384:	4b9c      	ldr	r3, [pc, #624]	@ (80155f8 <_dtoa_r+0x580>)
 8015386:	f007 020f 	and.w	r2, r7, #15
 801538a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801538e:	ed93 7b00 	vldr	d7, [r3]
 8015392:	05f8      	lsls	r0, r7, #23
 8015394:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015398:	ea4f 1427 	mov.w	r4, r7, asr #4
 801539c:	d516      	bpl.n	80153cc <_dtoa_r+0x354>
 801539e:	4b97      	ldr	r3, [pc, #604]	@ (80155fc <_dtoa_r+0x584>)
 80153a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80153a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80153a8:	f7eb fa78 	bl	800089c <__aeabi_ddiv>
 80153ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80153b0:	f004 040f 	and.w	r4, r4, #15
 80153b4:	2603      	movs	r6, #3
 80153b6:	4d91      	ldr	r5, [pc, #580]	@ (80155fc <_dtoa_r+0x584>)
 80153b8:	b954      	cbnz	r4, 80153d0 <_dtoa_r+0x358>
 80153ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80153be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80153c2:	f7eb fa6b 	bl	800089c <__aeabi_ddiv>
 80153c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80153ca:	e028      	b.n	801541e <_dtoa_r+0x3a6>
 80153cc:	2602      	movs	r6, #2
 80153ce:	e7f2      	b.n	80153b6 <_dtoa_r+0x33e>
 80153d0:	07e1      	lsls	r1, r4, #31
 80153d2:	d508      	bpl.n	80153e6 <_dtoa_r+0x36e>
 80153d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80153d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80153dc:	f7eb f934 	bl	8000648 <__aeabi_dmul>
 80153e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80153e4:	3601      	adds	r6, #1
 80153e6:	1064      	asrs	r4, r4, #1
 80153e8:	3508      	adds	r5, #8
 80153ea:	e7e5      	b.n	80153b8 <_dtoa_r+0x340>
 80153ec:	f000 80af 	beq.w	801554e <_dtoa_r+0x4d6>
 80153f0:	427c      	negs	r4, r7
 80153f2:	4b81      	ldr	r3, [pc, #516]	@ (80155f8 <_dtoa_r+0x580>)
 80153f4:	4d81      	ldr	r5, [pc, #516]	@ (80155fc <_dtoa_r+0x584>)
 80153f6:	f004 020f 	and.w	r2, r4, #15
 80153fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80153fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015402:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015406:	f7eb f91f 	bl	8000648 <__aeabi_dmul>
 801540a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801540e:	1124      	asrs	r4, r4, #4
 8015410:	2300      	movs	r3, #0
 8015412:	2602      	movs	r6, #2
 8015414:	2c00      	cmp	r4, #0
 8015416:	f040 808f 	bne.w	8015538 <_dtoa_r+0x4c0>
 801541a:	2b00      	cmp	r3, #0
 801541c:	d1d3      	bne.n	80153c6 <_dtoa_r+0x34e>
 801541e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015420:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015424:	2b00      	cmp	r3, #0
 8015426:	f000 8094 	beq.w	8015552 <_dtoa_r+0x4da>
 801542a:	4b75      	ldr	r3, [pc, #468]	@ (8015600 <_dtoa_r+0x588>)
 801542c:	2200      	movs	r2, #0
 801542e:	4620      	mov	r0, r4
 8015430:	4629      	mov	r1, r5
 8015432:	f7eb fb7b 	bl	8000b2c <__aeabi_dcmplt>
 8015436:	2800      	cmp	r0, #0
 8015438:	f000 808b 	beq.w	8015552 <_dtoa_r+0x4da>
 801543c:	9b03      	ldr	r3, [sp, #12]
 801543e:	2b00      	cmp	r3, #0
 8015440:	f000 8087 	beq.w	8015552 <_dtoa_r+0x4da>
 8015444:	f1bb 0f00 	cmp.w	fp, #0
 8015448:	dd34      	ble.n	80154b4 <_dtoa_r+0x43c>
 801544a:	4620      	mov	r0, r4
 801544c:	4b6d      	ldr	r3, [pc, #436]	@ (8015604 <_dtoa_r+0x58c>)
 801544e:	2200      	movs	r2, #0
 8015450:	4629      	mov	r1, r5
 8015452:	f7eb f8f9 	bl	8000648 <__aeabi_dmul>
 8015456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801545a:	f107 38ff 	add.w	r8, r7, #4294967295
 801545e:	3601      	adds	r6, #1
 8015460:	465c      	mov	r4, fp
 8015462:	4630      	mov	r0, r6
 8015464:	f7eb f886 	bl	8000574 <__aeabi_i2d>
 8015468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801546c:	f7eb f8ec 	bl	8000648 <__aeabi_dmul>
 8015470:	4b65      	ldr	r3, [pc, #404]	@ (8015608 <_dtoa_r+0x590>)
 8015472:	2200      	movs	r2, #0
 8015474:	f7ea ff32 	bl	80002dc <__adddf3>
 8015478:	4605      	mov	r5, r0
 801547a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801547e:	2c00      	cmp	r4, #0
 8015480:	d16a      	bne.n	8015558 <_dtoa_r+0x4e0>
 8015482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015486:	4b61      	ldr	r3, [pc, #388]	@ (801560c <_dtoa_r+0x594>)
 8015488:	2200      	movs	r2, #0
 801548a:	f7ea ff25 	bl	80002d8 <__aeabi_dsub>
 801548e:	4602      	mov	r2, r0
 8015490:	460b      	mov	r3, r1
 8015492:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015496:	462a      	mov	r2, r5
 8015498:	4633      	mov	r3, r6
 801549a:	f7eb fb65 	bl	8000b68 <__aeabi_dcmpgt>
 801549e:	2800      	cmp	r0, #0
 80154a0:	f040 8298 	bne.w	80159d4 <_dtoa_r+0x95c>
 80154a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80154a8:	462a      	mov	r2, r5
 80154aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80154ae:	f7eb fb3d 	bl	8000b2c <__aeabi_dcmplt>
 80154b2:	bb38      	cbnz	r0, 8015504 <_dtoa_r+0x48c>
 80154b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80154b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80154bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80154be:	2b00      	cmp	r3, #0
 80154c0:	f2c0 8157 	blt.w	8015772 <_dtoa_r+0x6fa>
 80154c4:	2f0e      	cmp	r7, #14
 80154c6:	f300 8154 	bgt.w	8015772 <_dtoa_r+0x6fa>
 80154ca:	4b4b      	ldr	r3, [pc, #300]	@ (80155f8 <_dtoa_r+0x580>)
 80154cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80154d0:	ed93 7b00 	vldr	d7, [r3]
 80154d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	ed8d 7b00 	vstr	d7, [sp]
 80154dc:	f280 80e5 	bge.w	80156aa <_dtoa_r+0x632>
 80154e0:	9b03      	ldr	r3, [sp, #12]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	f300 80e1 	bgt.w	80156aa <_dtoa_r+0x632>
 80154e8:	d10c      	bne.n	8015504 <_dtoa_r+0x48c>
 80154ea:	4b48      	ldr	r3, [pc, #288]	@ (801560c <_dtoa_r+0x594>)
 80154ec:	2200      	movs	r2, #0
 80154ee:	ec51 0b17 	vmov	r0, r1, d7
 80154f2:	f7eb f8a9 	bl	8000648 <__aeabi_dmul>
 80154f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154fa:	f7eb fb2b 	bl	8000b54 <__aeabi_dcmpge>
 80154fe:	2800      	cmp	r0, #0
 8015500:	f000 8266 	beq.w	80159d0 <_dtoa_r+0x958>
 8015504:	2400      	movs	r4, #0
 8015506:	4625      	mov	r5, r4
 8015508:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801550a:	4656      	mov	r6, sl
 801550c:	ea6f 0803 	mvn.w	r8, r3
 8015510:	2700      	movs	r7, #0
 8015512:	4621      	mov	r1, r4
 8015514:	4648      	mov	r0, r9
 8015516:	f000 fcbf 	bl	8015e98 <_Bfree>
 801551a:	2d00      	cmp	r5, #0
 801551c:	f000 80bd 	beq.w	801569a <_dtoa_r+0x622>
 8015520:	b12f      	cbz	r7, 801552e <_dtoa_r+0x4b6>
 8015522:	42af      	cmp	r7, r5
 8015524:	d003      	beq.n	801552e <_dtoa_r+0x4b6>
 8015526:	4639      	mov	r1, r7
 8015528:	4648      	mov	r0, r9
 801552a:	f000 fcb5 	bl	8015e98 <_Bfree>
 801552e:	4629      	mov	r1, r5
 8015530:	4648      	mov	r0, r9
 8015532:	f000 fcb1 	bl	8015e98 <_Bfree>
 8015536:	e0b0      	b.n	801569a <_dtoa_r+0x622>
 8015538:	07e2      	lsls	r2, r4, #31
 801553a:	d505      	bpl.n	8015548 <_dtoa_r+0x4d0>
 801553c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015540:	f7eb f882 	bl	8000648 <__aeabi_dmul>
 8015544:	3601      	adds	r6, #1
 8015546:	2301      	movs	r3, #1
 8015548:	1064      	asrs	r4, r4, #1
 801554a:	3508      	adds	r5, #8
 801554c:	e762      	b.n	8015414 <_dtoa_r+0x39c>
 801554e:	2602      	movs	r6, #2
 8015550:	e765      	b.n	801541e <_dtoa_r+0x3a6>
 8015552:	9c03      	ldr	r4, [sp, #12]
 8015554:	46b8      	mov	r8, r7
 8015556:	e784      	b.n	8015462 <_dtoa_r+0x3ea>
 8015558:	4b27      	ldr	r3, [pc, #156]	@ (80155f8 <_dtoa_r+0x580>)
 801555a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801555c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015560:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015564:	4454      	add	r4, sl
 8015566:	2900      	cmp	r1, #0
 8015568:	d054      	beq.n	8015614 <_dtoa_r+0x59c>
 801556a:	4929      	ldr	r1, [pc, #164]	@ (8015610 <_dtoa_r+0x598>)
 801556c:	2000      	movs	r0, #0
 801556e:	f7eb f995 	bl	800089c <__aeabi_ddiv>
 8015572:	4633      	mov	r3, r6
 8015574:	462a      	mov	r2, r5
 8015576:	f7ea feaf 	bl	80002d8 <__aeabi_dsub>
 801557a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801557e:	4656      	mov	r6, sl
 8015580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015584:	f7eb fb10 	bl	8000ba8 <__aeabi_d2iz>
 8015588:	4605      	mov	r5, r0
 801558a:	f7ea fff3 	bl	8000574 <__aeabi_i2d>
 801558e:	4602      	mov	r2, r0
 8015590:	460b      	mov	r3, r1
 8015592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015596:	f7ea fe9f 	bl	80002d8 <__aeabi_dsub>
 801559a:	3530      	adds	r5, #48	@ 0x30
 801559c:	4602      	mov	r2, r0
 801559e:	460b      	mov	r3, r1
 80155a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80155a4:	f806 5b01 	strb.w	r5, [r6], #1
 80155a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80155ac:	f7eb fabe 	bl	8000b2c <__aeabi_dcmplt>
 80155b0:	2800      	cmp	r0, #0
 80155b2:	d172      	bne.n	801569a <_dtoa_r+0x622>
 80155b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80155b8:	4911      	ldr	r1, [pc, #68]	@ (8015600 <_dtoa_r+0x588>)
 80155ba:	2000      	movs	r0, #0
 80155bc:	f7ea fe8c 	bl	80002d8 <__aeabi_dsub>
 80155c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80155c4:	f7eb fab2 	bl	8000b2c <__aeabi_dcmplt>
 80155c8:	2800      	cmp	r0, #0
 80155ca:	f040 80b4 	bne.w	8015736 <_dtoa_r+0x6be>
 80155ce:	42a6      	cmp	r6, r4
 80155d0:	f43f af70 	beq.w	80154b4 <_dtoa_r+0x43c>
 80155d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80155d8:	4b0a      	ldr	r3, [pc, #40]	@ (8015604 <_dtoa_r+0x58c>)
 80155da:	2200      	movs	r2, #0
 80155dc:	f7eb f834 	bl	8000648 <__aeabi_dmul>
 80155e0:	4b08      	ldr	r3, [pc, #32]	@ (8015604 <_dtoa_r+0x58c>)
 80155e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80155e6:	2200      	movs	r2, #0
 80155e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80155ec:	f7eb f82c 	bl	8000648 <__aeabi_dmul>
 80155f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80155f4:	e7c4      	b.n	8015580 <_dtoa_r+0x508>
 80155f6:	bf00      	nop
 80155f8:	08017188 	.word	0x08017188
 80155fc:	08017160 	.word	0x08017160
 8015600:	3ff00000 	.word	0x3ff00000
 8015604:	40240000 	.word	0x40240000
 8015608:	401c0000 	.word	0x401c0000
 801560c:	40140000 	.word	0x40140000
 8015610:	3fe00000 	.word	0x3fe00000
 8015614:	4631      	mov	r1, r6
 8015616:	4628      	mov	r0, r5
 8015618:	f7eb f816 	bl	8000648 <__aeabi_dmul>
 801561c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015620:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015622:	4656      	mov	r6, sl
 8015624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015628:	f7eb fabe 	bl	8000ba8 <__aeabi_d2iz>
 801562c:	4605      	mov	r5, r0
 801562e:	f7ea ffa1 	bl	8000574 <__aeabi_i2d>
 8015632:	4602      	mov	r2, r0
 8015634:	460b      	mov	r3, r1
 8015636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801563a:	f7ea fe4d 	bl	80002d8 <__aeabi_dsub>
 801563e:	3530      	adds	r5, #48	@ 0x30
 8015640:	f806 5b01 	strb.w	r5, [r6], #1
 8015644:	4602      	mov	r2, r0
 8015646:	460b      	mov	r3, r1
 8015648:	42a6      	cmp	r6, r4
 801564a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801564e:	f04f 0200 	mov.w	r2, #0
 8015652:	d124      	bne.n	801569e <_dtoa_r+0x626>
 8015654:	4baf      	ldr	r3, [pc, #700]	@ (8015914 <_dtoa_r+0x89c>)
 8015656:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801565a:	f7ea fe3f 	bl	80002dc <__adddf3>
 801565e:	4602      	mov	r2, r0
 8015660:	460b      	mov	r3, r1
 8015662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015666:	f7eb fa7f 	bl	8000b68 <__aeabi_dcmpgt>
 801566a:	2800      	cmp	r0, #0
 801566c:	d163      	bne.n	8015736 <_dtoa_r+0x6be>
 801566e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015672:	49a8      	ldr	r1, [pc, #672]	@ (8015914 <_dtoa_r+0x89c>)
 8015674:	2000      	movs	r0, #0
 8015676:	f7ea fe2f 	bl	80002d8 <__aeabi_dsub>
 801567a:	4602      	mov	r2, r0
 801567c:	460b      	mov	r3, r1
 801567e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015682:	f7eb fa53 	bl	8000b2c <__aeabi_dcmplt>
 8015686:	2800      	cmp	r0, #0
 8015688:	f43f af14 	beq.w	80154b4 <_dtoa_r+0x43c>
 801568c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801568e:	1e73      	subs	r3, r6, #1
 8015690:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015692:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015696:	2b30      	cmp	r3, #48	@ 0x30
 8015698:	d0f8      	beq.n	801568c <_dtoa_r+0x614>
 801569a:	4647      	mov	r7, r8
 801569c:	e03b      	b.n	8015716 <_dtoa_r+0x69e>
 801569e:	4b9e      	ldr	r3, [pc, #632]	@ (8015918 <_dtoa_r+0x8a0>)
 80156a0:	f7ea ffd2 	bl	8000648 <__aeabi_dmul>
 80156a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80156a8:	e7bc      	b.n	8015624 <_dtoa_r+0x5ac>
 80156aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80156ae:	4656      	mov	r6, sl
 80156b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80156b4:	4620      	mov	r0, r4
 80156b6:	4629      	mov	r1, r5
 80156b8:	f7eb f8f0 	bl	800089c <__aeabi_ddiv>
 80156bc:	f7eb fa74 	bl	8000ba8 <__aeabi_d2iz>
 80156c0:	4680      	mov	r8, r0
 80156c2:	f7ea ff57 	bl	8000574 <__aeabi_i2d>
 80156c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80156ca:	f7ea ffbd 	bl	8000648 <__aeabi_dmul>
 80156ce:	4602      	mov	r2, r0
 80156d0:	460b      	mov	r3, r1
 80156d2:	4620      	mov	r0, r4
 80156d4:	4629      	mov	r1, r5
 80156d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80156da:	f7ea fdfd 	bl	80002d8 <__aeabi_dsub>
 80156de:	f806 4b01 	strb.w	r4, [r6], #1
 80156e2:	9d03      	ldr	r5, [sp, #12]
 80156e4:	eba6 040a 	sub.w	r4, r6, sl
 80156e8:	42a5      	cmp	r5, r4
 80156ea:	4602      	mov	r2, r0
 80156ec:	460b      	mov	r3, r1
 80156ee:	d133      	bne.n	8015758 <_dtoa_r+0x6e0>
 80156f0:	f7ea fdf4 	bl	80002dc <__adddf3>
 80156f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80156f8:	4604      	mov	r4, r0
 80156fa:	460d      	mov	r5, r1
 80156fc:	f7eb fa34 	bl	8000b68 <__aeabi_dcmpgt>
 8015700:	b9c0      	cbnz	r0, 8015734 <_dtoa_r+0x6bc>
 8015702:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015706:	4620      	mov	r0, r4
 8015708:	4629      	mov	r1, r5
 801570a:	f7eb fa05 	bl	8000b18 <__aeabi_dcmpeq>
 801570e:	b110      	cbz	r0, 8015716 <_dtoa_r+0x69e>
 8015710:	f018 0f01 	tst.w	r8, #1
 8015714:	d10e      	bne.n	8015734 <_dtoa_r+0x6bc>
 8015716:	9902      	ldr	r1, [sp, #8]
 8015718:	4648      	mov	r0, r9
 801571a:	f000 fbbd 	bl	8015e98 <_Bfree>
 801571e:	2300      	movs	r3, #0
 8015720:	7033      	strb	r3, [r6, #0]
 8015722:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015724:	3701      	adds	r7, #1
 8015726:	601f      	str	r7, [r3, #0]
 8015728:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801572a:	2b00      	cmp	r3, #0
 801572c:	f000 824b 	beq.w	8015bc6 <_dtoa_r+0xb4e>
 8015730:	601e      	str	r6, [r3, #0]
 8015732:	e248      	b.n	8015bc6 <_dtoa_r+0xb4e>
 8015734:	46b8      	mov	r8, r7
 8015736:	4633      	mov	r3, r6
 8015738:	461e      	mov	r6, r3
 801573a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801573e:	2a39      	cmp	r2, #57	@ 0x39
 8015740:	d106      	bne.n	8015750 <_dtoa_r+0x6d8>
 8015742:	459a      	cmp	sl, r3
 8015744:	d1f8      	bne.n	8015738 <_dtoa_r+0x6c0>
 8015746:	2230      	movs	r2, #48	@ 0x30
 8015748:	f108 0801 	add.w	r8, r8, #1
 801574c:	f88a 2000 	strb.w	r2, [sl]
 8015750:	781a      	ldrb	r2, [r3, #0]
 8015752:	3201      	adds	r2, #1
 8015754:	701a      	strb	r2, [r3, #0]
 8015756:	e7a0      	b.n	801569a <_dtoa_r+0x622>
 8015758:	4b6f      	ldr	r3, [pc, #444]	@ (8015918 <_dtoa_r+0x8a0>)
 801575a:	2200      	movs	r2, #0
 801575c:	f7ea ff74 	bl	8000648 <__aeabi_dmul>
 8015760:	2200      	movs	r2, #0
 8015762:	2300      	movs	r3, #0
 8015764:	4604      	mov	r4, r0
 8015766:	460d      	mov	r5, r1
 8015768:	f7eb f9d6 	bl	8000b18 <__aeabi_dcmpeq>
 801576c:	2800      	cmp	r0, #0
 801576e:	d09f      	beq.n	80156b0 <_dtoa_r+0x638>
 8015770:	e7d1      	b.n	8015716 <_dtoa_r+0x69e>
 8015772:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015774:	2a00      	cmp	r2, #0
 8015776:	f000 80ea 	beq.w	801594e <_dtoa_r+0x8d6>
 801577a:	9a07      	ldr	r2, [sp, #28]
 801577c:	2a01      	cmp	r2, #1
 801577e:	f300 80cd 	bgt.w	801591c <_dtoa_r+0x8a4>
 8015782:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015784:	2a00      	cmp	r2, #0
 8015786:	f000 80c1 	beq.w	801590c <_dtoa_r+0x894>
 801578a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801578e:	9c08      	ldr	r4, [sp, #32]
 8015790:	9e00      	ldr	r6, [sp, #0]
 8015792:	9a00      	ldr	r2, [sp, #0]
 8015794:	441a      	add	r2, r3
 8015796:	9200      	str	r2, [sp, #0]
 8015798:	9a06      	ldr	r2, [sp, #24]
 801579a:	2101      	movs	r1, #1
 801579c:	441a      	add	r2, r3
 801579e:	4648      	mov	r0, r9
 80157a0:	9206      	str	r2, [sp, #24]
 80157a2:	f000 fc2d 	bl	8016000 <__i2b>
 80157a6:	4605      	mov	r5, r0
 80157a8:	b166      	cbz	r6, 80157c4 <_dtoa_r+0x74c>
 80157aa:	9b06      	ldr	r3, [sp, #24]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	dd09      	ble.n	80157c4 <_dtoa_r+0x74c>
 80157b0:	42b3      	cmp	r3, r6
 80157b2:	9a00      	ldr	r2, [sp, #0]
 80157b4:	bfa8      	it	ge
 80157b6:	4633      	movge	r3, r6
 80157b8:	1ad2      	subs	r2, r2, r3
 80157ba:	9200      	str	r2, [sp, #0]
 80157bc:	9a06      	ldr	r2, [sp, #24]
 80157be:	1af6      	subs	r6, r6, r3
 80157c0:	1ad3      	subs	r3, r2, r3
 80157c2:	9306      	str	r3, [sp, #24]
 80157c4:	9b08      	ldr	r3, [sp, #32]
 80157c6:	b30b      	cbz	r3, 801580c <_dtoa_r+0x794>
 80157c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	f000 80c6 	beq.w	801595c <_dtoa_r+0x8e4>
 80157d0:	2c00      	cmp	r4, #0
 80157d2:	f000 80c0 	beq.w	8015956 <_dtoa_r+0x8de>
 80157d6:	4629      	mov	r1, r5
 80157d8:	4622      	mov	r2, r4
 80157da:	4648      	mov	r0, r9
 80157dc:	f000 fcc8 	bl	8016170 <__pow5mult>
 80157e0:	9a02      	ldr	r2, [sp, #8]
 80157e2:	4601      	mov	r1, r0
 80157e4:	4605      	mov	r5, r0
 80157e6:	4648      	mov	r0, r9
 80157e8:	f000 fc20 	bl	801602c <__multiply>
 80157ec:	9902      	ldr	r1, [sp, #8]
 80157ee:	4680      	mov	r8, r0
 80157f0:	4648      	mov	r0, r9
 80157f2:	f000 fb51 	bl	8015e98 <_Bfree>
 80157f6:	9b08      	ldr	r3, [sp, #32]
 80157f8:	1b1b      	subs	r3, r3, r4
 80157fa:	9308      	str	r3, [sp, #32]
 80157fc:	f000 80b1 	beq.w	8015962 <_dtoa_r+0x8ea>
 8015800:	9a08      	ldr	r2, [sp, #32]
 8015802:	4641      	mov	r1, r8
 8015804:	4648      	mov	r0, r9
 8015806:	f000 fcb3 	bl	8016170 <__pow5mult>
 801580a:	9002      	str	r0, [sp, #8]
 801580c:	2101      	movs	r1, #1
 801580e:	4648      	mov	r0, r9
 8015810:	f000 fbf6 	bl	8016000 <__i2b>
 8015814:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015816:	4604      	mov	r4, r0
 8015818:	2b00      	cmp	r3, #0
 801581a:	f000 81d8 	beq.w	8015bce <_dtoa_r+0xb56>
 801581e:	461a      	mov	r2, r3
 8015820:	4601      	mov	r1, r0
 8015822:	4648      	mov	r0, r9
 8015824:	f000 fca4 	bl	8016170 <__pow5mult>
 8015828:	9b07      	ldr	r3, [sp, #28]
 801582a:	2b01      	cmp	r3, #1
 801582c:	4604      	mov	r4, r0
 801582e:	f300 809f 	bgt.w	8015970 <_dtoa_r+0x8f8>
 8015832:	9b04      	ldr	r3, [sp, #16]
 8015834:	2b00      	cmp	r3, #0
 8015836:	f040 8097 	bne.w	8015968 <_dtoa_r+0x8f0>
 801583a:	9b05      	ldr	r3, [sp, #20]
 801583c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015840:	2b00      	cmp	r3, #0
 8015842:	f040 8093 	bne.w	801596c <_dtoa_r+0x8f4>
 8015846:	9b05      	ldr	r3, [sp, #20]
 8015848:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801584c:	0d1b      	lsrs	r3, r3, #20
 801584e:	051b      	lsls	r3, r3, #20
 8015850:	b133      	cbz	r3, 8015860 <_dtoa_r+0x7e8>
 8015852:	9b00      	ldr	r3, [sp, #0]
 8015854:	3301      	adds	r3, #1
 8015856:	9300      	str	r3, [sp, #0]
 8015858:	9b06      	ldr	r3, [sp, #24]
 801585a:	3301      	adds	r3, #1
 801585c:	9306      	str	r3, [sp, #24]
 801585e:	2301      	movs	r3, #1
 8015860:	9308      	str	r3, [sp, #32]
 8015862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015864:	2b00      	cmp	r3, #0
 8015866:	f000 81b8 	beq.w	8015bda <_dtoa_r+0xb62>
 801586a:	6923      	ldr	r3, [r4, #16]
 801586c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015870:	6918      	ldr	r0, [r3, #16]
 8015872:	f000 fb79 	bl	8015f68 <__hi0bits>
 8015876:	f1c0 0020 	rsb	r0, r0, #32
 801587a:	9b06      	ldr	r3, [sp, #24]
 801587c:	4418      	add	r0, r3
 801587e:	f010 001f 	ands.w	r0, r0, #31
 8015882:	f000 8082 	beq.w	801598a <_dtoa_r+0x912>
 8015886:	f1c0 0320 	rsb	r3, r0, #32
 801588a:	2b04      	cmp	r3, #4
 801588c:	dd73      	ble.n	8015976 <_dtoa_r+0x8fe>
 801588e:	9b00      	ldr	r3, [sp, #0]
 8015890:	f1c0 001c 	rsb	r0, r0, #28
 8015894:	4403      	add	r3, r0
 8015896:	9300      	str	r3, [sp, #0]
 8015898:	9b06      	ldr	r3, [sp, #24]
 801589a:	4403      	add	r3, r0
 801589c:	4406      	add	r6, r0
 801589e:	9306      	str	r3, [sp, #24]
 80158a0:	9b00      	ldr	r3, [sp, #0]
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	dd05      	ble.n	80158b2 <_dtoa_r+0x83a>
 80158a6:	9902      	ldr	r1, [sp, #8]
 80158a8:	461a      	mov	r2, r3
 80158aa:	4648      	mov	r0, r9
 80158ac:	f000 fcba 	bl	8016224 <__lshift>
 80158b0:	9002      	str	r0, [sp, #8]
 80158b2:	9b06      	ldr	r3, [sp, #24]
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	dd05      	ble.n	80158c4 <_dtoa_r+0x84c>
 80158b8:	4621      	mov	r1, r4
 80158ba:	461a      	mov	r2, r3
 80158bc:	4648      	mov	r0, r9
 80158be:	f000 fcb1 	bl	8016224 <__lshift>
 80158c2:	4604      	mov	r4, r0
 80158c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80158c6:	2b00      	cmp	r3, #0
 80158c8:	d061      	beq.n	801598e <_dtoa_r+0x916>
 80158ca:	9802      	ldr	r0, [sp, #8]
 80158cc:	4621      	mov	r1, r4
 80158ce:	f000 fd15 	bl	80162fc <__mcmp>
 80158d2:	2800      	cmp	r0, #0
 80158d4:	da5b      	bge.n	801598e <_dtoa_r+0x916>
 80158d6:	2300      	movs	r3, #0
 80158d8:	9902      	ldr	r1, [sp, #8]
 80158da:	220a      	movs	r2, #10
 80158dc:	4648      	mov	r0, r9
 80158de:	f000 fafd 	bl	8015edc <__multadd>
 80158e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80158e4:	9002      	str	r0, [sp, #8]
 80158e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	f000 8177 	beq.w	8015bde <_dtoa_r+0xb66>
 80158f0:	4629      	mov	r1, r5
 80158f2:	2300      	movs	r3, #0
 80158f4:	220a      	movs	r2, #10
 80158f6:	4648      	mov	r0, r9
 80158f8:	f000 faf0 	bl	8015edc <__multadd>
 80158fc:	f1bb 0f00 	cmp.w	fp, #0
 8015900:	4605      	mov	r5, r0
 8015902:	dc6f      	bgt.n	80159e4 <_dtoa_r+0x96c>
 8015904:	9b07      	ldr	r3, [sp, #28]
 8015906:	2b02      	cmp	r3, #2
 8015908:	dc49      	bgt.n	801599e <_dtoa_r+0x926>
 801590a:	e06b      	b.n	80159e4 <_dtoa_r+0x96c>
 801590c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801590e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015912:	e73c      	b.n	801578e <_dtoa_r+0x716>
 8015914:	3fe00000 	.word	0x3fe00000
 8015918:	40240000 	.word	0x40240000
 801591c:	9b03      	ldr	r3, [sp, #12]
 801591e:	1e5c      	subs	r4, r3, #1
 8015920:	9b08      	ldr	r3, [sp, #32]
 8015922:	42a3      	cmp	r3, r4
 8015924:	db09      	blt.n	801593a <_dtoa_r+0x8c2>
 8015926:	1b1c      	subs	r4, r3, r4
 8015928:	9b03      	ldr	r3, [sp, #12]
 801592a:	2b00      	cmp	r3, #0
 801592c:	f6bf af30 	bge.w	8015790 <_dtoa_r+0x718>
 8015930:	9b00      	ldr	r3, [sp, #0]
 8015932:	9a03      	ldr	r2, [sp, #12]
 8015934:	1a9e      	subs	r6, r3, r2
 8015936:	2300      	movs	r3, #0
 8015938:	e72b      	b.n	8015792 <_dtoa_r+0x71a>
 801593a:	9b08      	ldr	r3, [sp, #32]
 801593c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801593e:	9408      	str	r4, [sp, #32]
 8015940:	1ae3      	subs	r3, r4, r3
 8015942:	441a      	add	r2, r3
 8015944:	9e00      	ldr	r6, [sp, #0]
 8015946:	9b03      	ldr	r3, [sp, #12]
 8015948:	920d      	str	r2, [sp, #52]	@ 0x34
 801594a:	2400      	movs	r4, #0
 801594c:	e721      	b.n	8015792 <_dtoa_r+0x71a>
 801594e:	9c08      	ldr	r4, [sp, #32]
 8015950:	9e00      	ldr	r6, [sp, #0]
 8015952:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015954:	e728      	b.n	80157a8 <_dtoa_r+0x730>
 8015956:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801595a:	e751      	b.n	8015800 <_dtoa_r+0x788>
 801595c:	9a08      	ldr	r2, [sp, #32]
 801595e:	9902      	ldr	r1, [sp, #8]
 8015960:	e750      	b.n	8015804 <_dtoa_r+0x78c>
 8015962:	f8cd 8008 	str.w	r8, [sp, #8]
 8015966:	e751      	b.n	801580c <_dtoa_r+0x794>
 8015968:	2300      	movs	r3, #0
 801596a:	e779      	b.n	8015860 <_dtoa_r+0x7e8>
 801596c:	9b04      	ldr	r3, [sp, #16]
 801596e:	e777      	b.n	8015860 <_dtoa_r+0x7e8>
 8015970:	2300      	movs	r3, #0
 8015972:	9308      	str	r3, [sp, #32]
 8015974:	e779      	b.n	801586a <_dtoa_r+0x7f2>
 8015976:	d093      	beq.n	80158a0 <_dtoa_r+0x828>
 8015978:	9a00      	ldr	r2, [sp, #0]
 801597a:	331c      	adds	r3, #28
 801597c:	441a      	add	r2, r3
 801597e:	9200      	str	r2, [sp, #0]
 8015980:	9a06      	ldr	r2, [sp, #24]
 8015982:	441a      	add	r2, r3
 8015984:	441e      	add	r6, r3
 8015986:	9206      	str	r2, [sp, #24]
 8015988:	e78a      	b.n	80158a0 <_dtoa_r+0x828>
 801598a:	4603      	mov	r3, r0
 801598c:	e7f4      	b.n	8015978 <_dtoa_r+0x900>
 801598e:	9b03      	ldr	r3, [sp, #12]
 8015990:	2b00      	cmp	r3, #0
 8015992:	46b8      	mov	r8, r7
 8015994:	dc20      	bgt.n	80159d8 <_dtoa_r+0x960>
 8015996:	469b      	mov	fp, r3
 8015998:	9b07      	ldr	r3, [sp, #28]
 801599a:	2b02      	cmp	r3, #2
 801599c:	dd1e      	ble.n	80159dc <_dtoa_r+0x964>
 801599e:	f1bb 0f00 	cmp.w	fp, #0
 80159a2:	f47f adb1 	bne.w	8015508 <_dtoa_r+0x490>
 80159a6:	4621      	mov	r1, r4
 80159a8:	465b      	mov	r3, fp
 80159aa:	2205      	movs	r2, #5
 80159ac:	4648      	mov	r0, r9
 80159ae:	f000 fa95 	bl	8015edc <__multadd>
 80159b2:	4601      	mov	r1, r0
 80159b4:	4604      	mov	r4, r0
 80159b6:	9802      	ldr	r0, [sp, #8]
 80159b8:	f000 fca0 	bl	80162fc <__mcmp>
 80159bc:	2800      	cmp	r0, #0
 80159be:	f77f ada3 	ble.w	8015508 <_dtoa_r+0x490>
 80159c2:	4656      	mov	r6, sl
 80159c4:	2331      	movs	r3, #49	@ 0x31
 80159c6:	f806 3b01 	strb.w	r3, [r6], #1
 80159ca:	f108 0801 	add.w	r8, r8, #1
 80159ce:	e59f      	b.n	8015510 <_dtoa_r+0x498>
 80159d0:	9c03      	ldr	r4, [sp, #12]
 80159d2:	46b8      	mov	r8, r7
 80159d4:	4625      	mov	r5, r4
 80159d6:	e7f4      	b.n	80159c2 <_dtoa_r+0x94a>
 80159d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80159dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159de:	2b00      	cmp	r3, #0
 80159e0:	f000 8101 	beq.w	8015be6 <_dtoa_r+0xb6e>
 80159e4:	2e00      	cmp	r6, #0
 80159e6:	dd05      	ble.n	80159f4 <_dtoa_r+0x97c>
 80159e8:	4629      	mov	r1, r5
 80159ea:	4632      	mov	r2, r6
 80159ec:	4648      	mov	r0, r9
 80159ee:	f000 fc19 	bl	8016224 <__lshift>
 80159f2:	4605      	mov	r5, r0
 80159f4:	9b08      	ldr	r3, [sp, #32]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d05c      	beq.n	8015ab4 <_dtoa_r+0xa3c>
 80159fa:	6869      	ldr	r1, [r5, #4]
 80159fc:	4648      	mov	r0, r9
 80159fe:	f000 fa0b 	bl	8015e18 <_Balloc>
 8015a02:	4606      	mov	r6, r0
 8015a04:	b928      	cbnz	r0, 8015a12 <_dtoa_r+0x99a>
 8015a06:	4b82      	ldr	r3, [pc, #520]	@ (8015c10 <_dtoa_r+0xb98>)
 8015a08:	4602      	mov	r2, r0
 8015a0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015a0e:	f7ff bb4a 	b.w	80150a6 <_dtoa_r+0x2e>
 8015a12:	692a      	ldr	r2, [r5, #16]
 8015a14:	3202      	adds	r2, #2
 8015a16:	0092      	lsls	r2, r2, #2
 8015a18:	f105 010c 	add.w	r1, r5, #12
 8015a1c:	300c      	adds	r0, #12
 8015a1e:	f7ff fa94 	bl	8014f4a <memcpy>
 8015a22:	2201      	movs	r2, #1
 8015a24:	4631      	mov	r1, r6
 8015a26:	4648      	mov	r0, r9
 8015a28:	f000 fbfc 	bl	8016224 <__lshift>
 8015a2c:	f10a 0301 	add.w	r3, sl, #1
 8015a30:	9300      	str	r3, [sp, #0]
 8015a32:	eb0a 030b 	add.w	r3, sl, fp
 8015a36:	9308      	str	r3, [sp, #32]
 8015a38:	9b04      	ldr	r3, [sp, #16]
 8015a3a:	f003 0301 	and.w	r3, r3, #1
 8015a3e:	462f      	mov	r7, r5
 8015a40:	9306      	str	r3, [sp, #24]
 8015a42:	4605      	mov	r5, r0
 8015a44:	9b00      	ldr	r3, [sp, #0]
 8015a46:	9802      	ldr	r0, [sp, #8]
 8015a48:	4621      	mov	r1, r4
 8015a4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8015a4e:	f7ff fa8a 	bl	8014f66 <quorem>
 8015a52:	4603      	mov	r3, r0
 8015a54:	3330      	adds	r3, #48	@ 0x30
 8015a56:	9003      	str	r0, [sp, #12]
 8015a58:	4639      	mov	r1, r7
 8015a5a:	9802      	ldr	r0, [sp, #8]
 8015a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a5e:	f000 fc4d 	bl	80162fc <__mcmp>
 8015a62:	462a      	mov	r2, r5
 8015a64:	9004      	str	r0, [sp, #16]
 8015a66:	4621      	mov	r1, r4
 8015a68:	4648      	mov	r0, r9
 8015a6a:	f000 fc63 	bl	8016334 <__mdiff>
 8015a6e:	68c2      	ldr	r2, [r0, #12]
 8015a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a72:	4606      	mov	r6, r0
 8015a74:	bb02      	cbnz	r2, 8015ab8 <_dtoa_r+0xa40>
 8015a76:	4601      	mov	r1, r0
 8015a78:	9802      	ldr	r0, [sp, #8]
 8015a7a:	f000 fc3f 	bl	80162fc <__mcmp>
 8015a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a80:	4602      	mov	r2, r0
 8015a82:	4631      	mov	r1, r6
 8015a84:	4648      	mov	r0, r9
 8015a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8015a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a8a:	f000 fa05 	bl	8015e98 <_Bfree>
 8015a8e:	9b07      	ldr	r3, [sp, #28]
 8015a90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8015a92:	9e00      	ldr	r6, [sp, #0]
 8015a94:	ea42 0103 	orr.w	r1, r2, r3
 8015a98:	9b06      	ldr	r3, [sp, #24]
 8015a9a:	4319      	orrs	r1, r3
 8015a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015a9e:	d10d      	bne.n	8015abc <_dtoa_r+0xa44>
 8015aa0:	2b39      	cmp	r3, #57	@ 0x39
 8015aa2:	d027      	beq.n	8015af4 <_dtoa_r+0xa7c>
 8015aa4:	9a04      	ldr	r2, [sp, #16]
 8015aa6:	2a00      	cmp	r2, #0
 8015aa8:	dd01      	ble.n	8015aae <_dtoa_r+0xa36>
 8015aaa:	9b03      	ldr	r3, [sp, #12]
 8015aac:	3331      	adds	r3, #49	@ 0x31
 8015aae:	f88b 3000 	strb.w	r3, [fp]
 8015ab2:	e52e      	b.n	8015512 <_dtoa_r+0x49a>
 8015ab4:	4628      	mov	r0, r5
 8015ab6:	e7b9      	b.n	8015a2c <_dtoa_r+0x9b4>
 8015ab8:	2201      	movs	r2, #1
 8015aba:	e7e2      	b.n	8015a82 <_dtoa_r+0xa0a>
 8015abc:	9904      	ldr	r1, [sp, #16]
 8015abe:	2900      	cmp	r1, #0
 8015ac0:	db04      	blt.n	8015acc <_dtoa_r+0xa54>
 8015ac2:	9807      	ldr	r0, [sp, #28]
 8015ac4:	4301      	orrs	r1, r0
 8015ac6:	9806      	ldr	r0, [sp, #24]
 8015ac8:	4301      	orrs	r1, r0
 8015aca:	d120      	bne.n	8015b0e <_dtoa_r+0xa96>
 8015acc:	2a00      	cmp	r2, #0
 8015ace:	ddee      	ble.n	8015aae <_dtoa_r+0xa36>
 8015ad0:	9902      	ldr	r1, [sp, #8]
 8015ad2:	9300      	str	r3, [sp, #0]
 8015ad4:	2201      	movs	r2, #1
 8015ad6:	4648      	mov	r0, r9
 8015ad8:	f000 fba4 	bl	8016224 <__lshift>
 8015adc:	4621      	mov	r1, r4
 8015ade:	9002      	str	r0, [sp, #8]
 8015ae0:	f000 fc0c 	bl	80162fc <__mcmp>
 8015ae4:	2800      	cmp	r0, #0
 8015ae6:	9b00      	ldr	r3, [sp, #0]
 8015ae8:	dc02      	bgt.n	8015af0 <_dtoa_r+0xa78>
 8015aea:	d1e0      	bne.n	8015aae <_dtoa_r+0xa36>
 8015aec:	07da      	lsls	r2, r3, #31
 8015aee:	d5de      	bpl.n	8015aae <_dtoa_r+0xa36>
 8015af0:	2b39      	cmp	r3, #57	@ 0x39
 8015af2:	d1da      	bne.n	8015aaa <_dtoa_r+0xa32>
 8015af4:	2339      	movs	r3, #57	@ 0x39
 8015af6:	f88b 3000 	strb.w	r3, [fp]
 8015afa:	4633      	mov	r3, r6
 8015afc:	461e      	mov	r6, r3
 8015afe:	3b01      	subs	r3, #1
 8015b00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015b04:	2a39      	cmp	r2, #57	@ 0x39
 8015b06:	d04e      	beq.n	8015ba6 <_dtoa_r+0xb2e>
 8015b08:	3201      	adds	r2, #1
 8015b0a:	701a      	strb	r2, [r3, #0]
 8015b0c:	e501      	b.n	8015512 <_dtoa_r+0x49a>
 8015b0e:	2a00      	cmp	r2, #0
 8015b10:	dd03      	ble.n	8015b1a <_dtoa_r+0xaa2>
 8015b12:	2b39      	cmp	r3, #57	@ 0x39
 8015b14:	d0ee      	beq.n	8015af4 <_dtoa_r+0xa7c>
 8015b16:	3301      	adds	r3, #1
 8015b18:	e7c9      	b.n	8015aae <_dtoa_r+0xa36>
 8015b1a:	9a00      	ldr	r2, [sp, #0]
 8015b1c:	9908      	ldr	r1, [sp, #32]
 8015b1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8015b22:	428a      	cmp	r2, r1
 8015b24:	d028      	beq.n	8015b78 <_dtoa_r+0xb00>
 8015b26:	9902      	ldr	r1, [sp, #8]
 8015b28:	2300      	movs	r3, #0
 8015b2a:	220a      	movs	r2, #10
 8015b2c:	4648      	mov	r0, r9
 8015b2e:	f000 f9d5 	bl	8015edc <__multadd>
 8015b32:	42af      	cmp	r7, r5
 8015b34:	9002      	str	r0, [sp, #8]
 8015b36:	f04f 0300 	mov.w	r3, #0
 8015b3a:	f04f 020a 	mov.w	r2, #10
 8015b3e:	4639      	mov	r1, r7
 8015b40:	4648      	mov	r0, r9
 8015b42:	d107      	bne.n	8015b54 <_dtoa_r+0xadc>
 8015b44:	f000 f9ca 	bl	8015edc <__multadd>
 8015b48:	4607      	mov	r7, r0
 8015b4a:	4605      	mov	r5, r0
 8015b4c:	9b00      	ldr	r3, [sp, #0]
 8015b4e:	3301      	adds	r3, #1
 8015b50:	9300      	str	r3, [sp, #0]
 8015b52:	e777      	b.n	8015a44 <_dtoa_r+0x9cc>
 8015b54:	f000 f9c2 	bl	8015edc <__multadd>
 8015b58:	4629      	mov	r1, r5
 8015b5a:	4607      	mov	r7, r0
 8015b5c:	2300      	movs	r3, #0
 8015b5e:	220a      	movs	r2, #10
 8015b60:	4648      	mov	r0, r9
 8015b62:	f000 f9bb 	bl	8015edc <__multadd>
 8015b66:	4605      	mov	r5, r0
 8015b68:	e7f0      	b.n	8015b4c <_dtoa_r+0xad4>
 8015b6a:	f1bb 0f00 	cmp.w	fp, #0
 8015b6e:	bfcc      	ite	gt
 8015b70:	465e      	movgt	r6, fp
 8015b72:	2601      	movle	r6, #1
 8015b74:	4456      	add	r6, sl
 8015b76:	2700      	movs	r7, #0
 8015b78:	9902      	ldr	r1, [sp, #8]
 8015b7a:	9300      	str	r3, [sp, #0]
 8015b7c:	2201      	movs	r2, #1
 8015b7e:	4648      	mov	r0, r9
 8015b80:	f000 fb50 	bl	8016224 <__lshift>
 8015b84:	4621      	mov	r1, r4
 8015b86:	9002      	str	r0, [sp, #8]
 8015b88:	f000 fbb8 	bl	80162fc <__mcmp>
 8015b8c:	2800      	cmp	r0, #0
 8015b8e:	dcb4      	bgt.n	8015afa <_dtoa_r+0xa82>
 8015b90:	d102      	bne.n	8015b98 <_dtoa_r+0xb20>
 8015b92:	9b00      	ldr	r3, [sp, #0]
 8015b94:	07db      	lsls	r3, r3, #31
 8015b96:	d4b0      	bmi.n	8015afa <_dtoa_r+0xa82>
 8015b98:	4633      	mov	r3, r6
 8015b9a:	461e      	mov	r6, r3
 8015b9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015ba0:	2a30      	cmp	r2, #48	@ 0x30
 8015ba2:	d0fa      	beq.n	8015b9a <_dtoa_r+0xb22>
 8015ba4:	e4b5      	b.n	8015512 <_dtoa_r+0x49a>
 8015ba6:	459a      	cmp	sl, r3
 8015ba8:	d1a8      	bne.n	8015afc <_dtoa_r+0xa84>
 8015baa:	2331      	movs	r3, #49	@ 0x31
 8015bac:	f108 0801 	add.w	r8, r8, #1
 8015bb0:	f88a 3000 	strb.w	r3, [sl]
 8015bb4:	e4ad      	b.n	8015512 <_dtoa_r+0x49a>
 8015bb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015bb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8015c14 <_dtoa_r+0xb9c>
 8015bbc:	b11b      	cbz	r3, 8015bc6 <_dtoa_r+0xb4e>
 8015bbe:	f10a 0308 	add.w	r3, sl, #8
 8015bc2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015bc4:	6013      	str	r3, [r2, #0]
 8015bc6:	4650      	mov	r0, sl
 8015bc8:	b017      	add	sp, #92	@ 0x5c
 8015bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bce:	9b07      	ldr	r3, [sp, #28]
 8015bd0:	2b01      	cmp	r3, #1
 8015bd2:	f77f ae2e 	ble.w	8015832 <_dtoa_r+0x7ba>
 8015bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015bd8:	9308      	str	r3, [sp, #32]
 8015bda:	2001      	movs	r0, #1
 8015bdc:	e64d      	b.n	801587a <_dtoa_r+0x802>
 8015bde:	f1bb 0f00 	cmp.w	fp, #0
 8015be2:	f77f aed9 	ble.w	8015998 <_dtoa_r+0x920>
 8015be6:	4656      	mov	r6, sl
 8015be8:	9802      	ldr	r0, [sp, #8]
 8015bea:	4621      	mov	r1, r4
 8015bec:	f7ff f9bb 	bl	8014f66 <quorem>
 8015bf0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8015bf4:	f806 3b01 	strb.w	r3, [r6], #1
 8015bf8:	eba6 020a 	sub.w	r2, r6, sl
 8015bfc:	4593      	cmp	fp, r2
 8015bfe:	ddb4      	ble.n	8015b6a <_dtoa_r+0xaf2>
 8015c00:	9902      	ldr	r1, [sp, #8]
 8015c02:	2300      	movs	r3, #0
 8015c04:	220a      	movs	r2, #10
 8015c06:	4648      	mov	r0, r9
 8015c08:	f000 f968 	bl	8015edc <__multadd>
 8015c0c:	9002      	str	r0, [sp, #8]
 8015c0e:	e7eb      	b.n	8015be8 <_dtoa_r+0xb70>
 8015c10:	0801708c 	.word	0x0801708c
 8015c14:	08017010 	.word	0x08017010

08015c18 <_free_r>:
 8015c18:	b538      	push	{r3, r4, r5, lr}
 8015c1a:	4605      	mov	r5, r0
 8015c1c:	2900      	cmp	r1, #0
 8015c1e:	d041      	beq.n	8015ca4 <_free_r+0x8c>
 8015c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015c24:	1f0c      	subs	r4, r1, #4
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	bfb8      	it	lt
 8015c2a:	18e4      	addlt	r4, r4, r3
 8015c2c:	f000 f8e8 	bl	8015e00 <__malloc_lock>
 8015c30:	4a1d      	ldr	r2, [pc, #116]	@ (8015ca8 <_free_r+0x90>)
 8015c32:	6813      	ldr	r3, [r2, #0]
 8015c34:	b933      	cbnz	r3, 8015c44 <_free_r+0x2c>
 8015c36:	6063      	str	r3, [r4, #4]
 8015c38:	6014      	str	r4, [r2, #0]
 8015c3a:	4628      	mov	r0, r5
 8015c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015c40:	f000 b8e4 	b.w	8015e0c <__malloc_unlock>
 8015c44:	42a3      	cmp	r3, r4
 8015c46:	d908      	bls.n	8015c5a <_free_r+0x42>
 8015c48:	6820      	ldr	r0, [r4, #0]
 8015c4a:	1821      	adds	r1, r4, r0
 8015c4c:	428b      	cmp	r3, r1
 8015c4e:	bf01      	itttt	eq
 8015c50:	6819      	ldreq	r1, [r3, #0]
 8015c52:	685b      	ldreq	r3, [r3, #4]
 8015c54:	1809      	addeq	r1, r1, r0
 8015c56:	6021      	streq	r1, [r4, #0]
 8015c58:	e7ed      	b.n	8015c36 <_free_r+0x1e>
 8015c5a:	461a      	mov	r2, r3
 8015c5c:	685b      	ldr	r3, [r3, #4]
 8015c5e:	b10b      	cbz	r3, 8015c64 <_free_r+0x4c>
 8015c60:	42a3      	cmp	r3, r4
 8015c62:	d9fa      	bls.n	8015c5a <_free_r+0x42>
 8015c64:	6811      	ldr	r1, [r2, #0]
 8015c66:	1850      	adds	r0, r2, r1
 8015c68:	42a0      	cmp	r0, r4
 8015c6a:	d10b      	bne.n	8015c84 <_free_r+0x6c>
 8015c6c:	6820      	ldr	r0, [r4, #0]
 8015c6e:	4401      	add	r1, r0
 8015c70:	1850      	adds	r0, r2, r1
 8015c72:	4283      	cmp	r3, r0
 8015c74:	6011      	str	r1, [r2, #0]
 8015c76:	d1e0      	bne.n	8015c3a <_free_r+0x22>
 8015c78:	6818      	ldr	r0, [r3, #0]
 8015c7a:	685b      	ldr	r3, [r3, #4]
 8015c7c:	6053      	str	r3, [r2, #4]
 8015c7e:	4408      	add	r0, r1
 8015c80:	6010      	str	r0, [r2, #0]
 8015c82:	e7da      	b.n	8015c3a <_free_r+0x22>
 8015c84:	d902      	bls.n	8015c8c <_free_r+0x74>
 8015c86:	230c      	movs	r3, #12
 8015c88:	602b      	str	r3, [r5, #0]
 8015c8a:	e7d6      	b.n	8015c3a <_free_r+0x22>
 8015c8c:	6820      	ldr	r0, [r4, #0]
 8015c8e:	1821      	adds	r1, r4, r0
 8015c90:	428b      	cmp	r3, r1
 8015c92:	bf04      	itt	eq
 8015c94:	6819      	ldreq	r1, [r3, #0]
 8015c96:	685b      	ldreq	r3, [r3, #4]
 8015c98:	6063      	str	r3, [r4, #4]
 8015c9a:	bf04      	itt	eq
 8015c9c:	1809      	addeq	r1, r1, r0
 8015c9e:	6021      	streq	r1, [r4, #0]
 8015ca0:	6054      	str	r4, [r2, #4]
 8015ca2:	e7ca      	b.n	8015c3a <_free_r+0x22>
 8015ca4:	bd38      	pop	{r3, r4, r5, pc}
 8015ca6:	bf00      	nop
 8015ca8:	20006e4c 	.word	0x20006e4c

08015cac <malloc>:
 8015cac:	4b02      	ldr	r3, [pc, #8]	@ (8015cb8 <malloc+0xc>)
 8015cae:	4601      	mov	r1, r0
 8015cb0:	6818      	ldr	r0, [r3, #0]
 8015cb2:	f000 b825 	b.w	8015d00 <_malloc_r>
 8015cb6:	bf00      	nop
 8015cb8:	20000070 	.word	0x20000070

08015cbc <sbrk_aligned>:
 8015cbc:	b570      	push	{r4, r5, r6, lr}
 8015cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8015cfc <sbrk_aligned+0x40>)
 8015cc0:	460c      	mov	r4, r1
 8015cc2:	6831      	ldr	r1, [r6, #0]
 8015cc4:	4605      	mov	r5, r0
 8015cc6:	b911      	cbnz	r1, 8015cce <sbrk_aligned+0x12>
 8015cc8:	f000 fccc 	bl	8016664 <_sbrk_r>
 8015ccc:	6030      	str	r0, [r6, #0]
 8015cce:	4621      	mov	r1, r4
 8015cd0:	4628      	mov	r0, r5
 8015cd2:	f000 fcc7 	bl	8016664 <_sbrk_r>
 8015cd6:	1c43      	adds	r3, r0, #1
 8015cd8:	d103      	bne.n	8015ce2 <sbrk_aligned+0x26>
 8015cda:	f04f 34ff 	mov.w	r4, #4294967295
 8015cde:	4620      	mov	r0, r4
 8015ce0:	bd70      	pop	{r4, r5, r6, pc}
 8015ce2:	1cc4      	adds	r4, r0, #3
 8015ce4:	f024 0403 	bic.w	r4, r4, #3
 8015ce8:	42a0      	cmp	r0, r4
 8015cea:	d0f8      	beq.n	8015cde <sbrk_aligned+0x22>
 8015cec:	1a21      	subs	r1, r4, r0
 8015cee:	4628      	mov	r0, r5
 8015cf0:	f000 fcb8 	bl	8016664 <_sbrk_r>
 8015cf4:	3001      	adds	r0, #1
 8015cf6:	d1f2      	bne.n	8015cde <sbrk_aligned+0x22>
 8015cf8:	e7ef      	b.n	8015cda <sbrk_aligned+0x1e>
 8015cfa:	bf00      	nop
 8015cfc:	20006e48 	.word	0x20006e48

08015d00 <_malloc_r>:
 8015d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015d04:	1ccd      	adds	r5, r1, #3
 8015d06:	f025 0503 	bic.w	r5, r5, #3
 8015d0a:	3508      	adds	r5, #8
 8015d0c:	2d0c      	cmp	r5, #12
 8015d0e:	bf38      	it	cc
 8015d10:	250c      	movcc	r5, #12
 8015d12:	2d00      	cmp	r5, #0
 8015d14:	4606      	mov	r6, r0
 8015d16:	db01      	blt.n	8015d1c <_malloc_r+0x1c>
 8015d18:	42a9      	cmp	r1, r5
 8015d1a:	d904      	bls.n	8015d26 <_malloc_r+0x26>
 8015d1c:	230c      	movs	r3, #12
 8015d1e:	6033      	str	r3, [r6, #0]
 8015d20:	2000      	movs	r0, #0
 8015d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015dfc <_malloc_r+0xfc>
 8015d2a:	f000 f869 	bl	8015e00 <__malloc_lock>
 8015d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8015d32:	461c      	mov	r4, r3
 8015d34:	bb44      	cbnz	r4, 8015d88 <_malloc_r+0x88>
 8015d36:	4629      	mov	r1, r5
 8015d38:	4630      	mov	r0, r6
 8015d3a:	f7ff ffbf 	bl	8015cbc <sbrk_aligned>
 8015d3e:	1c43      	adds	r3, r0, #1
 8015d40:	4604      	mov	r4, r0
 8015d42:	d158      	bne.n	8015df6 <_malloc_r+0xf6>
 8015d44:	f8d8 4000 	ldr.w	r4, [r8]
 8015d48:	4627      	mov	r7, r4
 8015d4a:	2f00      	cmp	r7, #0
 8015d4c:	d143      	bne.n	8015dd6 <_malloc_r+0xd6>
 8015d4e:	2c00      	cmp	r4, #0
 8015d50:	d04b      	beq.n	8015dea <_malloc_r+0xea>
 8015d52:	6823      	ldr	r3, [r4, #0]
 8015d54:	4639      	mov	r1, r7
 8015d56:	4630      	mov	r0, r6
 8015d58:	eb04 0903 	add.w	r9, r4, r3
 8015d5c:	f000 fc82 	bl	8016664 <_sbrk_r>
 8015d60:	4581      	cmp	r9, r0
 8015d62:	d142      	bne.n	8015dea <_malloc_r+0xea>
 8015d64:	6821      	ldr	r1, [r4, #0]
 8015d66:	1a6d      	subs	r5, r5, r1
 8015d68:	4629      	mov	r1, r5
 8015d6a:	4630      	mov	r0, r6
 8015d6c:	f7ff ffa6 	bl	8015cbc <sbrk_aligned>
 8015d70:	3001      	adds	r0, #1
 8015d72:	d03a      	beq.n	8015dea <_malloc_r+0xea>
 8015d74:	6823      	ldr	r3, [r4, #0]
 8015d76:	442b      	add	r3, r5
 8015d78:	6023      	str	r3, [r4, #0]
 8015d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8015d7e:	685a      	ldr	r2, [r3, #4]
 8015d80:	bb62      	cbnz	r2, 8015ddc <_malloc_r+0xdc>
 8015d82:	f8c8 7000 	str.w	r7, [r8]
 8015d86:	e00f      	b.n	8015da8 <_malloc_r+0xa8>
 8015d88:	6822      	ldr	r2, [r4, #0]
 8015d8a:	1b52      	subs	r2, r2, r5
 8015d8c:	d420      	bmi.n	8015dd0 <_malloc_r+0xd0>
 8015d8e:	2a0b      	cmp	r2, #11
 8015d90:	d917      	bls.n	8015dc2 <_malloc_r+0xc2>
 8015d92:	1961      	adds	r1, r4, r5
 8015d94:	42a3      	cmp	r3, r4
 8015d96:	6025      	str	r5, [r4, #0]
 8015d98:	bf18      	it	ne
 8015d9a:	6059      	strne	r1, [r3, #4]
 8015d9c:	6863      	ldr	r3, [r4, #4]
 8015d9e:	bf08      	it	eq
 8015da0:	f8c8 1000 	streq.w	r1, [r8]
 8015da4:	5162      	str	r2, [r4, r5]
 8015da6:	604b      	str	r3, [r1, #4]
 8015da8:	4630      	mov	r0, r6
 8015daa:	f000 f82f 	bl	8015e0c <__malloc_unlock>
 8015dae:	f104 000b 	add.w	r0, r4, #11
 8015db2:	1d23      	adds	r3, r4, #4
 8015db4:	f020 0007 	bic.w	r0, r0, #7
 8015db8:	1ac2      	subs	r2, r0, r3
 8015dba:	bf1c      	itt	ne
 8015dbc:	1a1b      	subne	r3, r3, r0
 8015dbe:	50a3      	strne	r3, [r4, r2]
 8015dc0:	e7af      	b.n	8015d22 <_malloc_r+0x22>
 8015dc2:	6862      	ldr	r2, [r4, #4]
 8015dc4:	42a3      	cmp	r3, r4
 8015dc6:	bf0c      	ite	eq
 8015dc8:	f8c8 2000 	streq.w	r2, [r8]
 8015dcc:	605a      	strne	r2, [r3, #4]
 8015dce:	e7eb      	b.n	8015da8 <_malloc_r+0xa8>
 8015dd0:	4623      	mov	r3, r4
 8015dd2:	6864      	ldr	r4, [r4, #4]
 8015dd4:	e7ae      	b.n	8015d34 <_malloc_r+0x34>
 8015dd6:	463c      	mov	r4, r7
 8015dd8:	687f      	ldr	r7, [r7, #4]
 8015dda:	e7b6      	b.n	8015d4a <_malloc_r+0x4a>
 8015ddc:	461a      	mov	r2, r3
 8015dde:	685b      	ldr	r3, [r3, #4]
 8015de0:	42a3      	cmp	r3, r4
 8015de2:	d1fb      	bne.n	8015ddc <_malloc_r+0xdc>
 8015de4:	2300      	movs	r3, #0
 8015de6:	6053      	str	r3, [r2, #4]
 8015de8:	e7de      	b.n	8015da8 <_malloc_r+0xa8>
 8015dea:	230c      	movs	r3, #12
 8015dec:	6033      	str	r3, [r6, #0]
 8015dee:	4630      	mov	r0, r6
 8015df0:	f000 f80c 	bl	8015e0c <__malloc_unlock>
 8015df4:	e794      	b.n	8015d20 <_malloc_r+0x20>
 8015df6:	6005      	str	r5, [r0, #0]
 8015df8:	e7d6      	b.n	8015da8 <_malloc_r+0xa8>
 8015dfa:	bf00      	nop
 8015dfc:	20006e4c 	.word	0x20006e4c

08015e00 <__malloc_lock>:
 8015e00:	4801      	ldr	r0, [pc, #4]	@ (8015e08 <__malloc_lock+0x8>)
 8015e02:	f7ff b8a0 	b.w	8014f46 <__retarget_lock_acquire_recursive>
 8015e06:	bf00      	nop
 8015e08:	20006e44 	.word	0x20006e44

08015e0c <__malloc_unlock>:
 8015e0c:	4801      	ldr	r0, [pc, #4]	@ (8015e14 <__malloc_unlock+0x8>)
 8015e0e:	f7ff b89b 	b.w	8014f48 <__retarget_lock_release_recursive>
 8015e12:	bf00      	nop
 8015e14:	20006e44 	.word	0x20006e44

08015e18 <_Balloc>:
 8015e18:	b570      	push	{r4, r5, r6, lr}
 8015e1a:	69c6      	ldr	r6, [r0, #28]
 8015e1c:	4604      	mov	r4, r0
 8015e1e:	460d      	mov	r5, r1
 8015e20:	b976      	cbnz	r6, 8015e40 <_Balloc+0x28>
 8015e22:	2010      	movs	r0, #16
 8015e24:	f7ff ff42 	bl	8015cac <malloc>
 8015e28:	4602      	mov	r2, r0
 8015e2a:	61e0      	str	r0, [r4, #28]
 8015e2c:	b920      	cbnz	r0, 8015e38 <_Balloc+0x20>
 8015e2e:	4b18      	ldr	r3, [pc, #96]	@ (8015e90 <_Balloc+0x78>)
 8015e30:	4818      	ldr	r0, [pc, #96]	@ (8015e94 <_Balloc+0x7c>)
 8015e32:	216b      	movs	r1, #107	@ 0x6b
 8015e34:	f000 fc26 	bl	8016684 <__assert_func>
 8015e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015e3c:	6006      	str	r6, [r0, #0]
 8015e3e:	60c6      	str	r6, [r0, #12]
 8015e40:	69e6      	ldr	r6, [r4, #28]
 8015e42:	68f3      	ldr	r3, [r6, #12]
 8015e44:	b183      	cbz	r3, 8015e68 <_Balloc+0x50>
 8015e46:	69e3      	ldr	r3, [r4, #28]
 8015e48:	68db      	ldr	r3, [r3, #12]
 8015e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015e4e:	b9b8      	cbnz	r0, 8015e80 <_Balloc+0x68>
 8015e50:	2101      	movs	r1, #1
 8015e52:	fa01 f605 	lsl.w	r6, r1, r5
 8015e56:	1d72      	adds	r2, r6, #5
 8015e58:	0092      	lsls	r2, r2, #2
 8015e5a:	4620      	mov	r0, r4
 8015e5c:	f000 fc30 	bl	80166c0 <_calloc_r>
 8015e60:	b160      	cbz	r0, 8015e7c <_Balloc+0x64>
 8015e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015e66:	e00e      	b.n	8015e86 <_Balloc+0x6e>
 8015e68:	2221      	movs	r2, #33	@ 0x21
 8015e6a:	2104      	movs	r1, #4
 8015e6c:	4620      	mov	r0, r4
 8015e6e:	f000 fc27 	bl	80166c0 <_calloc_r>
 8015e72:	69e3      	ldr	r3, [r4, #28]
 8015e74:	60f0      	str	r0, [r6, #12]
 8015e76:	68db      	ldr	r3, [r3, #12]
 8015e78:	2b00      	cmp	r3, #0
 8015e7a:	d1e4      	bne.n	8015e46 <_Balloc+0x2e>
 8015e7c:	2000      	movs	r0, #0
 8015e7e:	bd70      	pop	{r4, r5, r6, pc}
 8015e80:	6802      	ldr	r2, [r0, #0]
 8015e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015e86:	2300      	movs	r3, #0
 8015e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015e8c:	e7f7      	b.n	8015e7e <_Balloc+0x66>
 8015e8e:	bf00      	nop
 8015e90:	0801701d 	.word	0x0801701d
 8015e94:	0801709d 	.word	0x0801709d

08015e98 <_Bfree>:
 8015e98:	b570      	push	{r4, r5, r6, lr}
 8015e9a:	69c6      	ldr	r6, [r0, #28]
 8015e9c:	4605      	mov	r5, r0
 8015e9e:	460c      	mov	r4, r1
 8015ea0:	b976      	cbnz	r6, 8015ec0 <_Bfree+0x28>
 8015ea2:	2010      	movs	r0, #16
 8015ea4:	f7ff ff02 	bl	8015cac <malloc>
 8015ea8:	4602      	mov	r2, r0
 8015eaa:	61e8      	str	r0, [r5, #28]
 8015eac:	b920      	cbnz	r0, 8015eb8 <_Bfree+0x20>
 8015eae:	4b09      	ldr	r3, [pc, #36]	@ (8015ed4 <_Bfree+0x3c>)
 8015eb0:	4809      	ldr	r0, [pc, #36]	@ (8015ed8 <_Bfree+0x40>)
 8015eb2:	218f      	movs	r1, #143	@ 0x8f
 8015eb4:	f000 fbe6 	bl	8016684 <__assert_func>
 8015eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015ebc:	6006      	str	r6, [r0, #0]
 8015ebe:	60c6      	str	r6, [r0, #12]
 8015ec0:	b13c      	cbz	r4, 8015ed2 <_Bfree+0x3a>
 8015ec2:	69eb      	ldr	r3, [r5, #28]
 8015ec4:	6862      	ldr	r2, [r4, #4]
 8015ec6:	68db      	ldr	r3, [r3, #12]
 8015ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015ecc:	6021      	str	r1, [r4, #0]
 8015ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015ed2:	bd70      	pop	{r4, r5, r6, pc}
 8015ed4:	0801701d 	.word	0x0801701d
 8015ed8:	0801709d 	.word	0x0801709d

08015edc <__multadd>:
 8015edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ee0:	690d      	ldr	r5, [r1, #16]
 8015ee2:	4607      	mov	r7, r0
 8015ee4:	460c      	mov	r4, r1
 8015ee6:	461e      	mov	r6, r3
 8015ee8:	f101 0c14 	add.w	ip, r1, #20
 8015eec:	2000      	movs	r0, #0
 8015eee:	f8dc 3000 	ldr.w	r3, [ip]
 8015ef2:	b299      	uxth	r1, r3
 8015ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8015ef8:	0c1e      	lsrs	r6, r3, #16
 8015efa:	0c0b      	lsrs	r3, r1, #16
 8015efc:	fb02 3306 	mla	r3, r2, r6, r3
 8015f00:	b289      	uxth	r1, r1
 8015f02:	3001      	adds	r0, #1
 8015f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015f08:	4285      	cmp	r5, r0
 8015f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8015f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015f12:	dcec      	bgt.n	8015eee <__multadd+0x12>
 8015f14:	b30e      	cbz	r6, 8015f5a <__multadd+0x7e>
 8015f16:	68a3      	ldr	r3, [r4, #8]
 8015f18:	42ab      	cmp	r3, r5
 8015f1a:	dc19      	bgt.n	8015f50 <__multadd+0x74>
 8015f1c:	6861      	ldr	r1, [r4, #4]
 8015f1e:	4638      	mov	r0, r7
 8015f20:	3101      	adds	r1, #1
 8015f22:	f7ff ff79 	bl	8015e18 <_Balloc>
 8015f26:	4680      	mov	r8, r0
 8015f28:	b928      	cbnz	r0, 8015f36 <__multadd+0x5a>
 8015f2a:	4602      	mov	r2, r0
 8015f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8015f60 <__multadd+0x84>)
 8015f2e:	480d      	ldr	r0, [pc, #52]	@ (8015f64 <__multadd+0x88>)
 8015f30:	21ba      	movs	r1, #186	@ 0xba
 8015f32:	f000 fba7 	bl	8016684 <__assert_func>
 8015f36:	6922      	ldr	r2, [r4, #16]
 8015f38:	3202      	adds	r2, #2
 8015f3a:	f104 010c 	add.w	r1, r4, #12
 8015f3e:	0092      	lsls	r2, r2, #2
 8015f40:	300c      	adds	r0, #12
 8015f42:	f7ff f802 	bl	8014f4a <memcpy>
 8015f46:	4621      	mov	r1, r4
 8015f48:	4638      	mov	r0, r7
 8015f4a:	f7ff ffa5 	bl	8015e98 <_Bfree>
 8015f4e:	4644      	mov	r4, r8
 8015f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015f54:	3501      	adds	r5, #1
 8015f56:	615e      	str	r6, [r3, #20]
 8015f58:	6125      	str	r5, [r4, #16]
 8015f5a:	4620      	mov	r0, r4
 8015f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f60:	0801708c 	.word	0x0801708c
 8015f64:	0801709d 	.word	0x0801709d

08015f68 <__hi0bits>:
 8015f68:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015f6c:	4603      	mov	r3, r0
 8015f6e:	bf36      	itet	cc
 8015f70:	0403      	lslcc	r3, r0, #16
 8015f72:	2000      	movcs	r0, #0
 8015f74:	2010      	movcc	r0, #16
 8015f76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015f7a:	bf3c      	itt	cc
 8015f7c:	021b      	lslcc	r3, r3, #8
 8015f7e:	3008      	addcc	r0, #8
 8015f80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015f84:	bf3c      	itt	cc
 8015f86:	011b      	lslcc	r3, r3, #4
 8015f88:	3004      	addcc	r0, #4
 8015f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015f8e:	bf3c      	itt	cc
 8015f90:	009b      	lslcc	r3, r3, #2
 8015f92:	3002      	addcc	r0, #2
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	db05      	blt.n	8015fa4 <__hi0bits+0x3c>
 8015f98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015f9c:	f100 0001 	add.w	r0, r0, #1
 8015fa0:	bf08      	it	eq
 8015fa2:	2020      	moveq	r0, #32
 8015fa4:	4770      	bx	lr

08015fa6 <__lo0bits>:
 8015fa6:	6803      	ldr	r3, [r0, #0]
 8015fa8:	4602      	mov	r2, r0
 8015faa:	f013 0007 	ands.w	r0, r3, #7
 8015fae:	d00b      	beq.n	8015fc8 <__lo0bits+0x22>
 8015fb0:	07d9      	lsls	r1, r3, #31
 8015fb2:	d421      	bmi.n	8015ff8 <__lo0bits+0x52>
 8015fb4:	0798      	lsls	r0, r3, #30
 8015fb6:	bf49      	itett	mi
 8015fb8:	085b      	lsrmi	r3, r3, #1
 8015fba:	089b      	lsrpl	r3, r3, #2
 8015fbc:	2001      	movmi	r0, #1
 8015fbe:	6013      	strmi	r3, [r2, #0]
 8015fc0:	bf5c      	itt	pl
 8015fc2:	6013      	strpl	r3, [r2, #0]
 8015fc4:	2002      	movpl	r0, #2
 8015fc6:	4770      	bx	lr
 8015fc8:	b299      	uxth	r1, r3
 8015fca:	b909      	cbnz	r1, 8015fd0 <__lo0bits+0x2a>
 8015fcc:	0c1b      	lsrs	r3, r3, #16
 8015fce:	2010      	movs	r0, #16
 8015fd0:	b2d9      	uxtb	r1, r3
 8015fd2:	b909      	cbnz	r1, 8015fd8 <__lo0bits+0x32>
 8015fd4:	3008      	adds	r0, #8
 8015fd6:	0a1b      	lsrs	r3, r3, #8
 8015fd8:	0719      	lsls	r1, r3, #28
 8015fda:	bf04      	itt	eq
 8015fdc:	091b      	lsreq	r3, r3, #4
 8015fde:	3004      	addeq	r0, #4
 8015fe0:	0799      	lsls	r1, r3, #30
 8015fe2:	bf04      	itt	eq
 8015fe4:	089b      	lsreq	r3, r3, #2
 8015fe6:	3002      	addeq	r0, #2
 8015fe8:	07d9      	lsls	r1, r3, #31
 8015fea:	d403      	bmi.n	8015ff4 <__lo0bits+0x4e>
 8015fec:	085b      	lsrs	r3, r3, #1
 8015fee:	f100 0001 	add.w	r0, r0, #1
 8015ff2:	d003      	beq.n	8015ffc <__lo0bits+0x56>
 8015ff4:	6013      	str	r3, [r2, #0]
 8015ff6:	4770      	bx	lr
 8015ff8:	2000      	movs	r0, #0
 8015ffa:	4770      	bx	lr
 8015ffc:	2020      	movs	r0, #32
 8015ffe:	4770      	bx	lr

08016000 <__i2b>:
 8016000:	b510      	push	{r4, lr}
 8016002:	460c      	mov	r4, r1
 8016004:	2101      	movs	r1, #1
 8016006:	f7ff ff07 	bl	8015e18 <_Balloc>
 801600a:	4602      	mov	r2, r0
 801600c:	b928      	cbnz	r0, 801601a <__i2b+0x1a>
 801600e:	4b05      	ldr	r3, [pc, #20]	@ (8016024 <__i2b+0x24>)
 8016010:	4805      	ldr	r0, [pc, #20]	@ (8016028 <__i2b+0x28>)
 8016012:	f240 1145 	movw	r1, #325	@ 0x145
 8016016:	f000 fb35 	bl	8016684 <__assert_func>
 801601a:	2301      	movs	r3, #1
 801601c:	6144      	str	r4, [r0, #20]
 801601e:	6103      	str	r3, [r0, #16]
 8016020:	bd10      	pop	{r4, pc}
 8016022:	bf00      	nop
 8016024:	0801708c 	.word	0x0801708c
 8016028:	0801709d 	.word	0x0801709d

0801602c <__multiply>:
 801602c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016030:	4617      	mov	r7, r2
 8016032:	690a      	ldr	r2, [r1, #16]
 8016034:	693b      	ldr	r3, [r7, #16]
 8016036:	429a      	cmp	r2, r3
 8016038:	bfa8      	it	ge
 801603a:	463b      	movge	r3, r7
 801603c:	4689      	mov	r9, r1
 801603e:	bfa4      	itt	ge
 8016040:	460f      	movge	r7, r1
 8016042:	4699      	movge	r9, r3
 8016044:	693d      	ldr	r5, [r7, #16]
 8016046:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801604a:	68bb      	ldr	r3, [r7, #8]
 801604c:	6879      	ldr	r1, [r7, #4]
 801604e:	eb05 060a 	add.w	r6, r5, sl
 8016052:	42b3      	cmp	r3, r6
 8016054:	b085      	sub	sp, #20
 8016056:	bfb8      	it	lt
 8016058:	3101      	addlt	r1, #1
 801605a:	f7ff fedd 	bl	8015e18 <_Balloc>
 801605e:	b930      	cbnz	r0, 801606e <__multiply+0x42>
 8016060:	4602      	mov	r2, r0
 8016062:	4b41      	ldr	r3, [pc, #260]	@ (8016168 <__multiply+0x13c>)
 8016064:	4841      	ldr	r0, [pc, #260]	@ (801616c <__multiply+0x140>)
 8016066:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801606a:	f000 fb0b 	bl	8016684 <__assert_func>
 801606e:	f100 0414 	add.w	r4, r0, #20
 8016072:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016076:	4623      	mov	r3, r4
 8016078:	2200      	movs	r2, #0
 801607a:	4573      	cmp	r3, lr
 801607c:	d320      	bcc.n	80160c0 <__multiply+0x94>
 801607e:	f107 0814 	add.w	r8, r7, #20
 8016082:	f109 0114 	add.w	r1, r9, #20
 8016086:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801608a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801608e:	9302      	str	r3, [sp, #8]
 8016090:	1beb      	subs	r3, r5, r7
 8016092:	3b15      	subs	r3, #21
 8016094:	f023 0303 	bic.w	r3, r3, #3
 8016098:	3304      	adds	r3, #4
 801609a:	3715      	adds	r7, #21
 801609c:	42bd      	cmp	r5, r7
 801609e:	bf38      	it	cc
 80160a0:	2304      	movcc	r3, #4
 80160a2:	9301      	str	r3, [sp, #4]
 80160a4:	9b02      	ldr	r3, [sp, #8]
 80160a6:	9103      	str	r1, [sp, #12]
 80160a8:	428b      	cmp	r3, r1
 80160aa:	d80c      	bhi.n	80160c6 <__multiply+0x9a>
 80160ac:	2e00      	cmp	r6, #0
 80160ae:	dd03      	ble.n	80160b8 <__multiply+0x8c>
 80160b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80160b4:	2b00      	cmp	r3, #0
 80160b6:	d055      	beq.n	8016164 <__multiply+0x138>
 80160b8:	6106      	str	r6, [r0, #16]
 80160ba:	b005      	add	sp, #20
 80160bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160c0:	f843 2b04 	str.w	r2, [r3], #4
 80160c4:	e7d9      	b.n	801607a <__multiply+0x4e>
 80160c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80160ca:	f1ba 0f00 	cmp.w	sl, #0
 80160ce:	d01f      	beq.n	8016110 <__multiply+0xe4>
 80160d0:	46c4      	mov	ip, r8
 80160d2:	46a1      	mov	r9, r4
 80160d4:	2700      	movs	r7, #0
 80160d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80160da:	f8d9 3000 	ldr.w	r3, [r9]
 80160de:	fa1f fb82 	uxth.w	fp, r2
 80160e2:	b29b      	uxth	r3, r3
 80160e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80160e8:	443b      	add	r3, r7
 80160ea:	f8d9 7000 	ldr.w	r7, [r9]
 80160ee:	0c12      	lsrs	r2, r2, #16
 80160f0:	0c3f      	lsrs	r7, r7, #16
 80160f2:	fb0a 7202 	mla	r2, sl, r2, r7
 80160f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80160fa:	b29b      	uxth	r3, r3
 80160fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016100:	4565      	cmp	r5, ip
 8016102:	f849 3b04 	str.w	r3, [r9], #4
 8016106:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801610a:	d8e4      	bhi.n	80160d6 <__multiply+0xaa>
 801610c:	9b01      	ldr	r3, [sp, #4]
 801610e:	50e7      	str	r7, [r4, r3]
 8016110:	9b03      	ldr	r3, [sp, #12]
 8016112:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016116:	3104      	adds	r1, #4
 8016118:	f1b9 0f00 	cmp.w	r9, #0
 801611c:	d020      	beq.n	8016160 <__multiply+0x134>
 801611e:	6823      	ldr	r3, [r4, #0]
 8016120:	4647      	mov	r7, r8
 8016122:	46a4      	mov	ip, r4
 8016124:	f04f 0a00 	mov.w	sl, #0
 8016128:	f8b7 b000 	ldrh.w	fp, [r7]
 801612c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016130:	fb09 220b 	mla	r2, r9, fp, r2
 8016134:	4452      	add	r2, sl
 8016136:	b29b      	uxth	r3, r3
 8016138:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801613c:	f84c 3b04 	str.w	r3, [ip], #4
 8016140:	f857 3b04 	ldr.w	r3, [r7], #4
 8016144:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016148:	f8bc 3000 	ldrh.w	r3, [ip]
 801614c:	fb09 330a 	mla	r3, r9, sl, r3
 8016150:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016154:	42bd      	cmp	r5, r7
 8016156:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801615a:	d8e5      	bhi.n	8016128 <__multiply+0xfc>
 801615c:	9a01      	ldr	r2, [sp, #4]
 801615e:	50a3      	str	r3, [r4, r2]
 8016160:	3404      	adds	r4, #4
 8016162:	e79f      	b.n	80160a4 <__multiply+0x78>
 8016164:	3e01      	subs	r6, #1
 8016166:	e7a1      	b.n	80160ac <__multiply+0x80>
 8016168:	0801708c 	.word	0x0801708c
 801616c:	0801709d 	.word	0x0801709d

08016170 <__pow5mult>:
 8016170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016174:	4615      	mov	r5, r2
 8016176:	f012 0203 	ands.w	r2, r2, #3
 801617a:	4607      	mov	r7, r0
 801617c:	460e      	mov	r6, r1
 801617e:	d007      	beq.n	8016190 <__pow5mult+0x20>
 8016180:	4c25      	ldr	r4, [pc, #148]	@ (8016218 <__pow5mult+0xa8>)
 8016182:	3a01      	subs	r2, #1
 8016184:	2300      	movs	r3, #0
 8016186:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801618a:	f7ff fea7 	bl	8015edc <__multadd>
 801618e:	4606      	mov	r6, r0
 8016190:	10ad      	asrs	r5, r5, #2
 8016192:	d03d      	beq.n	8016210 <__pow5mult+0xa0>
 8016194:	69fc      	ldr	r4, [r7, #28]
 8016196:	b97c      	cbnz	r4, 80161b8 <__pow5mult+0x48>
 8016198:	2010      	movs	r0, #16
 801619a:	f7ff fd87 	bl	8015cac <malloc>
 801619e:	4602      	mov	r2, r0
 80161a0:	61f8      	str	r0, [r7, #28]
 80161a2:	b928      	cbnz	r0, 80161b0 <__pow5mult+0x40>
 80161a4:	4b1d      	ldr	r3, [pc, #116]	@ (801621c <__pow5mult+0xac>)
 80161a6:	481e      	ldr	r0, [pc, #120]	@ (8016220 <__pow5mult+0xb0>)
 80161a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80161ac:	f000 fa6a 	bl	8016684 <__assert_func>
 80161b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80161b4:	6004      	str	r4, [r0, #0]
 80161b6:	60c4      	str	r4, [r0, #12]
 80161b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80161bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80161c0:	b94c      	cbnz	r4, 80161d6 <__pow5mult+0x66>
 80161c2:	f240 2171 	movw	r1, #625	@ 0x271
 80161c6:	4638      	mov	r0, r7
 80161c8:	f7ff ff1a 	bl	8016000 <__i2b>
 80161cc:	2300      	movs	r3, #0
 80161ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80161d2:	4604      	mov	r4, r0
 80161d4:	6003      	str	r3, [r0, #0]
 80161d6:	f04f 0900 	mov.w	r9, #0
 80161da:	07eb      	lsls	r3, r5, #31
 80161dc:	d50a      	bpl.n	80161f4 <__pow5mult+0x84>
 80161de:	4631      	mov	r1, r6
 80161e0:	4622      	mov	r2, r4
 80161e2:	4638      	mov	r0, r7
 80161e4:	f7ff ff22 	bl	801602c <__multiply>
 80161e8:	4631      	mov	r1, r6
 80161ea:	4680      	mov	r8, r0
 80161ec:	4638      	mov	r0, r7
 80161ee:	f7ff fe53 	bl	8015e98 <_Bfree>
 80161f2:	4646      	mov	r6, r8
 80161f4:	106d      	asrs	r5, r5, #1
 80161f6:	d00b      	beq.n	8016210 <__pow5mult+0xa0>
 80161f8:	6820      	ldr	r0, [r4, #0]
 80161fa:	b938      	cbnz	r0, 801620c <__pow5mult+0x9c>
 80161fc:	4622      	mov	r2, r4
 80161fe:	4621      	mov	r1, r4
 8016200:	4638      	mov	r0, r7
 8016202:	f7ff ff13 	bl	801602c <__multiply>
 8016206:	6020      	str	r0, [r4, #0]
 8016208:	f8c0 9000 	str.w	r9, [r0]
 801620c:	4604      	mov	r4, r0
 801620e:	e7e4      	b.n	80161da <__pow5mult+0x6a>
 8016210:	4630      	mov	r0, r6
 8016212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016216:	bf00      	nop
 8016218:	08017150 	.word	0x08017150
 801621c:	0801701d 	.word	0x0801701d
 8016220:	0801709d 	.word	0x0801709d

08016224 <__lshift>:
 8016224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016228:	460c      	mov	r4, r1
 801622a:	6849      	ldr	r1, [r1, #4]
 801622c:	6923      	ldr	r3, [r4, #16]
 801622e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016232:	68a3      	ldr	r3, [r4, #8]
 8016234:	4607      	mov	r7, r0
 8016236:	4691      	mov	r9, r2
 8016238:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801623c:	f108 0601 	add.w	r6, r8, #1
 8016240:	42b3      	cmp	r3, r6
 8016242:	db0b      	blt.n	801625c <__lshift+0x38>
 8016244:	4638      	mov	r0, r7
 8016246:	f7ff fde7 	bl	8015e18 <_Balloc>
 801624a:	4605      	mov	r5, r0
 801624c:	b948      	cbnz	r0, 8016262 <__lshift+0x3e>
 801624e:	4602      	mov	r2, r0
 8016250:	4b28      	ldr	r3, [pc, #160]	@ (80162f4 <__lshift+0xd0>)
 8016252:	4829      	ldr	r0, [pc, #164]	@ (80162f8 <__lshift+0xd4>)
 8016254:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016258:	f000 fa14 	bl	8016684 <__assert_func>
 801625c:	3101      	adds	r1, #1
 801625e:	005b      	lsls	r3, r3, #1
 8016260:	e7ee      	b.n	8016240 <__lshift+0x1c>
 8016262:	2300      	movs	r3, #0
 8016264:	f100 0114 	add.w	r1, r0, #20
 8016268:	f100 0210 	add.w	r2, r0, #16
 801626c:	4618      	mov	r0, r3
 801626e:	4553      	cmp	r3, sl
 8016270:	db33      	blt.n	80162da <__lshift+0xb6>
 8016272:	6920      	ldr	r0, [r4, #16]
 8016274:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016278:	f104 0314 	add.w	r3, r4, #20
 801627c:	f019 091f 	ands.w	r9, r9, #31
 8016280:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016284:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016288:	d02b      	beq.n	80162e2 <__lshift+0xbe>
 801628a:	f1c9 0e20 	rsb	lr, r9, #32
 801628e:	468a      	mov	sl, r1
 8016290:	2200      	movs	r2, #0
 8016292:	6818      	ldr	r0, [r3, #0]
 8016294:	fa00 f009 	lsl.w	r0, r0, r9
 8016298:	4310      	orrs	r0, r2
 801629a:	f84a 0b04 	str.w	r0, [sl], #4
 801629e:	f853 2b04 	ldr.w	r2, [r3], #4
 80162a2:	459c      	cmp	ip, r3
 80162a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80162a8:	d8f3      	bhi.n	8016292 <__lshift+0x6e>
 80162aa:	ebac 0304 	sub.w	r3, ip, r4
 80162ae:	3b15      	subs	r3, #21
 80162b0:	f023 0303 	bic.w	r3, r3, #3
 80162b4:	3304      	adds	r3, #4
 80162b6:	f104 0015 	add.w	r0, r4, #21
 80162ba:	4560      	cmp	r0, ip
 80162bc:	bf88      	it	hi
 80162be:	2304      	movhi	r3, #4
 80162c0:	50ca      	str	r2, [r1, r3]
 80162c2:	b10a      	cbz	r2, 80162c8 <__lshift+0xa4>
 80162c4:	f108 0602 	add.w	r6, r8, #2
 80162c8:	3e01      	subs	r6, #1
 80162ca:	4638      	mov	r0, r7
 80162cc:	612e      	str	r6, [r5, #16]
 80162ce:	4621      	mov	r1, r4
 80162d0:	f7ff fde2 	bl	8015e98 <_Bfree>
 80162d4:	4628      	mov	r0, r5
 80162d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162da:	f842 0f04 	str.w	r0, [r2, #4]!
 80162de:	3301      	adds	r3, #1
 80162e0:	e7c5      	b.n	801626e <__lshift+0x4a>
 80162e2:	3904      	subs	r1, #4
 80162e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80162e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80162ec:	459c      	cmp	ip, r3
 80162ee:	d8f9      	bhi.n	80162e4 <__lshift+0xc0>
 80162f0:	e7ea      	b.n	80162c8 <__lshift+0xa4>
 80162f2:	bf00      	nop
 80162f4:	0801708c 	.word	0x0801708c
 80162f8:	0801709d 	.word	0x0801709d

080162fc <__mcmp>:
 80162fc:	690a      	ldr	r2, [r1, #16]
 80162fe:	4603      	mov	r3, r0
 8016300:	6900      	ldr	r0, [r0, #16]
 8016302:	1a80      	subs	r0, r0, r2
 8016304:	b530      	push	{r4, r5, lr}
 8016306:	d10e      	bne.n	8016326 <__mcmp+0x2a>
 8016308:	3314      	adds	r3, #20
 801630a:	3114      	adds	r1, #20
 801630c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016310:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016314:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016318:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801631c:	4295      	cmp	r5, r2
 801631e:	d003      	beq.n	8016328 <__mcmp+0x2c>
 8016320:	d205      	bcs.n	801632e <__mcmp+0x32>
 8016322:	f04f 30ff 	mov.w	r0, #4294967295
 8016326:	bd30      	pop	{r4, r5, pc}
 8016328:	42a3      	cmp	r3, r4
 801632a:	d3f3      	bcc.n	8016314 <__mcmp+0x18>
 801632c:	e7fb      	b.n	8016326 <__mcmp+0x2a>
 801632e:	2001      	movs	r0, #1
 8016330:	e7f9      	b.n	8016326 <__mcmp+0x2a>
	...

08016334 <__mdiff>:
 8016334:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016338:	4689      	mov	r9, r1
 801633a:	4606      	mov	r6, r0
 801633c:	4611      	mov	r1, r2
 801633e:	4648      	mov	r0, r9
 8016340:	4614      	mov	r4, r2
 8016342:	f7ff ffdb 	bl	80162fc <__mcmp>
 8016346:	1e05      	subs	r5, r0, #0
 8016348:	d112      	bne.n	8016370 <__mdiff+0x3c>
 801634a:	4629      	mov	r1, r5
 801634c:	4630      	mov	r0, r6
 801634e:	f7ff fd63 	bl	8015e18 <_Balloc>
 8016352:	4602      	mov	r2, r0
 8016354:	b928      	cbnz	r0, 8016362 <__mdiff+0x2e>
 8016356:	4b3f      	ldr	r3, [pc, #252]	@ (8016454 <__mdiff+0x120>)
 8016358:	f240 2137 	movw	r1, #567	@ 0x237
 801635c:	483e      	ldr	r0, [pc, #248]	@ (8016458 <__mdiff+0x124>)
 801635e:	f000 f991 	bl	8016684 <__assert_func>
 8016362:	2301      	movs	r3, #1
 8016364:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016368:	4610      	mov	r0, r2
 801636a:	b003      	add	sp, #12
 801636c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016370:	bfbc      	itt	lt
 8016372:	464b      	movlt	r3, r9
 8016374:	46a1      	movlt	r9, r4
 8016376:	4630      	mov	r0, r6
 8016378:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801637c:	bfba      	itte	lt
 801637e:	461c      	movlt	r4, r3
 8016380:	2501      	movlt	r5, #1
 8016382:	2500      	movge	r5, #0
 8016384:	f7ff fd48 	bl	8015e18 <_Balloc>
 8016388:	4602      	mov	r2, r0
 801638a:	b918      	cbnz	r0, 8016394 <__mdiff+0x60>
 801638c:	4b31      	ldr	r3, [pc, #196]	@ (8016454 <__mdiff+0x120>)
 801638e:	f240 2145 	movw	r1, #581	@ 0x245
 8016392:	e7e3      	b.n	801635c <__mdiff+0x28>
 8016394:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016398:	6926      	ldr	r6, [r4, #16]
 801639a:	60c5      	str	r5, [r0, #12]
 801639c:	f109 0310 	add.w	r3, r9, #16
 80163a0:	f109 0514 	add.w	r5, r9, #20
 80163a4:	f104 0e14 	add.w	lr, r4, #20
 80163a8:	f100 0b14 	add.w	fp, r0, #20
 80163ac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80163b0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80163b4:	9301      	str	r3, [sp, #4]
 80163b6:	46d9      	mov	r9, fp
 80163b8:	f04f 0c00 	mov.w	ip, #0
 80163bc:	9b01      	ldr	r3, [sp, #4]
 80163be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80163c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80163c6:	9301      	str	r3, [sp, #4]
 80163c8:	fa1f f38a 	uxth.w	r3, sl
 80163cc:	4619      	mov	r1, r3
 80163ce:	b283      	uxth	r3, r0
 80163d0:	1acb      	subs	r3, r1, r3
 80163d2:	0c00      	lsrs	r0, r0, #16
 80163d4:	4463      	add	r3, ip
 80163d6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80163da:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80163de:	b29b      	uxth	r3, r3
 80163e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80163e4:	4576      	cmp	r6, lr
 80163e6:	f849 3b04 	str.w	r3, [r9], #4
 80163ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80163ee:	d8e5      	bhi.n	80163bc <__mdiff+0x88>
 80163f0:	1b33      	subs	r3, r6, r4
 80163f2:	3b15      	subs	r3, #21
 80163f4:	f023 0303 	bic.w	r3, r3, #3
 80163f8:	3415      	adds	r4, #21
 80163fa:	3304      	adds	r3, #4
 80163fc:	42a6      	cmp	r6, r4
 80163fe:	bf38      	it	cc
 8016400:	2304      	movcc	r3, #4
 8016402:	441d      	add	r5, r3
 8016404:	445b      	add	r3, fp
 8016406:	461e      	mov	r6, r3
 8016408:	462c      	mov	r4, r5
 801640a:	4544      	cmp	r4, r8
 801640c:	d30e      	bcc.n	801642c <__mdiff+0xf8>
 801640e:	f108 0103 	add.w	r1, r8, #3
 8016412:	1b49      	subs	r1, r1, r5
 8016414:	f021 0103 	bic.w	r1, r1, #3
 8016418:	3d03      	subs	r5, #3
 801641a:	45a8      	cmp	r8, r5
 801641c:	bf38      	it	cc
 801641e:	2100      	movcc	r1, #0
 8016420:	440b      	add	r3, r1
 8016422:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016426:	b191      	cbz	r1, 801644e <__mdiff+0x11a>
 8016428:	6117      	str	r7, [r2, #16]
 801642a:	e79d      	b.n	8016368 <__mdiff+0x34>
 801642c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016430:	46e6      	mov	lr, ip
 8016432:	0c08      	lsrs	r0, r1, #16
 8016434:	fa1c fc81 	uxtah	ip, ip, r1
 8016438:	4471      	add	r1, lr
 801643a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801643e:	b289      	uxth	r1, r1
 8016440:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016444:	f846 1b04 	str.w	r1, [r6], #4
 8016448:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801644c:	e7dd      	b.n	801640a <__mdiff+0xd6>
 801644e:	3f01      	subs	r7, #1
 8016450:	e7e7      	b.n	8016422 <__mdiff+0xee>
 8016452:	bf00      	nop
 8016454:	0801708c 	.word	0x0801708c
 8016458:	0801709d 	.word	0x0801709d

0801645c <__d2b>:
 801645c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016460:	460f      	mov	r7, r1
 8016462:	2101      	movs	r1, #1
 8016464:	ec59 8b10 	vmov	r8, r9, d0
 8016468:	4616      	mov	r6, r2
 801646a:	f7ff fcd5 	bl	8015e18 <_Balloc>
 801646e:	4604      	mov	r4, r0
 8016470:	b930      	cbnz	r0, 8016480 <__d2b+0x24>
 8016472:	4602      	mov	r2, r0
 8016474:	4b23      	ldr	r3, [pc, #140]	@ (8016504 <__d2b+0xa8>)
 8016476:	4824      	ldr	r0, [pc, #144]	@ (8016508 <__d2b+0xac>)
 8016478:	f240 310f 	movw	r1, #783	@ 0x30f
 801647c:	f000 f902 	bl	8016684 <__assert_func>
 8016480:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016484:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016488:	b10d      	cbz	r5, 801648e <__d2b+0x32>
 801648a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801648e:	9301      	str	r3, [sp, #4]
 8016490:	f1b8 0300 	subs.w	r3, r8, #0
 8016494:	d023      	beq.n	80164de <__d2b+0x82>
 8016496:	4668      	mov	r0, sp
 8016498:	9300      	str	r3, [sp, #0]
 801649a:	f7ff fd84 	bl	8015fa6 <__lo0bits>
 801649e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80164a2:	b1d0      	cbz	r0, 80164da <__d2b+0x7e>
 80164a4:	f1c0 0320 	rsb	r3, r0, #32
 80164a8:	fa02 f303 	lsl.w	r3, r2, r3
 80164ac:	430b      	orrs	r3, r1
 80164ae:	40c2      	lsrs	r2, r0
 80164b0:	6163      	str	r3, [r4, #20]
 80164b2:	9201      	str	r2, [sp, #4]
 80164b4:	9b01      	ldr	r3, [sp, #4]
 80164b6:	61a3      	str	r3, [r4, #24]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	bf0c      	ite	eq
 80164bc:	2201      	moveq	r2, #1
 80164be:	2202      	movne	r2, #2
 80164c0:	6122      	str	r2, [r4, #16]
 80164c2:	b1a5      	cbz	r5, 80164ee <__d2b+0x92>
 80164c4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80164c8:	4405      	add	r5, r0
 80164ca:	603d      	str	r5, [r7, #0]
 80164cc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80164d0:	6030      	str	r0, [r6, #0]
 80164d2:	4620      	mov	r0, r4
 80164d4:	b003      	add	sp, #12
 80164d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80164da:	6161      	str	r1, [r4, #20]
 80164dc:	e7ea      	b.n	80164b4 <__d2b+0x58>
 80164de:	a801      	add	r0, sp, #4
 80164e0:	f7ff fd61 	bl	8015fa6 <__lo0bits>
 80164e4:	9b01      	ldr	r3, [sp, #4]
 80164e6:	6163      	str	r3, [r4, #20]
 80164e8:	3020      	adds	r0, #32
 80164ea:	2201      	movs	r2, #1
 80164ec:	e7e8      	b.n	80164c0 <__d2b+0x64>
 80164ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80164f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80164f6:	6038      	str	r0, [r7, #0]
 80164f8:	6918      	ldr	r0, [r3, #16]
 80164fa:	f7ff fd35 	bl	8015f68 <__hi0bits>
 80164fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016502:	e7e5      	b.n	80164d0 <__d2b+0x74>
 8016504:	0801708c 	.word	0x0801708c
 8016508:	0801709d 	.word	0x0801709d

0801650c <__sflush_r>:
 801650c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016514:	0716      	lsls	r6, r2, #28
 8016516:	4605      	mov	r5, r0
 8016518:	460c      	mov	r4, r1
 801651a:	d454      	bmi.n	80165c6 <__sflush_r+0xba>
 801651c:	684b      	ldr	r3, [r1, #4]
 801651e:	2b00      	cmp	r3, #0
 8016520:	dc02      	bgt.n	8016528 <__sflush_r+0x1c>
 8016522:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016524:	2b00      	cmp	r3, #0
 8016526:	dd48      	ble.n	80165ba <__sflush_r+0xae>
 8016528:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801652a:	2e00      	cmp	r6, #0
 801652c:	d045      	beq.n	80165ba <__sflush_r+0xae>
 801652e:	2300      	movs	r3, #0
 8016530:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016534:	682f      	ldr	r7, [r5, #0]
 8016536:	6a21      	ldr	r1, [r4, #32]
 8016538:	602b      	str	r3, [r5, #0]
 801653a:	d030      	beq.n	801659e <__sflush_r+0x92>
 801653c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801653e:	89a3      	ldrh	r3, [r4, #12]
 8016540:	0759      	lsls	r1, r3, #29
 8016542:	d505      	bpl.n	8016550 <__sflush_r+0x44>
 8016544:	6863      	ldr	r3, [r4, #4]
 8016546:	1ad2      	subs	r2, r2, r3
 8016548:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801654a:	b10b      	cbz	r3, 8016550 <__sflush_r+0x44>
 801654c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801654e:	1ad2      	subs	r2, r2, r3
 8016550:	2300      	movs	r3, #0
 8016552:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016554:	6a21      	ldr	r1, [r4, #32]
 8016556:	4628      	mov	r0, r5
 8016558:	47b0      	blx	r6
 801655a:	1c43      	adds	r3, r0, #1
 801655c:	89a3      	ldrh	r3, [r4, #12]
 801655e:	d106      	bne.n	801656e <__sflush_r+0x62>
 8016560:	6829      	ldr	r1, [r5, #0]
 8016562:	291d      	cmp	r1, #29
 8016564:	d82b      	bhi.n	80165be <__sflush_r+0xb2>
 8016566:	4a2a      	ldr	r2, [pc, #168]	@ (8016610 <__sflush_r+0x104>)
 8016568:	40ca      	lsrs	r2, r1
 801656a:	07d6      	lsls	r6, r2, #31
 801656c:	d527      	bpl.n	80165be <__sflush_r+0xb2>
 801656e:	2200      	movs	r2, #0
 8016570:	6062      	str	r2, [r4, #4]
 8016572:	04d9      	lsls	r1, r3, #19
 8016574:	6922      	ldr	r2, [r4, #16]
 8016576:	6022      	str	r2, [r4, #0]
 8016578:	d504      	bpl.n	8016584 <__sflush_r+0x78>
 801657a:	1c42      	adds	r2, r0, #1
 801657c:	d101      	bne.n	8016582 <__sflush_r+0x76>
 801657e:	682b      	ldr	r3, [r5, #0]
 8016580:	b903      	cbnz	r3, 8016584 <__sflush_r+0x78>
 8016582:	6560      	str	r0, [r4, #84]	@ 0x54
 8016584:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016586:	602f      	str	r7, [r5, #0]
 8016588:	b1b9      	cbz	r1, 80165ba <__sflush_r+0xae>
 801658a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801658e:	4299      	cmp	r1, r3
 8016590:	d002      	beq.n	8016598 <__sflush_r+0x8c>
 8016592:	4628      	mov	r0, r5
 8016594:	f7ff fb40 	bl	8015c18 <_free_r>
 8016598:	2300      	movs	r3, #0
 801659a:	6363      	str	r3, [r4, #52]	@ 0x34
 801659c:	e00d      	b.n	80165ba <__sflush_r+0xae>
 801659e:	2301      	movs	r3, #1
 80165a0:	4628      	mov	r0, r5
 80165a2:	47b0      	blx	r6
 80165a4:	4602      	mov	r2, r0
 80165a6:	1c50      	adds	r0, r2, #1
 80165a8:	d1c9      	bne.n	801653e <__sflush_r+0x32>
 80165aa:	682b      	ldr	r3, [r5, #0]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d0c6      	beq.n	801653e <__sflush_r+0x32>
 80165b0:	2b1d      	cmp	r3, #29
 80165b2:	d001      	beq.n	80165b8 <__sflush_r+0xac>
 80165b4:	2b16      	cmp	r3, #22
 80165b6:	d11e      	bne.n	80165f6 <__sflush_r+0xea>
 80165b8:	602f      	str	r7, [r5, #0]
 80165ba:	2000      	movs	r0, #0
 80165bc:	e022      	b.n	8016604 <__sflush_r+0xf8>
 80165be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80165c2:	b21b      	sxth	r3, r3
 80165c4:	e01b      	b.n	80165fe <__sflush_r+0xf2>
 80165c6:	690f      	ldr	r7, [r1, #16]
 80165c8:	2f00      	cmp	r7, #0
 80165ca:	d0f6      	beq.n	80165ba <__sflush_r+0xae>
 80165cc:	0793      	lsls	r3, r2, #30
 80165ce:	680e      	ldr	r6, [r1, #0]
 80165d0:	bf08      	it	eq
 80165d2:	694b      	ldreq	r3, [r1, #20]
 80165d4:	600f      	str	r7, [r1, #0]
 80165d6:	bf18      	it	ne
 80165d8:	2300      	movne	r3, #0
 80165da:	eba6 0807 	sub.w	r8, r6, r7
 80165de:	608b      	str	r3, [r1, #8]
 80165e0:	f1b8 0f00 	cmp.w	r8, #0
 80165e4:	dde9      	ble.n	80165ba <__sflush_r+0xae>
 80165e6:	6a21      	ldr	r1, [r4, #32]
 80165e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80165ea:	4643      	mov	r3, r8
 80165ec:	463a      	mov	r2, r7
 80165ee:	4628      	mov	r0, r5
 80165f0:	47b0      	blx	r6
 80165f2:	2800      	cmp	r0, #0
 80165f4:	dc08      	bgt.n	8016608 <__sflush_r+0xfc>
 80165f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80165fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80165fe:	81a3      	strh	r3, [r4, #12]
 8016600:	f04f 30ff 	mov.w	r0, #4294967295
 8016604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016608:	4407      	add	r7, r0
 801660a:	eba8 0800 	sub.w	r8, r8, r0
 801660e:	e7e7      	b.n	80165e0 <__sflush_r+0xd4>
 8016610:	20400001 	.word	0x20400001

08016614 <_fflush_r>:
 8016614:	b538      	push	{r3, r4, r5, lr}
 8016616:	690b      	ldr	r3, [r1, #16]
 8016618:	4605      	mov	r5, r0
 801661a:	460c      	mov	r4, r1
 801661c:	b913      	cbnz	r3, 8016624 <_fflush_r+0x10>
 801661e:	2500      	movs	r5, #0
 8016620:	4628      	mov	r0, r5
 8016622:	bd38      	pop	{r3, r4, r5, pc}
 8016624:	b118      	cbz	r0, 801662e <_fflush_r+0x1a>
 8016626:	6a03      	ldr	r3, [r0, #32]
 8016628:	b90b      	cbnz	r3, 801662e <_fflush_r+0x1a>
 801662a:	f7fe fb37 	bl	8014c9c <__sinit>
 801662e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d0f3      	beq.n	801661e <_fflush_r+0xa>
 8016636:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016638:	07d0      	lsls	r0, r2, #31
 801663a:	d404      	bmi.n	8016646 <_fflush_r+0x32>
 801663c:	0599      	lsls	r1, r3, #22
 801663e:	d402      	bmi.n	8016646 <_fflush_r+0x32>
 8016640:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016642:	f7fe fc80 	bl	8014f46 <__retarget_lock_acquire_recursive>
 8016646:	4628      	mov	r0, r5
 8016648:	4621      	mov	r1, r4
 801664a:	f7ff ff5f 	bl	801650c <__sflush_r>
 801664e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016650:	07da      	lsls	r2, r3, #31
 8016652:	4605      	mov	r5, r0
 8016654:	d4e4      	bmi.n	8016620 <_fflush_r+0xc>
 8016656:	89a3      	ldrh	r3, [r4, #12]
 8016658:	059b      	lsls	r3, r3, #22
 801665a:	d4e1      	bmi.n	8016620 <_fflush_r+0xc>
 801665c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801665e:	f7fe fc73 	bl	8014f48 <__retarget_lock_release_recursive>
 8016662:	e7dd      	b.n	8016620 <_fflush_r+0xc>

08016664 <_sbrk_r>:
 8016664:	b538      	push	{r3, r4, r5, lr}
 8016666:	4d06      	ldr	r5, [pc, #24]	@ (8016680 <_sbrk_r+0x1c>)
 8016668:	2300      	movs	r3, #0
 801666a:	4604      	mov	r4, r0
 801666c:	4608      	mov	r0, r1
 801666e:	602b      	str	r3, [r5, #0]
 8016670:	f7f1 fcdc 	bl	800802c <_sbrk>
 8016674:	1c43      	adds	r3, r0, #1
 8016676:	d102      	bne.n	801667e <_sbrk_r+0x1a>
 8016678:	682b      	ldr	r3, [r5, #0]
 801667a:	b103      	cbz	r3, 801667e <_sbrk_r+0x1a>
 801667c:	6023      	str	r3, [r4, #0]
 801667e:	bd38      	pop	{r3, r4, r5, pc}
 8016680:	20006e40 	.word	0x20006e40

08016684 <__assert_func>:
 8016684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016686:	4614      	mov	r4, r2
 8016688:	461a      	mov	r2, r3
 801668a:	4b09      	ldr	r3, [pc, #36]	@ (80166b0 <__assert_func+0x2c>)
 801668c:	681b      	ldr	r3, [r3, #0]
 801668e:	4605      	mov	r5, r0
 8016690:	68d8      	ldr	r0, [r3, #12]
 8016692:	b14c      	cbz	r4, 80166a8 <__assert_func+0x24>
 8016694:	4b07      	ldr	r3, [pc, #28]	@ (80166b4 <__assert_func+0x30>)
 8016696:	9100      	str	r1, [sp, #0]
 8016698:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801669c:	4906      	ldr	r1, [pc, #24]	@ (80166b8 <__assert_func+0x34>)
 801669e:	462b      	mov	r3, r5
 80166a0:	f000 f842 	bl	8016728 <fiprintf>
 80166a4:	f000 f852 	bl	801674c <abort>
 80166a8:	4b04      	ldr	r3, [pc, #16]	@ (80166bc <__assert_func+0x38>)
 80166aa:	461c      	mov	r4, r3
 80166ac:	e7f3      	b.n	8016696 <__assert_func+0x12>
 80166ae:	bf00      	nop
 80166b0:	20000070 	.word	0x20000070
 80166b4:	08017100 	.word	0x08017100
 80166b8:	0801710d 	.word	0x0801710d
 80166bc:	0801713b 	.word	0x0801713b

080166c0 <_calloc_r>:
 80166c0:	b570      	push	{r4, r5, r6, lr}
 80166c2:	fba1 5402 	umull	r5, r4, r1, r2
 80166c6:	b934      	cbnz	r4, 80166d6 <_calloc_r+0x16>
 80166c8:	4629      	mov	r1, r5
 80166ca:	f7ff fb19 	bl	8015d00 <_malloc_r>
 80166ce:	4606      	mov	r6, r0
 80166d0:	b928      	cbnz	r0, 80166de <_calloc_r+0x1e>
 80166d2:	4630      	mov	r0, r6
 80166d4:	bd70      	pop	{r4, r5, r6, pc}
 80166d6:	220c      	movs	r2, #12
 80166d8:	6002      	str	r2, [r0, #0]
 80166da:	2600      	movs	r6, #0
 80166dc:	e7f9      	b.n	80166d2 <_calloc_r+0x12>
 80166de:	462a      	mov	r2, r5
 80166e0:	4621      	mov	r1, r4
 80166e2:	f7fe fb54 	bl	8014d8e <memset>
 80166e6:	e7f4      	b.n	80166d2 <_calloc_r+0x12>

080166e8 <__ascii_mbtowc>:
 80166e8:	b082      	sub	sp, #8
 80166ea:	b901      	cbnz	r1, 80166ee <__ascii_mbtowc+0x6>
 80166ec:	a901      	add	r1, sp, #4
 80166ee:	b142      	cbz	r2, 8016702 <__ascii_mbtowc+0x1a>
 80166f0:	b14b      	cbz	r3, 8016706 <__ascii_mbtowc+0x1e>
 80166f2:	7813      	ldrb	r3, [r2, #0]
 80166f4:	600b      	str	r3, [r1, #0]
 80166f6:	7812      	ldrb	r2, [r2, #0]
 80166f8:	1e10      	subs	r0, r2, #0
 80166fa:	bf18      	it	ne
 80166fc:	2001      	movne	r0, #1
 80166fe:	b002      	add	sp, #8
 8016700:	4770      	bx	lr
 8016702:	4610      	mov	r0, r2
 8016704:	e7fb      	b.n	80166fe <__ascii_mbtowc+0x16>
 8016706:	f06f 0001 	mvn.w	r0, #1
 801670a:	e7f8      	b.n	80166fe <__ascii_mbtowc+0x16>

0801670c <__ascii_wctomb>:
 801670c:	4603      	mov	r3, r0
 801670e:	4608      	mov	r0, r1
 8016710:	b141      	cbz	r1, 8016724 <__ascii_wctomb+0x18>
 8016712:	2aff      	cmp	r2, #255	@ 0xff
 8016714:	d904      	bls.n	8016720 <__ascii_wctomb+0x14>
 8016716:	228a      	movs	r2, #138	@ 0x8a
 8016718:	601a      	str	r2, [r3, #0]
 801671a:	f04f 30ff 	mov.w	r0, #4294967295
 801671e:	4770      	bx	lr
 8016720:	700a      	strb	r2, [r1, #0]
 8016722:	2001      	movs	r0, #1
 8016724:	4770      	bx	lr
	...

08016728 <fiprintf>:
 8016728:	b40e      	push	{r1, r2, r3}
 801672a:	b503      	push	{r0, r1, lr}
 801672c:	4601      	mov	r1, r0
 801672e:	ab03      	add	r3, sp, #12
 8016730:	4805      	ldr	r0, [pc, #20]	@ (8016748 <fiprintf+0x20>)
 8016732:	f853 2b04 	ldr.w	r2, [r3], #4
 8016736:	6800      	ldr	r0, [r0, #0]
 8016738:	9301      	str	r3, [sp, #4]
 801673a:	f000 f837 	bl	80167ac <_vfiprintf_r>
 801673e:	b002      	add	sp, #8
 8016740:	f85d eb04 	ldr.w	lr, [sp], #4
 8016744:	b003      	add	sp, #12
 8016746:	4770      	bx	lr
 8016748:	20000070 	.word	0x20000070

0801674c <abort>:
 801674c:	b508      	push	{r3, lr}
 801674e:	2006      	movs	r0, #6
 8016750:	f000 fa00 	bl	8016b54 <raise>
 8016754:	2001      	movs	r0, #1
 8016756:	f7f1 fbf1 	bl	8007f3c <_exit>

0801675a <__sfputc_r>:
 801675a:	6893      	ldr	r3, [r2, #8]
 801675c:	3b01      	subs	r3, #1
 801675e:	2b00      	cmp	r3, #0
 8016760:	b410      	push	{r4}
 8016762:	6093      	str	r3, [r2, #8]
 8016764:	da08      	bge.n	8016778 <__sfputc_r+0x1e>
 8016766:	6994      	ldr	r4, [r2, #24]
 8016768:	42a3      	cmp	r3, r4
 801676a:	db01      	blt.n	8016770 <__sfputc_r+0x16>
 801676c:	290a      	cmp	r1, #10
 801676e:	d103      	bne.n	8016778 <__sfputc_r+0x1e>
 8016770:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016774:	f000 b932 	b.w	80169dc <__swbuf_r>
 8016778:	6813      	ldr	r3, [r2, #0]
 801677a:	1c58      	adds	r0, r3, #1
 801677c:	6010      	str	r0, [r2, #0]
 801677e:	7019      	strb	r1, [r3, #0]
 8016780:	4608      	mov	r0, r1
 8016782:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016786:	4770      	bx	lr

08016788 <__sfputs_r>:
 8016788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801678a:	4606      	mov	r6, r0
 801678c:	460f      	mov	r7, r1
 801678e:	4614      	mov	r4, r2
 8016790:	18d5      	adds	r5, r2, r3
 8016792:	42ac      	cmp	r4, r5
 8016794:	d101      	bne.n	801679a <__sfputs_r+0x12>
 8016796:	2000      	movs	r0, #0
 8016798:	e007      	b.n	80167aa <__sfputs_r+0x22>
 801679a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801679e:	463a      	mov	r2, r7
 80167a0:	4630      	mov	r0, r6
 80167a2:	f7ff ffda 	bl	801675a <__sfputc_r>
 80167a6:	1c43      	adds	r3, r0, #1
 80167a8:	d1f3      	bne.n	8016792 <__sfputs_r+0xa>
 80167aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080167ac <_vfiprintf_r>:
 80167ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167b0:	460d      	mov	r5, r1
 80167b2:	b09d      	sub	sp, #116	@ 0x74
 80167b4:	4614      	mov	r4, r2
 80167b6:	4698      	mov	r8, r3
 80167b8:	4606      	mov	r6, r0
 80167ba:	b118      	cbz	r0, 80167c4 <_vfiprintf_r+0x18>
 80167bc:	6a03      	ldr	r3, [r0, #32]
 80167be:	b90b      	cbnz	r3, 80167c4 <_vfiprintf_r+0x18>
 80167c0:	f7fe fa6c 	bl	8014c9c <__sinit>
 80167c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80167c6:	07d9      	lsls	r1, r3, #31
 80167c8:	d405      	bmi.n	80167d6 <_vfiprintf_r+0x2a>
 80167ca:	89ab      	ldrh	r3, [r5, #12]
 80167cc:	059a      	lsls	r2, r3, #22
 80167ce:	d402      	bmi.n	80167d6 <_vfiprintf_r+0x2a>
 80167d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80167d2:	f7fe fbb8 	bl	8014f46 <__retarget_lock_acquire_recursive>
 80167d6:	89ab      	ldrh	r3, [r5, #12]
 80167d8:	071b      	lsls	r3, r3, #28
 80167da:	d501      	bpl.n	80167e0 <_vfiprintf_r+0x34>
 80167dc:	692b      	ldr	r3, [r5, #16]
 80167de:	b99b      	cbnz	r3, 8016808 <_vfiprintf_r+0x5c>
 80167e0:	4629      	mov	r1, r5
 80167e2:	4630      	mov	r0, r6
 80167e4:	f000 f938 	bl	8016a58 <__swsetup_r>
 80167e8:	b170      	cbz	r0, 8016808 <_vfiprintf_r+0x5c>
 80167ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80167ec:	07dc      	lsls	r4, r3, #31
 80167ee:	d504      	bpl.n	80167fa <_vfiprintf_r+0x4e>
 80167f0:	f04f 30ff 	mov.w	r0, #4294967295
 80167f4:	b01d      	add	sp, #116	@ 0x74
 80167f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80167fa:	89ab      	ldrh	r3, [r5, #12]
 80167fc:	0598      	lsls	r0, r3, #22
 80167fe:	d4f7      	bmi.n	80167f0 <_vfiprintf_r+0x44>
 8016800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016802:	f7fe fba1 	bl	8014f48 <__retarget_lock_release_recursive>
 8016806:	e7f3      	b.n	80167f0 <_vfiprintf_r+0x44>
 8016808:	2300      	movs	r3, #0
 801680a:	9309      	str	r3, [sp, #36]	@ 0x24
 801680c:	2320      	movs	r3, #32
 801680e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016812:	f8cd 800c 	str.w	r8, [sp, #12]
 8016816:	2330      	movs	r3, #48	@ 0x30
 8016818:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80169c8 <_vfiprintf_r+0x21c>
 801681c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016820:	f04f 0901 	mov.w	r9, #1
 8016824:	4623      	mov	r3, r4
 8016826:	469a      	mov	sl, r3
 8016828:	f813 2b01 	ldrb.w	r2, [r3], #1
 801682c:	b10a      	cbz	r2, 8016832 <_vfiprintf_r+0x86>
 801682e:	2a25      	cmp	r2, #37	@ 0x25
 8016830:	d1f9      	bne.n	8016826 <_vfiprintf_r+0x7a>
 8016832:	ebba 0b04 	subs.w	fp, sl, r4
 8016836:	d00b      	beq.n	8016850 <_vfiprintf_r+0xa4>
 8016838:	465b      	mov	r3, fp
 801683a:	4622      	mov	r2, r4
 801683c:	4629      	mov	r1, r5
 801683e:	4630      	mov	r0, r6
 8016840:	f7ff ffa2 	bl	8016788 <__sfputs_r>
 8016844:	3001      	adds	r0, #1
 8016846:	f000 80a7 	beq.w	8016998 <_vfiprintf_r+0x1ec>
 801684a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801684c:	445a      	add	r2, fp
 801684e:	9209      	str	r2, [sp, #36]	@ 0x24
 8016850:	f89a 3000 	ldrb.w	r3, [sl]
 8016854:	2b00      	cmp	r3, #0
 8016856:	f000 809f 	beq.w	8016998 <_vfiprintf_r+0x1ec>
 801685a:	2300      	movs	r3, #0
 801685c:	f04f 32ff 	mov.w	r2, #4294967295
 8016860:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016864:	f10a 0a01 	add.w	sl, sl, #1
 8016868:	9304      	str	r3, [sp, #16]
 801686a:	9307      	str	r3, [sp, #28]
 801686c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016870:	931a      	str	r3, [sp, #104]	@ 0x68
 8016872:	4654      	mov	r4, sl
 8016874:	2205      	movs	r2, #5
 8016876:	f814 1b01 	ldrb.w	r1, [r4], #1
 801687a:	4853      	ldr	r0, [pc, #332]	@ (80169c8 <_vfiprintf_r+0x21c>)
 801687c:	f7e9 fcd0 	bl	8000220 <memchr>
 8016880:	9a04      	ldr	r2, [sp, #16]
 8016882:	b9d8      	cbnz	r0, 80168bc <_vfiprintf_r+0x110>
 8016884:	06d1      	lsls	r1, r2, #27
 8016886:	bf44      	itt	mi
 8016888:	2320      	movmi	r3, #32
 801688a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801688e:	0713      	lsls	r3, r2, #28
 8016890:	bf44      	itt	mi
 8016892:	232b      	movmi	r3, #43	@ 0x2b
 8016894:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016898:	f89a 3000 	ldrb.w	r3, [sl]
 801689c:	2b2a      	cmp	r3, #42	@ 0x2a
 801689e:	d015      	beq.n	80168cc <_vfiprintf_r+0x120>
 80168a0:	9a07      	ldr	r2, [sp, #28]
 80168a2:	4654      	mov	r4, sl
 80168a4:	2000      	movs	r0, #0
 80168a6:	f04f 0c0a 	mov.w	ip, #10
 80168aa:	4621      	mov	r1, r4
 80168ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80168b0:	3b30      	subs	r3, #48	@ 0x30
 80168b2:	2b09      	cmp	r3, #9
 80168b4:	d94b      	bls.n	801694e <_vfiprintf_r+0x1a2>
 80168b6:	b1b0      	cbz	r0, 80168e6 <_vfiprintf_r+0x13a>
 80168b8:	9207      	str	r2, [sp, #28]
 80168ba:	e014      	b.n	80168e6 <_vfiprintf_r+0x13a>
 80168bc:	eba0 0308 	sub.w	r3, r0, r8
 80168c0:	fa09 f303 	lsl.w	r3, r9, r3
 80168c4:	4313      	orrs	r3, r2
 80168c6:	9304      	str	r3, [sp, #16]
 80168c8:	46a2      	mov	sl, r4
 80168ca:	e7d2      	b.n	8016872 <_vfiprintf_r+0xc6>
 80168cc:	9b03      	ldr	r3, [sp, #12]
 80168ce:	1d19      	adds	r1, r3, #4
 80168d0:	681b      	ldr	r3, [r3, #0]
 80168d2:	9103      	str	r1, [sp, #12]
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	bfbb      	ittet	lt
 80168d8:	425b      	neglt	r3, r3
 80168da:	f042 0202 	orrlt.w	r2, r2, #2
 80168de:	9307      	strge	r3, [sp, #28]
 80168e0:	9307      	strlt	r3, [sp, #28]
 80168e2:	bfb8      	it	lt
 80168e4:	9204      	strlt	r2, [sp, #16]
 80168e6:	7823      	ldrb	r3, [r4, #0]
 80168e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80168ea:	d10a      	bne.n	8016902 <_vfiprintf_r+0x156>
 80168ec:	7863      	ldrb	r3, [r4, #1]
 80168ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80168f0:	d132      	bne.n	8016958 <_vfiprintf_r+0x1ac>
 80168f2:	9b03      	ldr	r3, [sp, #12]
 80168f4:	1d1a      	adds	r2, r3, #4
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	9203      	str	r2, [sp, #12]
 80168fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80168fe:	3402      	adds	r4, #2
 8016900:	9305      	str	r3, [sp, #20]
 8016902:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80169d8 <_vfiprintf_r+0x22c>
 8016906:	7821      	ldrb	r1, [r4, #0]
 8016908:	2203      	movs	r2, #3
 801690a:	4650      	mov	r0, sl
 801690c:	f7e9 fc88 	bl	8000220 <memchr>
 8016910:	b138      	cbz	r0, 8016922 <_vfiprintf_r+0x176>
 8016912:	9b04      	ldr	r3, [sp, #16]
 8016914:	eba0 000a 	sub.w	r0, r0, sl
 8016918:	2240      	movs	r2, #64	@ 0x40
 801691a:	4082      	lsls	r2, r0
 801691c:	4313      	orrs	r3, r2
 801691e:	3401      	adds	r4, #1
 8016920:	9304      	str	r3, [sp, #16]
 8016922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016926:	4829      	ldr	r0, [pc, #164]	@ (80169cc <_vfiprintf_r+0x220>)
 8016928:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801692c:	2206      	movs	r2, #6
 801692e:	f7e9 fc77 	bl	8000220 <memchr>
 8016932:	2800      	cmp	r0, #0
 8016934:	d03f      	beq.n	80169b6 <_vfiprintf_r+0x20a>
 8016936:	4b26      	ldr	r3, [pc, #152]	@ (80169d0 <_vfiprintf_r+0x224>)
 8016938:	bb1b      	cbnz	r3, 8016982 <_vfiprintf_r+0x1d6>
 801693a:	9b03      	ldr	r3, [sp, #12]
 801693c:	3307      	adds	r3, #7
 801693e:	f023 0307 	bic.w	r3, r3, #7
 8016942:	3308      	adds	r3, #8
 8016944:	9303      	str	r3, [sp, #12]
 8016946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016948:	443b      	add	r3, r7
 801694a:	9309      	str	r3, [sp, #36]	@ 0x24
 801694c:	e76a      	b.n	8016824 <_vfiprintf_r+0x78>
 801694e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016952:	460c      	mov	r4, r1
 8016954:	2001      	movs	r0, #1
 8016956:	e7a8      	b.n	80168aa <_vfiprintf_r+0xfe>
 8016958:	2300      	movs	r3, #0
 801695a:	3401      	adds	r4, #1
 801695c:	9305      	str	r3, [sp, #20]
 801695e:	4619      	mov	r1, r3
 8016960:	f04f 0c0a 	mov.w	ip, #10
 8016964:	4620      	mov	r0, r4
 8016966:	f810 2b01 	ldrb.w	r2, [r0], #1
 801696a:	3a30      	subs	r2, #48	@ 0x30
 801696c:	2a09      	cmp	r2, #9
 801696e:	d903      	bls.n	8016978 <_vfiprintf_r+0x1cc>
 8016970:	2b00      	cmp	r3, #0
 8016972:	d0c6      	beq.n	8016902 <_vfiprintf_r+0x156>
 8016974:	9105      	str	r1, [sp, #20]
 8016976:	e7c4      	b.n	8016902 <_vfiprintf_r+0x156>
 8016978:	fb0c 2101 	mla	r1, ip, r1, r2
 801697c:	4604      	mov	r4, r0
 801697e:	2301      	movs	r3, #1
 8016980:	e7f0      	b.n	8016964 <_vfiprintf_r+0x1b8>
 8016982:	ab03      	add	r3, sp, #12
 8016984:	9300      	str	r3, [sp, #0]
 8016986:	462a      	mov	r2, r5
 8016988:	4b12      	ldr	r3, [pc, #72]	@ (80169d4 <_vfiprintf_r+0x228>)
 801698a:	a904      	add	r1, sp, #16
 801698c:	4630      	mov	r0, r6
 801698e:	f7fd fd43 	bl	8014418 <_printf_float>
 8016992:	4607      	mov	r7, r0
 8016994:	1c78      	adds	r0, r7, #1
 8016996:	d1d6      	bne.n	8016946 <_vfiprintf_r+0x19a>
 8016998:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801699a:	07d9      	lsls	r1, r3, #31
 801699c:	d405      	bmi.n	80169aa <_vfiprintf_r+0x1fe>
 801699e:	89ab      	ldrh	r3, [r5, #12]
 80169a0:	059a      	lsls	r2, r3, #22
 80169a2:	d402      	bmi.n	80169aa <_vfiprintf_r+0x1fe>
 80169a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80169a6:	f7fe facf 	bl	8014f48 <__retarget_lock_release_recursive>
 80169aa:	89ab      	ldrh	r3, [r5, #12]
 80169ac:	065b      	lsls	r3, r3, #25
 80169ae:	f53f af1f 	bmi.w	80167f0 <_vfiprintf_r+0x44>
 80169b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80169b4:	e71e      	b.n	80167f4 <_vfiprintf_r+0x48>
 80169b6:	ab03      	add	r3, sp, #12
 80169b8:	9300      	str	r3, [sp, #0]
 80169ba:	462a      	mov	r2, r5
 80169bc:	4b05      	ldr	r3, [pc, #20]	@ (80169d4 <_vfiprintf_r+0x228>)
 80169be:	a904      	add	r1, sp, #16
 80169c0:	4630      	mov	r0, r6
 80169c2:	f7fd ffc1 	bl	8014948 <_printf_i>
 80169c6:	e7e4      	b.n	8016992 <_vfiprintf_r+0x1e6>
 80169c8:	0801713c 	.word	0x0801713c
 80169cc:	08017146 	.word	0x08017146
 80169d0:	08014419 	.word	0x08014419
 80169d4:	08016789 	.word	0x08016789
 80169d8:	08017142 	.word	0x08017142

080169dc <__swbuf_r>:
 80169dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169de:	460e      	mov	r6, r1
 80169e0:	4614      	mov	r4, r2
 80169e2:	4605      	mov	r5, r0
 80169e4:	b118      	cbz	r0, 80169ee <__swbuf_r+0x12>
 80169e6:	6a03      	ldr	r3, [r0, #32]
 80169e8:	b90b      	cbnz	r3, 80169ee <__swbuf_r+0x12>
 80169ea:	f7fe f957 	bl	8014c9c <__sinit>
 80169ee:	69a3      	ldr	r3, [r4, #24]
 80169f0:	60a3      	str	r3, [r4, #8]
 80169f2:	89a3      	ldrh	r3, [r4, #12]
 80169f4:	071a      	lsls	r2, r3, #28
 80169f6:	d501      	bpl.n	80169fc <__swbuf_r+0x20>
 80169f8:	6923      	ldr	r3, [r4, #16]
 80169fa:	b943      	cbnz	r3, 8016a0e <__swbuf_r+0x32>
 80169fc:	4621      	mov	r1, r4
 80169fe:	4628      	mov	r0, r5
 8016a00:	f000 f82a 	bl	8016a58 <__swsetup_r>
 8016a04:	b118      	cbz	r0, 8016a0e <__swbuf_r+0x32>
 8016a06:	f04f 37ff 	mov.w	r7, #4294967295
 8016a0a:	4638      	mov	r0, r7
 8016a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016a0e:	6823      	ldr	r3, [r4, #0]
 8016a10:	6922      	ldr	r2, [r4, #16]
 8016a12:	1a98      	subs	r0, r3, r2
 8016a14:	6963      	ldr	r3, [r4, #20]
 8016a16:	b2f6      	uxtb	r6, r6
 8016a18:	4283      	cmp	r3, r0
 8016a1a:	4637      	mov	r7, r6
 8016a1c:	dc05      	bgt.n	8016a2a <__swbuf_r+0x4e>
 8016a1e:	4621      	mov	r1, r4
 8016a20:	4628      	mov	r0, r5
 8016a22:	f7ff fdf7 	bl	8016614 <_fflush_r>
 8016a26:	2800      	cmp	r0, #0
 8016a28:	d1ed      	bne.n	8016a06 <__swbuf_r+0x2a>
 8016a2a:	68a3      	ldr	r3, [r4, #8]
 8016a2c:	3b01      	subs	r3, #1
 8016a2e:	60a3      	str	r3, [r4, #8]
 8016a30:	6823      	ldr	r3, [r4, #0]
 8016a32:	1c5a      	adds	r2, r3, #1
 8016a34:	6022      	str	r2, [r4, #0]
 8016a36:	701e      	strb	r6, [r3, #0]
 8016a38:	6962      	ldr	r2, [r4, #20]
 8016a3a:	1c43      	adds	r3, r0, #1
 8016a3c:	429a      	cmp	r2, r3
 8016a3e:	d004      	beq.n	8016a4a <__swbuf_r+0x6e>
 8016a40:	89a3      	ldrh	r3, [r4, #12]
 8016a42:	07db      	lsls	r3, r3, #31
 8016a44:	d5e1      	bpl.n	8016a0a <__swbuf_r+0x2e>
 8016a46:	2e0a      	cmp	r6, #10
 8016a48:	d1df      	bne.n	8016a0a <__swbuf_r+0x2e>
 8016a4a:	4621      	mov	r1, r4
 8016a4c:	4628      	mov	r0, r5
 8016a4e:	f7ff fde1 	bl	8016614 <_fflush_r>
 8016a52:	2800      	cmp	r0, #0
 8016a54:	d0d9      	beq.n	8016a0a <__swbuf_r+0x2e>
 8016a56:	e7d6      	b.n	8016a06 <__swbuf_r+0x2a>

08016a58 <__swsetup_r>:
 8016a58:	b538      	push	{r3, r4, r5, lr}
 8016a5a:	4b29      	ldr	r3, [pc, #164]	@ (8016b00 <__swsetup_r+0xa8>)
 8016a5c:	4605      	mov	r5, r0
 8016a5e:	6818      	ldr	r0, [r3, #0]
 8016a60:	460c      	mov	r4, r1
 8016a62:	b118      	cbz	r0, 8016a6c <__swsetup_r+0x14>
 8016a64:	6a03      	ldr	r3, [r0, #32]
 8016a66:	b90b      	cbnz	r3, 8016a6c <__swsetup_r+0x14>
 8016a68:	f7fe f918 	bl	8014c9c <__sinit>
 8016a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a70:	0719      	lsls	r1, r3, #28
 8016a72:	d422      	bmi.n	8016aba <__swsetup_r+0x62>
 8016a74:	06da      	lsls	r2, r3, #27
 8016a76:	d407      	bmi.n	8016a88 <__swsetup_r+0x30>
 8016a78:	2209      	movs	r2, #9
 8016a7a:	602a      	str	r2, [r5, #0]
 8016a7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016a80:	81a3      	strh	r3, [r4, #12]
 8016a82:	f04f 30ff 	mov.w	r0, #4294967295
 8016a86:	e033      	b.n	8016af0 <__swsetup_r+0x98>
 8016a88:	0758      	lsls	r0, r3, #29
 8016a8a:	d512      	bpl.n	8016ab2 <__swsetup_r+0x5a>
 8016a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016a8e:	b141      	cbz	r1, 8016aa2 <__swsetup_r+0x4a>
 8016a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016a94:	4299      	cmp	r1, r3
 8016a96:	d002      	beq.n	8016a9e <__swsetup_r+0x46>
 8016a98:	4628      	mov	r0, r5
 8016a9a:	f7ff f8bd 	bl	8015c18 <_free_r>
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8016aa2:	89a3      	ldrh	r3, [r4, #12]
 8016aa4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016aa8:	81a3      	strh	r3, [r4, #12]
 8016aaa:	2300      	movs	r3, #0
 8016aac:	6063      	str	r3, [r4, #4]
 8016aae:	6923      	ldr	r3, [r4, #16]
 8016ab0:	6023      	str	r3, [r4, #0]
 8016ab2:	89a3      	ldrh	r3, [r4, #12]
 8016ab4:	f043 0308 	orr.w	r3, r3, #8
 8016ab8:	81a3      	strh	r3, [r4, #12]
 8016aba:	6923      	ldr	r3, [r4, #16]
 8016abc:	b94b      	cbnz	r3, 8016ad2 <__swsetup_r+0x7a>
 8016abe:	89a3      	ldrh	r3, [r4, #12]
 8016ac0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016ac8:	d003      	beq.n	8016ad2 <__swsetup_r+0x7a>
 8016aca:	4621      	mov	r1, r4
 8016acc:	4628      	mov	r0, r5
 8016ace:	f000 f883 	bl	8016bd8 <__smakebuf_r>
 8016ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ad6:	f013 0201 	ands.w	r2, r3, #1
 8016ada:	d00a      	beq.n	8016af2 <__swsetup_r+0x9a>
 8016adc:	2200      	movs	r2, #0
 8016ade:	60a2      	str	r2, [r4, #8]
 8016ae0:	6962      	ldr	r2, [r4, #20]
 8016ae2:	4252      	negs	r2, r2
 8016ae4:	61a2      	str	r2, [r4, #24]
 8016ae6:	6922      	ldr	r2, [r4, #16]
 8016ae8:	b942      	cbnz	r2, 8016afc <__swsetup_r+0xa4>
 8016aea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016aee:	d1c5      	bne.n	8016a7c <__swsetup_r+0x24>
 8016af0:	bd38      	pop	{r3, r4, r5, pc}
 8016af2:	0799      	lsls	r1, r3, #30
 8016af4:	bf58      	it	pl
 8016af6:	6962      	ldrpl	r2, [r4, #20]
 8016af8:	60a2      	str	r2, [r4, #8]
 8016afa:	e7f4      	b.n	8016ae6 <__swsetup_r+0x8e>
 8016afc:	2000      	movs	r0, #0
 8016afe:	e7f7      	b.n	8016af0 <__swsetup_r+0x98>
 8016b00:	20000070 	.word	0x20000070

08016b04 <_raise_r>:
 8016b04:	291f      	cmp	r1, #31
 8016b06:	b538      	push	{r3, r4, r5, lr}
 8016b08:	4605      	mov	r5, r0
 8016b0a:	460c      	mov	r4, r1
 8016b0c:	d904      	bls.n	8016b18 <_raise_r+0x14>
 8016b0e:	2316      	movs	r3, #22
 8016b10:	6003      	str	r3, [r0, #0]
 8016b12:	f04f 30ff 	mov.w	r0, #4294967295
 8016b16:	bd38      	pop	{r3, r4, r5, pc}
 8016b18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016b1a:	b112      	cbz	r2, 8016b22 <_raise_r+0x1e>
 8016b1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016b20:	b94b      	cbnz	r3, 8016b36 <_raise_r+0x32>
 8016b22:	4628      	mov	r0, r5
 8016b24:	f000 f830 	bl	8016b88 <_getpid_r>
 8016b28:	4622      	mov	r2, r4
 8016b2a:	4601      	mov	r1, r0
 8016b2c:	4628      	mov	r0, r5
 8016b2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016b32:	f000 b817 	b.w	8016b64 <_kill_r>
 8016b36:	2b01      	cmp	r3, #1
 8016b38:	d00a      	beq.n	8016b50 <_raise_r+0x4c>
 8016b3a:	1c59      	adds	r1, r3, #1
 8016b3c:	d103      	bne.n	8016b46 <_raise_r+0x42>
 8016b3e:	2316      	movs	r3, #22
 8016b40:	6003      	str	r3, [r0, #0]
 8016b42:	2001      	movs	r0, #1
 8016b44:	e7e7      	b.n	8016b16 <_raise_r+0x12>
 8016b46:	2100      	movs	r1, #0
 8016b48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016b4c:	4620      	mov	r0, r4
 8016b4e:	4798      	blx	r3
 8016b50:	2000      	movs	r0, #0
 8016b52:	e7e0      	b.n	8016b16 <_raise_r+0x12>

08016b54 <raise>:
 8016b54:	4b02      	ldr	r3, [pc, #8]	@ (8016b60 <raise+0xc>)
 8016b56:	4601      	mov	r1, r0
 8016b58:	6818      	ldr	r0, [r3, #0]
 8016b5a:	f7ff bfd3 	b.w	8016b04 <_raise_r>
 8016b5e:	bf00      	nop
 8016b60:	20000070 	.word	0x20000070

08016b64 <_kill_r>:
 8016b64:	b538      	push	{r3, r4, r5, lr}
 8016b66:	4d07      	ldr	r5, [pc, #28]	@ (8016b84 <_kill_r+0x20>)
 8016b68:	2300      	movs	r3, #0
 8016b6a:	4604      	mov	r4, r0
 8016b6c:	4608      	mov	r0, r1
 8016b6e:	4611      	mov	r1, r2
 8016b70:	602b      	str	r3, [r5, #0]
 8016b72:	f7f1 f9d3 	bl	8007f1c <_kill>
 8016b76:	1c43      	adds	r3, r0, #1
 8016b78:	d102      	bne.n	8016b80 <_kill_r+0x1c>
 8016b7a:	682b      	ldr	r3, [r5, #0]
 8016b7c:	b103      	cbz	r3, 8016b80 <_kill_r+0x1c>
 8016b7e:	6023      	str	r3, [r4, #0]
 8016b80:	bd38      	pop	{r3, r4, r5, pc}
 8016b82:	bf00      	nop
 8016b84:	20006e40 	.word	0x20006e40

08016b88 <_getpid_r>:
 8016b88:	f7f1 b9c0 	b.w	8007f0c <_getpid>

08016b8c <__swhatbuf_r>:
 8016b8c:	b570      	push	{r4, r5, r6, lr}
 8016b8e:	460c      	mov	r4, r1
 8016b90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b94:	2900      	cmp	r1, #0
 8016b96:	b096      	sub	sp, #88	@ 0x58
 8016b98:	4615      	mov	r5, r2
 8016b9a:	461e      	mov	r6, r3
 8016b9c:	da0d      	bge.n	8016bba <__swhatbuf_r+0x2e>
 8016b9e:	89a3      	ldrh	r3, [r4, #12]
 8016ba0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016ba4:	f04f 0100 	mov.w	r1, #0
 8016ba8:	bf14      	ite	ne
 8016baa:	2340      	movne	r3, #64	@ 0x40
 8016bac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016bb0:	2000      	movs	r0, #0
 8016bb2:	6031      	str	r1, [r6, #0]
 8016bb4:	602b      	str	r3, [r5, #0]
 8016bb6:	b016      	add	sp, #88	@ 0x58
 8016bb8:	bd70      	pop	{r4, r5, r6, pc}
 8016bba:	466a      	mov	r2, sp
 8016bbc:	f000 f848 	bl	8016c50 <_fstat_r>
 8016bc0:	2800      	cmp	r0, #0
 8016bc2:	dbec      	blt.n	8016b9e <__swhatbuf_r+0x12>
 8016bc4:	9901      	ldr	r1, [sp, #4]
 8016bc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016bca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016bce:	4259      	negs	r1, r3
 8016bd0:	4159      	adcs	r1, r3
 8016bd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016bd6:	e7eb      	b.n	8016bb0 <__swhatbuf_r+0x24>

08016bd8 <__smakebuf_r>:
 8016bd8:	898b      	ldrh	r3, [r1, #12]
 8016bda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016bdc:	079d      	lsls	r5, r3, #30
 8016bde:	4606      	mov	r6, r0
 8016be0:	460c      	mov	r4, r1
 8016be2:	d507      	bpl.n	8016bf4 <__smakebuf_r+0x1c>
 8016be4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016be8:	6023      	str	r3, [r4, #0]
 8016bea:	6123      	str	r3, [r4, #16]
 8016bec:	2301      	movs	r3, #1
 8016bee:	6163      	str	r3, [r4, #20]
 8016bf0:	b003      	add	sp, #12
 8016bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016bf4:	ab01      	add	r3, sp, #4
 8016bf6:	466a      	mov	r2, sp
 8016bf8:	f7ff ffc8 	bl	8016b8c <__swhatbuf_r>
 8016bfc:	9f00      	ldr	r7, [sp, #0]
 8016bfe:	4605      	mov	r5, r0
 8016c00:	4639      	mov	r1, r7
 8016c02:	4630      	mov	r0, r6
 8016c04:	f7ff f87c 	bl	8015d00 <_malloc_r>
 8016c08:	b948      	cbnz	r0, 8016c1e <__smakebuf_r+0x46>
 8016c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c0e:	059a      	lsls	r2, r3, #22
 8016c10:	d4ee      	bmi.n	8016bf0 <__smakebuf_r+0x18>
 8016c12:	f023 0303 	bic.w	r3, r3, #3
 8016c16:	f043 0302 	orr.w	r3, r3, #2
 8016c1a:	81a3      	strh	r3, [r4, #12]
 8016c1c:	e7e2      	b.n	8016be4 <__smakebuf_r+0xc>
 8016c1e:	89a3      	ldrh	r3, [r4, #12]
 8016c20:	6020      	str	r0, [r4, #0]
 8016c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016c26:	81a3      	strh	r3, [r4, #12]
 8016c28:	9b01      	ldr	r3, [sp, #4]
 8016c2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016c2e:	b15b      	cbz	r3, 8016c48 <__smakebuf_r+0x70>
 8016c30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016c34:	4630      	mov	r0, r6
 8016c36:	f000 f81d 	bl	8016c74 <_isatty_r>
 8016c3a:	b128      	cbz	r0, 8016c48 <__smakebuf_r+0x70>
 8016c3c:	89a3      	ldrh	r3, [r4, #12]
 8016c3e:	f023 0303 	bic.w	r3, r3, #3
 8016c42:	f043 0301 	orr.w	r3, r3, #1
 8016c46:	81a3      	strh	r3, [r4, #12]
 8016c48:	89a3      	ldrh	r3, [r4, #12]
 8016c4a:	431d      	orrs	r5, r3
 8016c4c:	81a5      	strh	r5, [r4, #12]
 8016c4e:	e7cf      	b.n	8016bf0 <__smakebuf_r+0x18>

08016c50 <_fstat_r>:
 8016c50:	b538      	push	{r3, r4, r5, lr}
 8016c52:	4d07      	ldr	r5, [pc, #28]	@ (8016c70 <_fstat_r+0x20>)
 8016c54:	2300      	movs	r3, #0
 8016c56:	4604      	mov	r4, r0
 8016c58:	4608      	mov	r0, r1
 8016c5a:	4611      	mov	r1, r2
 8016c5c:	602b      	str	r3, [r5, #0]
 8016c5e:	f7f1 f9bd 	bl	8007fdc <_fstat>
 8016c62:	1c43      	adds	r3, r0, #1
 8016c64:	d102      	bne.n	8016c6c <_fstat_r+0x1c>
 8016c66:	682b      	ldr	r3, [r5, #0]
 8016c68:	b103      	cbz	r3, 8016c6c <_fstat_r+0x1c>
 8016c6a:	6023      	str	r3, [r4, #0]
 8016c6c:	bd38      	pop	{r3, r4, r5, pc}
 8016c6e:	bf00      	nop
 8016c70:	20006e40 	.word	0x20006e40

08016c74 <_isatty_r>:
 8016c74:	b538      	push	{r3, r4, r5, lr}
 8016c76:	4d06      	ldr	r5, [pc, #24]	@ (8016c90 <_isatty_r+0x1c>)
 8016c78:	2300      	movs	r3, #0
 8016c7a:	4604      	mov	r4, r0
 8016c7c:	4608      	mov	r0, r1
 8016c7e:	602b      	str	r3, [r5, #0]
 8016c80:	f7f1 f9bc 	bl	8007ffc <_isatty>
 8016c84:	1c43      	adds	r3, r0, #1
 8016c86:	d102      	bne.n	8016c8e <_isatty_r+0x1a>
 8016c88:	682b      	ldr	r3, [r5, #0]
 8016c8a:	b103      	cbz	r3, 8016c8e <_isatty_r+0x1a>
 8016c8c:	6023      	str	r3, [r4, #0]
 8016c8e:	bd38      	pop	{r3, r4, r5, pc}
 8016c90:	20006e40 	.word	0x20006e40

08016c94 <fmaxf>:
 8016c94:	b508      	push	{r3, lr}
 8016c96:	ed2d 8b02 	vpush	{d8}
 8016c9a:	eeb0 8a40 	vmov.f32	s16, s0
 8016c9e:	eef0 8a60 	vmov.f32	s17, s1
 8016ca2:	f000 f815 	bl	8016cd0 <__fpclassifyf>
 8016ca6:	b930      	cbnz	r0, 8016cb6 <fmaxf+0x22>
 8016ca8:	eeb0 8a68 	vmov.f32	s16, s17
 8016cac:	eeb0 0a48 	vmov.f32	s0, s16
 8016cb0:	ecbd 8b02 	vpop	{d8}
 8016cb4:	bd08      	pop	{r3, pc}
 8016cb6:	eeb0 0a68 	vmov.f32	s0, s17
 8016cba:	f000 f809 	bl	8016cd0 <__fpclassifyf>
 8016cbe:	2800      	cmp	r0, #0
 8016cc0:	d0f4      	beq.n	8016cac <fmaxf+0x18>
 8016cc2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8016cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016cca:	dded      	ble.n	8016ca8 <fmaxf+0x14>
 8016ccc:	e7ee      	b.n	8016cac <fmaxf+0x18>
	...

08016cd0 <__fpclassifyf>:
 8016cd0:	ee10 3a10 	vmov	r3, s0
 8016cd4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8016cd8:	d00d      	beq.n	8016cf6 <__fpclassifyf+0x26>
 8016cda:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8016cde:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8016ce2:	d30a      	bcc.n	8016cfa <__fpclassifyf+0x2a>
 8016ce4:	4b07      	ldr	r3, [pc, #28]	@ (8016d04 <__fpclassifyf+0x34>)
 8016ce6:	1e42      	subs	r2, r0, #1
 8016ce8:	429a      	cmp	r2, r3
 8016cea:	d908      	bls.n	8016cfe <__fpclassifyf+0x2e>
 8016cec:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8016cf0:	4258      	negs	r0, r3
 8016cf2:	4158      	adcs	r0, r3
 8016cf4:	4770      	bx	lr
 8016cf6:	2002      	movs	r0, #2
 8016cf8:	4770      	bx	lr
 8016cfa:	2004      	movs	r0, #4
 8016cfc:	4770      	bx	lr
 8016cfe:	2003      	movs	r0, #3
 8016d00:	4770      	bx	lr
 8016d02:	bf00      	nop
 8016d04:	007ffffe 	.word	0x007ffffe

08016d08 <round>:
 8016d08:	ec51 0b10 	vmov	r0, r1, d0
 8016d0c:	b570      	push	{r4, r5, r6, lr}
 8016d0e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8016d12:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8016d16:	2a13      	cmp	r2, #19
 8016d18:	460b      	mov	r3, r1
 8016d1a:	4605      	mov	r5, r0
 8016d1c:	dc1b      	bgt.n	8016d56 <round+0x4e>
 8016d1e:	2a00      	cmp	r2, #0
 8016d20:	da0b      	bge.n	8016d3a <round+0x32>
 8016d22:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8016d26:	3201      	adds	r2, #1
 8016d28:	bf04      	itt	eq
 8016d2a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8016d2e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8016d32:	2200      	movs	r2, #0
 8016d34:	4619      	mov	r1, r3
 8016d36:	4610      	mov	r0, r2
 8016d38:	e015      	b.n	8016d66 <round+0x5e>
 8016d3a:	4c15      	ldr	r4, [pc, #84]	@ (8016d90 <round+0x88>)
 8016d3c:	4114      	asrs	r4, r2
 8016d3e:	ea04 0601 	and.w	r6, r4, r1
 8016d42:	4306      	orrs	r6, r0
 8016d44:	d00f      	beq.n	8016d66 <round+0x5e>
 8016d46:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8016d4a:	fa41 f202 	asr.w	r2, r1, r2
 8016d4e:	4413      	add	r3, r2
 8016d50:	ea23 0304 	bic.w	r3, r3, r4
 8016d54:	e7ed      	b.n	8016d32 <round+0x2a>
 8016d56:	2a33      	cmp	r2, #51	@ 0x33
 8016d58:	dd08      	ble.n	8016d6c <round+0x64>
 8016d5a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8016d5e:	d102      	bne.n	8016d66 <round+0x5e>
 8016d60:	4602      	mov	r2, r0
 8016d62:	f7e9 fabb 	bl	80002dc <__adddf3>
 8016d66:	ec41 0b10 	vmov	d0, r0, r1
 8016d6a:	bd70      	pop	{r4, r5, r6, pc}
 8016d6c:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8016d70:	f04f 34ff 	mov.w	r4, #4294967295
 8016d74:	40f4      	lsrs	r4, r6
 8016d76:	4204      	tst	r4, r0
 8016d78:	d0f5      	beq.n	8016d66 <round+0x5e>
 8016d7a:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8016d7e:	2201      	movs	r2, #1
 8016d80:	408a      	lsls	r2, r1
 8016d82:	1952      	adds	r2, r2, r5
 8016d84:	bf28      	it	cs
 8016d86:	3301      	addcs	r3, #1
 8016d88:	ea22 0204 	bic.w	r2, r2, r4
 8016d8c:	e7d2      	b.n	8016d34 <round+0x2c>
 8016d8e:	bf00      	nop
 8016d90:	000fffff 	.word	0x000fffff

08016d94 <roundf>:
 8016d94:	ee10 0a10 	vmov	r0, s0
 8016d98:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8016d9c:	3a7f      	subs	r2, #127	@ 0x7f
 8016d9e:	2a16      	cmp	r2, #22
 8016da0:	dc15      	bgt.n	8016dce <roundf+0x3a>
 8016da2:	2a00      	cmp	r2, #0
 8016da4:	da08      	bge.n	8016db8 <roundf+0x24>
 8016da6:	3201      	adds	r2, #1
 8016da8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8016dac:	d101      	bne.n	8016db2 <roundf+0x1e>
 8016dae:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8016db2:	ee00 3a10 	vmov	s0, r3
 8016db6:	4770      	bx	lr
 8016db8:	4907      	ldr	r1, [pc, #28]	@ (8016dd8 <roundf+0x44>)
 8016dba:	4111      	asrs	r1, r2
 8016dbc:	4201      	tst	r1, r0
 8016dbe:	d0fa      	beq.n	8016db6 <roundf+0x22>
 8016dc0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8016dc4:	4113      	asrs	r3, r2
 8016dc6:	4403      	add	r3, r0
 8016dc8:	ea23 0301 	bic.w	r3, r3, r1
 8016dcc:	e7f1      	b.n	8016db2 <roundf+0x1e>
 8016dce:	2a80      	cmp	r2, #128	@ 0x80
 8016dd0:	d1f1      	bne.n	8016db6 <roundf+0x22>
 8016dd2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016dd6:	4770      	bx	lr
 8016dd8:	007fffff 	.word	0x007fffff

08016ddc <_init>:
 8016ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dde:	bf00      	nop
 8016de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016de2:	bc08      	pop	{r3}
 8016de4:	469e      	mov	lr, r3
 8016de6:	4770      	bx	lr

08016de8 <_fini>:
 8016de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dea:	bf00      	nop
 8016dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dee:	bc08      	pop	{r3}
 8016df0:	469e      	mov	lr, r3
 8016df2:	4770      	bx	lr
