{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630311531092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630311531099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 11:18:50 2021 " "Processing started: Mon Aug 30 11:18:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630311531099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630311531099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta assignment2 -c assignment2 " "Command: quartus_sta assignment2 -c assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630311531100 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630311531334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630311532016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630311532016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630311532112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630311532112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "assignment2.sdc " "Synopsys Design Constraints File file not found: 'assignment2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630311532858 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630311532858 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1630311532859 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532864 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[254\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532864 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532864 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[255\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[252\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[251\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[250\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532866 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532866 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[248\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[246\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[244\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[245\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[242\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[243\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[240\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532867 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532867 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[239\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[238\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[236\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[237\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[235\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[234\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[232\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[233\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[231\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[230\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532868 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532868 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[229\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[228\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[226\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[224\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[225\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[223\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[222\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[221\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[220\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532869 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532869 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[218\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[219\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[217\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[215\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[214\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[213\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[212\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[211\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[210\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532870 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532870 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[209\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[208\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[206\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[207\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[205\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[204\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[203\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[200\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532871 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532871 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[198\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[199\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[196\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[197\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[194\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[195\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[192\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[193\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[191\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[190\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532872 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532872 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[188\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[187\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[186\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[184\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[185\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[182\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532873 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[180\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[181\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[179\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[178\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[176\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[177\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[175\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[174\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532874 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532874 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[172\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[171\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[170\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[168\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[169\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[167\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532875 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532875 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[166\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[164\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[162\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[163\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[161\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[160\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[158\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532876 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532876 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[159\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[157\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[155\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[154\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[152\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[153\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532877 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[150\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[148\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[149\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[147\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[146\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[144\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[143\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532878 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[142\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532879 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[140\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532879 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[141\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532879 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[138\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532879 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532879 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[139\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532880 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532880 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[136\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532880 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[134\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532880 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[135\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532880 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532880 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[133\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532881 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[132\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532881 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532881 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[130\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532881 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[128\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532881 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532881 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[129\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532882 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[126\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532882 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532882 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[125\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532882 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[124\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532882 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532882 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[122\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532883 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[123\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532883 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[120\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532883 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[121\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532883 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[119\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532883 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532883 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[118\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532884 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[117\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532884 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[116\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532884 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[114\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532884 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532884 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532884 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[113\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532885 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532885 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[110\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532885 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[111\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532885 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[109\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532885 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[108\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532885 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532885 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[107\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532886 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[106\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532886 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[105\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532886 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[104\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532886 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532886 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532886 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[102\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[100\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[101\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[98\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[99\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[96\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532887 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[97\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[95\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[93\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532888 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[92\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532889 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[90\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532889 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532889 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[88\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532889 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[89\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532889 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532889 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532889 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[86\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532890 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532890 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[84\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532890 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[83\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532890 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[82\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532890 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532890 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[80\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532891 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[81\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532891 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[78\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532891 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[79\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532891 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[76\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532891 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532891 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532892 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[74\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532892 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[75\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532892 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[72\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532892 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[73\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532892 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[70\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532892 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532892 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[71\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532893 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[68\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532893 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532893 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[66\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532893 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[67\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532893 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532893 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[65\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532894 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[64\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532894 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[62\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532894 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532894 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[61\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532894 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[60\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532894 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532894 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[59\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532895 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[58\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532895 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[56\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532895 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532895 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532895 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[54\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532896 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532896 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[53\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532896 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532896 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[50\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532896 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532896 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[51\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532897 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[48\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532897 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[49\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532897 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[47\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532897 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[46\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532897 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[44\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532897 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532897 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532898 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[43\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532898 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[42\].gen_loop2\[7\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532898 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[40\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532898 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[41\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532898 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532898 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532899 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532899 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532899 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[36\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532899 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[35\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532899 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[34\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532899 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532899 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532900 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[32\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532900 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[31\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532900 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[30\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532900 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532900 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532900 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[28\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532901 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[26\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532901 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532901 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[24\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532901 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[25\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532901 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[22\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532901 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532901 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532902 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[20\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532902 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532902 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[18\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532902 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532902 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532902 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[16\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532903 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[17\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532903 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[15\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532903 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532903 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532903 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[12\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532904 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532904 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[10\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532904 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[11\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532904 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[9\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532904 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532904 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[8\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[6\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[7\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[4\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[2\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532905 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532905 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[3\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[0\].gen_loop2\[7\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[1\].gen_loop2\[7\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[255\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[254\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532906 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532906 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[252\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532907 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532907 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[251\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532907 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[250\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532907 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532907 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532907 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[248\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[246\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[245\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[244\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[242\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532908 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532908 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[243\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532909 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532909 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[240\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532909 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[239\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532909 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[238\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532909 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532909 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[237\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532910 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[236\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532910 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[235\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532910 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[234\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532910 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[233\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532910 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[232\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532910 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532910 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[231\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532911 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[230\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532911 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[229\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532911 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[228\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532911 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[226\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532911 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532911 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532912 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[224\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532912 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[225\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532912 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[222\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532912 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[223\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532912 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532912 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[221\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532913 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[220\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532913 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[219\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532913 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[218\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532913 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[217\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532913 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532913 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532914 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[214\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532914 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[215\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532914 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[213\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532914 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[212\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532914 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532914 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[210\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[211\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[208\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[209\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[206\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[207\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[204\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[205\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532915 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532915 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[203\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[200\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[199\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[198\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[196\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[197\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532916 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[194\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[195\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[193\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[192\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[190\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[191\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532917 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532917 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[188\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[186\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[187\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[184\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[185\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[182\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[180\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532918 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[181\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[179\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[178\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[177\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[176\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[174\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[175\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532919 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532919 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[171\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[170\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[168\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[169\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[167\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[166\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532920 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[164\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[162\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[160\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[161\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[159\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[158\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532921 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532921 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[157\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[154\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[155\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[153\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[152\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[150\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532922 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532922 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[149\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[148\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[147\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[146\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[144\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[143\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532923 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532923 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[142\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[141\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[140\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[139\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[138\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[136\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[134\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532924 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532924 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[135\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[133\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[132\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[130\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[128\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[129\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532925 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532925 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[126\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[125\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[124\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[123\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[120\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[121\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[119\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532926 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[118\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[116\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[117\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532927 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[114\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[113\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[111\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[110\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[109\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532928 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[108\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[106\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[107\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[104\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[105\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532929 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[102\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[100\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[101\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[98\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532930 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532930 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[99\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[97\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[96\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[95\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[93\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[92\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532931 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532931 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[90\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[89\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[86\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[84\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532932 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[82\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[83\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[81\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[80\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[79\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[78\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[76\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532933 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[74\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[75\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[73\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[72\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[70\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[71\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[68\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532934 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[67\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[65\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[64\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[62\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[61\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[60\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532935 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532935 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[58\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[59\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[56\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[54\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[53\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532936 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532936 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[50\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[51\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[48\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[49\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[47\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[46\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[44\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532937 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532937 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[43\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[42\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[41\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[40\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[36\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532938 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532938 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[35\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[34\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[32\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[31\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[30\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[28\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532939 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532939 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[26\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[25\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[24\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[22\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[20\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532940 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532940 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[18\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[17\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[16\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[15\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[12\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532941 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532941 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[10\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[11\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[8\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[9\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[6\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[7\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532942 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532942 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[4\].gen_loop2\[6\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[2\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[3\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[0\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[1\].gen_loop2\[6\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[255\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[254\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532943 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532943 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[252\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[251\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[250\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[248\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[246\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532944 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532944 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[245\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[244\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[242\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[243\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[240\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[239\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[238\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532945 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532945 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[236\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532946 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[237\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532946 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[234\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532946 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[235\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532946 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[233\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532946 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532946 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[232\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[231\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[230\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[229\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[228\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[226\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532947 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532947 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[224\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[225\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[223\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[222\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[221\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[220\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[219\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[218\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532948 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532948 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[217\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[214\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[215\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[212\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[213\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[210\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[211\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532949 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532949 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[209\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[208\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[207\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[206\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[204\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[205\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[203\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532950 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532950 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[201\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[200\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[199\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[198\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[196\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[197\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[195\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[194\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532951 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[192\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[193\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[190\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[191\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[188\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[187\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[186\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532952 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532952 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[185\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[184\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[182\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[180\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[181\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[178\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[179\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532953 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[177\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[176\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[174\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[175\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[171\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[170\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532954 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[169\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[168\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[167\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[166\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[164\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[162\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532955 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[160\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[161\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[159\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[158\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[157\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[155\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[154\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532956 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532956 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[152\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[153\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[151\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[150\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[148\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[149\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[147\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[146\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532957 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[144\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[143\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[142\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[141\].gen_loop2\[5\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[140\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[138\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532958 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[139\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[136\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[135\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[134\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[132\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[133\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[130\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532959 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[128\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[129\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[126\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[124\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[125\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[123\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532960 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532960 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[121\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[120\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[119\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[118\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[116\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[117\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532961 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532961 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[114\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[113\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[110\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[111\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[108\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[109\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[106\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532962 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532962 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[107\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[105\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[104\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[102\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[100\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[101\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532963 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532963 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[99\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[98\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[96\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[97\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[94\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[95\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[92\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[93\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532964 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532964 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[90\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[89\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[86\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[84\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532965 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532965 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[82\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[83\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[81\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[80\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[78\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[79\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[76\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532966 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532966 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[74\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[75\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[72\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[73\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[71\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[70\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[68\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532967 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532967 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[67\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[65\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[64\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[62\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[61\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532968 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532968 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[60\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[59\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[58\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[56\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[54\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[53\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532969 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532969 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[50\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[51\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[48\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[49\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[47\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[46\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[44\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532970 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[42\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[43\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[40\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[41\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[39\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[36\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532971 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532971 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[37\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[34\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[35\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[32\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[30\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[31\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[29\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532972 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532972 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[28\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[26\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[25\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[24\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[23\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[22\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532973 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532973 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[20\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[19\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[18\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[17\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[16\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[15\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532974 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532974 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[12\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[10\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[11\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[9\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[8\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[6\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[7\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532975 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[4\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[2\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[3\].gen_loop2\[5\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[1\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[0\].gen_loop2\[5\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[255\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[254\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532976 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532976 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[252\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[251\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[250\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[248\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[246\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532977 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532977 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[245\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[244\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[242\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[243\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[240\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[239\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532978 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532978 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[238\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[237\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[236\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[235\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[234\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[232\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[233\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532979 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[231\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[230\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[228\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[229\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa " "Node \"ll\|gen_loop1\[226\].gen_loop2\[4\].bc\|ff\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[224\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[225\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532980 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[223\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[222\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[221\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[220\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[218\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532981 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[219\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[216\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[217\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[214\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[215\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[213\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[212\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[211\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532982 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532982 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[210\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[208\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[209\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[207\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[206\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[204\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[205\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532983 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532983 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[203\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[200\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[198\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[199\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[196\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[197\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[195\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532984 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532984 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[194\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[193\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[192\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[190\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[191\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[188\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[186\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532985 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532985 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[187\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[185\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[184\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[182\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[180\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[181\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[179\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532986 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532986 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[178\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[177\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[176\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[174\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[175\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[171\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532987 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532987 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[170\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[168\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[169\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[167\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[166\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[164\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[162\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532988 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532988 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[161\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[160\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[158\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[159\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[157\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[155\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532989 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532989 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[154\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532990 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[152\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532990 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[153\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532990 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[150\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532990 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532990 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[148\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532990 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532990 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[149\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[147\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[146\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[144\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[142\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532991 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532991 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[143\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[141\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[140\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[138\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[139\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[137\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[136\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[135\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532992 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532992 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[134\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[133\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[132\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[130\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[129\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[128\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532993 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532993 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[126\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[125\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[124\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[123\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[120\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[121\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532994 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532994 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[119\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[118\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[117\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[116\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[114\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[113\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532995 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532995 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[110\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532996 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[111\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532996 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[108\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532996 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[109\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532996 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[107\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532996 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[106\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532996 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532996 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[105\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[104\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[102\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[100\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[101\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[98\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[99\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532997 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532997 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[97\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[96\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[95\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[92\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[93\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[90\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532998 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532998 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[89\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[86\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[84\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[83\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[82\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311532999 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311532999 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[80\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[81\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[78\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[79\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[77\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[76\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[75\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[74\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533000 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533000 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[72\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[73\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[71\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[70\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[68\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[67\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533001 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533001 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[64\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[65\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[62\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[60\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[61\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[59\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[58\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533002 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533002 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[56\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[54\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[53\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[50\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[51\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533003 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533003 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[48\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[49\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[47\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[46\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[44\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[43\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[42\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533004 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533004 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[40\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[41\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[36\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[35\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[34\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533005 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[32\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533006 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[33\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533006 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[30\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533006 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[31\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533006 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533006 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[28\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[26\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[24\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[25\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533007 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533008 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[22\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533008 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[20\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533008 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533008 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[18\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533008 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533008 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[17\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[16\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[15\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[12\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533009 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[11\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[10\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[9\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[8\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533010 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[6\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533011 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[7\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533011 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533011 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[4\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533011 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[3\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533011 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[2\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533011 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533011 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[0\].gen_loop2\[4\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533012 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[1\].gen_loop2\[4\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533012 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[255\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533012 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[254\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533012 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[252\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533012 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533012 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[251\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[250\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533013 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[248\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[246\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[244\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[245\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[243\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533014 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[242\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[240\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[241\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[239\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[238\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533015 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[236\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533016 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[237\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533016 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[235\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533016 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[234\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533016 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[233\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533016 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533016 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[232\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533017 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[231\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533017 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[230\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533017 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[229\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533017 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[228\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533017 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533017 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[226\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[224\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[225\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[222\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533018 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[223\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[221\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[220\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[218\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[219\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533019 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[217\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533020 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[215\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533020 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[214\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533020 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[212\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533020 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[213\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533020 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533020 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[210\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[211\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[209\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[208\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[207\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[206\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533021 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533021 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[205\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533022 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[204\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533022 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[203\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533022 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533022 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533022 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533022 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[200\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533023 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[198\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533023 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[199\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533023 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[196\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533023 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[197\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533023 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533023 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[194\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533024 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[195\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533024 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[193\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533024 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[192\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533024 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[191\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533024 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[190\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533024 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533024 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533025 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[188\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533025 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[186\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533025 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[187\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533025 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[184\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533025 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533025 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[185\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[182\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[181\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[180\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[178\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533026 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533026 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[179\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533027 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[177\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533027 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[176\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533027 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[175\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533027 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[174\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533027 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533027 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533028 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533028 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[171\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533028 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[170\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533028 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[168\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533028 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[169\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533028 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533028 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[166\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533029 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[167\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533029 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[164\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533029 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533029 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533029 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[162\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533030 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533030 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[161\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533030 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[160\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533030 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[158\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533030 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[159\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533030 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533030 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[157\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533031 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533031 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[154\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533031 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[155\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533031 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[152\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533031 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533031 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[153\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533032 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[150\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533032 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533032 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[149\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533032 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[148\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533032 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533032 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[146\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533033 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[147\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533033 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[144\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533033 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533033 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[143\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533033 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533033 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[142\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533034 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[141\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533034 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[140\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533034 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[139\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533034 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[138\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533034 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[136\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533034 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533034 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[134\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[135\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[133\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[132\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533035 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[130\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533036 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533036 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[128\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533036 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[129\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533036 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[126\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533036 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533036 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533036 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[124\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533037 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[125\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533037 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[123\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533037 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533037 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[121\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533037 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533037 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[120\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[119\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[118\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[116\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[117\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533038 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533038 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[114\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533039 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533039 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533039 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[113\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533039 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[110\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533039 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533039 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[111\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[108\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[109\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[107\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[106\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[105\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533040 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533040 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[104\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533041 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[102\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533041 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533041 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[101\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533041 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[100\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533041 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533041 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[99\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533042 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[98\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533042 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[97\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533042 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[96\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533042 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533042 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[95\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533042 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533042 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[92\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533043 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[93\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533043 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[90\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533043 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533043 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[89\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533043 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533043 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533044 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[86\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533044 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[87\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533044 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[84\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533044 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[85\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533044 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[82\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533044 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533044 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533045 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[83\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533045 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533045 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533045 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[80\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533045 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533045 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533045 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[81\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533045 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533045 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[79\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533047 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[78\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533047 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533047 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[76\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533047 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[74\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533047 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533047 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[75\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[73\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[72\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[70\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[71\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[68\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533048 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[69\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[67\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[64\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[65\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533049 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533050 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[62\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533050 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[61\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533050 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[60\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533050 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[58\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533050 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[59\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533050 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533050 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533051 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[56\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533051 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[54\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533051 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533051 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533051 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533051 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[53\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533052 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[51\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533052 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[50\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533052 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[48\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533052 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[49\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533052 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[46\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533052 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533052 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[47\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533053 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[44\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533053 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533053 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[43\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533053 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[42\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533053 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533053 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[41\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533054 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[40\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533054 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[38\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533054 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533054 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533054 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[36\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533055 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533055 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[34\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533055 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[35\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533055 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533055 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[32\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533055 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533055 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[31\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533056 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[30\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533056 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533056 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[28\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533056 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[26\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533056 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533056 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[27\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533057 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[24\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533057 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[25\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533057 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533057 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[22\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533057 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[20\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533057 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533057 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533058 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[18\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533058 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533058 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[17\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533058 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[16\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533058 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[15\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533058 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533058 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[12\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[10\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[11\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[9\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533059 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533059 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[8\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533060 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[6\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533060 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[7\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533060 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[4\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533060 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533060 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[2\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533060 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533060 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[3\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[0\].gen_loop2\[3\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[1\].gen_loop2\[3\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[255\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[254\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[252\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533061 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533062 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[251\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533062 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[250\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533062 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533062 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[248\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533062 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533062 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533063 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[246\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533063 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[244\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533063 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[245\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533063 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533063 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[242\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533064 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[243\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533064 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533064 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[240\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533064 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[239\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533064 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533064 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[238\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533065 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[237\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533065 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[236\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533065 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[234\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533065 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[235\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533065 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533065 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[232\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533066 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[233\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533066 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[230\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533066 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[231\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533066 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533066 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[228\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533067 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[229\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533067 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[226\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533067 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533067 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[224\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533067 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533067 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[225\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533068 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[222\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533068 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[223\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533068 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[221\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533068 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533068 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[220\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533069 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[218\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533069 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[219\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533069 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[217\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533069 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533069 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533070 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[215\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533070 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[214\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533070 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[213\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533070 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533070 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[212\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533071 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[211\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533071 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[210\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533071 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[208\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533071 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[209\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533071 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533071 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[207\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533072 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[206\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533072 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[204\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533072 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[205\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533072 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[203\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533072 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533072 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533073 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[200\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533073 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533073 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[198\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533073 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[199\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533073 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[197\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533073 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533073 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[196\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533074 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[195\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533074 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[194\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533074 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[193\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533074 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[192\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533074 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[190\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533074 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533074 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[191\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[188\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[189\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[187\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[186\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[184\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533075 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[185\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[182\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[180\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[181\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[178\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533076 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[179\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533077 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[177\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533077 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[176\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533077 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[174\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533077 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[175\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533077 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533077 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[171\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[170\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[168\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[169\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[166\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533078 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533078 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[167\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533079 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[164\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533079 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533079 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[162\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533079 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533079 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[160\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[161\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[158\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[159\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[157\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533080 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533081 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[155\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533081 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[154\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533081 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[152\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533081 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[153\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533081 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533081 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[150\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533082 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533082 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[148\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533082 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[149\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533082 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[146\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533082 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533082 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[147\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[144\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[142\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[143\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533083 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[141\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[140\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[139\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[138\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[136\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533084 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[135\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[134\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[132\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[133\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533085 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[130\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[128\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[129\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[126\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533086 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533087 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[125\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533087 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[124\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533087 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[123\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533087 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533087 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533087 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[121\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[120\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[119\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[118\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[117\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[116\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[115\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533088 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[114\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[113\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[110\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[111\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[108\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533089 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[109\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533090 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[106\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533090 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[107\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533090 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[105\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533090 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[104\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533090 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533090 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[103\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533091 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[102\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533091 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[101\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533091 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[100\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533091 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[98\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533091 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[99\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533091 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533091 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[96\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533092 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[97\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533092 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533092 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[95\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533092 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[92\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533092 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[93\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533092 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533092 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[90\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533093 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533093 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[89\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533093 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533093 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[86\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533093 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533093 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533093 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[84\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[83\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[82\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[80\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[81\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533094 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[79\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[78\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[76\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[74\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[75\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533095 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533095 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[73\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533096 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[72\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533096 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[71\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533096 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[70\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533096 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533096 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533097 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[68\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533097 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533097 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[67\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533097 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[64\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533097 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[65\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533097 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533097 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533098 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[62\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533098 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[60\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533098 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[61\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533098 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[59\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533098 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533098 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[58\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[56\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[54\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[53\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533099 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533099 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[50\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533100 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[51\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533100 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[49\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533100 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[48\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533100 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[46\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533100 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[47\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533100 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533100 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[44\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533101 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533101 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[43\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533101 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[42\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533101 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[41\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533101 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533101 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[40\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[36\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533102 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533102 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[34\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[35\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[32\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[31\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[30\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533103 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[28\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533104 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533104 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[26\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533104 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533104 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[24\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533104 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533104 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[25\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533105 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533105 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[22\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533105 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[20\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533105 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533105 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533105 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533105 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[18\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533106 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[17\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533106 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[16\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533106 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[14\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533106 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|datab " "Node \"ll\|gen_loop1\[15\].gen_loop2\[2\].bc\|ff\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533106 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533106 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[12\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[11\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|datab " "Node \"ll\|gen_loop1\[10\].gen_loop2\[2\].bc\|ff\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[8\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[9\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533107 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[6\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[7\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[4\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[3\].gen_loop2\[2\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533108 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[2\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533109 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[1\].gen_loop2\[2\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533109 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|datab " "Node \"ll\|gen_loop1\[0\].gen_loop2\[2\].bc\|ff\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533109 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[255\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533109 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[254\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533109 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533109 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[252\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[250\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[251\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[248\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533110 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533110 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[246\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[244\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[245\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[242\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533111 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[243\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[240\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[239\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[238\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[236\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533112 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[237\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[235\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[234\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[232\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[233\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533113 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[230\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[231\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[228\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[229\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533114 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[226\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[225\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[224\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[223\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533115 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[222\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[221\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[220\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[219\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[218\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533116 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533117 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[217\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533117 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[214\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533117 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[215\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533117 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533117 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[213\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[212\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[210\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[211\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533118 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533118 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[208\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533119 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[209\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533119 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[206\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533119 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[207\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533119 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533119 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[205\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[204\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[203\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[202\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[200\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533120 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[199\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533121 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[198\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533121 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[196\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533121 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[197\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533121 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533121 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[195\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533122 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[194\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533122 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[193\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533122 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[192\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533122 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[191\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533122 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533122 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[190\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533123 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[188\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533123 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533123 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[186\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533123 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[187\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533123 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533123 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[184\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533124 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[185\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533124 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[182\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533124 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533124 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[180\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533124 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533124 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[181\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533125 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[179\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533125 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[178\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533125 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[176\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533125 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533125 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[177\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533126 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[175\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533126 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[174\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533126 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533126 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[173\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533126 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533126 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[171\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533127 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[170\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533127 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[168\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533127 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[169\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533127 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[166\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533127 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533127 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[167\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[164\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[162\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533128 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[161\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[160\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[158\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[159\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533129 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533129 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[157\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533130 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533130 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[155\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533130 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[154\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533130 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[152\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533130 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533130 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[153\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[150\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[148\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[149\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533131 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[146\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533132 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[147\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533132 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[144\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533132 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[145\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533132 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533132 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[142\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533133 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[143\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533133 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[141\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533133 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[140\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533133 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[139\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533133 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533133 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533134 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[138\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533134 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533134 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533134 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[136\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533134 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533134 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533134 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533134 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533134 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[135\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[134\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[133\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[132\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[130\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533135 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533135 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533136 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[128\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533136 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[129\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533136 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[126\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533136 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533136 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533137 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[125\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533137 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[124\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533137 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533137 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[123\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533137 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533137 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[120\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533138 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[121\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533138 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[118\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533138 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[119\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533138 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[117\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533138 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533138 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[116\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533139 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533139 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[114\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533139 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533139 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533139 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[113\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533140 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[110\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533140 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[111\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533140 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[109\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533140 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[108\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533140 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533140 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[106\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[107\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[104\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[105\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533141 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533141 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[102\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533142 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[100\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533142 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[101\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533142 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[98\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533142 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[99\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533142 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533142 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[97\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533143 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[96\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533143 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[95\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533143 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533143 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[92\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533143 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533143 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[93\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533144 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[90\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533144 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533144 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[89\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533144 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533144 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533144 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533145 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[86\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533145 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533145 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533145 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533145 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533145 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533145 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[84\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533145 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533145 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533146 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[83\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533146 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[82\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533146 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[81\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533146 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[80\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533146 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533146 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[79\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533147 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[78\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533147 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[76\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533147 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533147 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533147 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[75\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533148 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[74\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533148 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[72\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533148 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[73\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533148 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[70\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533148 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[71\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533148 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533148 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[68\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533149 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533149 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[67\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533149 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533149 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533149 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[65\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533150 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[64\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533150 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[62\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533150 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533150 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[60\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533150 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533150 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[61\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[58\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[59\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[56\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[54\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533151 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533151 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[52\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[53\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[51\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[50\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[48\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533152 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533152 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[49\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[47\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[46\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[44\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533153 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533153 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[42\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533154 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[43\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533154 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[41\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533154 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[40\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533154 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533154 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533154 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533154 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[36\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533155 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533155 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[34\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533155 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[35\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533155 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533155 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[32\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533155 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533155 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[31\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533156 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[30\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533156 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[28\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533156 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533156 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[26\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533156 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533156 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533156 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[24\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[25\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[22\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[20\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533157 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533157 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[18\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[17\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[16\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[15\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533158 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533158 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[12\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[11\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[10\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[8\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[9\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533159 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533159 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[6\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[7\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[4\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[2\].gen_loop2\[1\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533160 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533160 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[3\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[0\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[1\].gen_loop2\[1\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[254\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[255\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[253\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533161 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533161 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[252\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[251\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[250\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[249\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533162 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533162 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[248\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533164 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[247\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533164 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533164 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[246\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[245\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[244\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[243\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[242\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533165 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533165 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[240\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[241\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[239\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[238\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[236\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533166 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[237\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[235\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[234\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[233\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[232\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533167 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533167 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[231\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[230\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[228\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[229\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[227\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[226\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533168 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533168 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[225\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[224\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[223\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[222\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[220\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533169 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533169 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[221\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[219\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[218\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[217\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[216\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533170 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533170 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[215\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[214\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[212\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[213\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[211\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533171 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533171 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[210\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[209\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[208\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[206\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[207\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[204\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533172 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533172 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[205\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[202\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[203\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[200\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[201\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533173 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533173 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[198\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[199\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[196\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[197\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[195\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533174 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533174 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[194\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[193\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[192\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[190\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[191\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[189\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533175 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533175 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[188\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[187\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[186\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[184\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[185\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533176 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533176 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[182\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[183\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[181\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[180\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[178\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533177 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533177 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[179\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[176\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[177\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[174\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[175\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[173\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533178 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533178 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[172\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[171\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[170\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[169\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[168\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533179 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[167\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[166\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[165\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[164\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[162\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[163\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[160\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533180 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533180 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[161\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[158\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[159\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[157\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[156\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[154\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[155\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[153\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[152\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[151\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533181 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533181 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[150\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[148\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[149\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[146\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[147\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[145\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[144\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[142\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[143\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[141\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533182 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533182 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[140\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[139\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[138\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[136\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[137\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[134\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[135\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[133\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[132\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533183 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533183 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[131\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[130\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[129\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[128\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[127\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[126\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[124\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[125\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[122\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533184 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533184 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[123\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[120\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[121\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[119\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[118\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[116\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[117\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[115\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[114\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[113\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533185 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[112\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[111\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[110\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[109\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[108\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[106\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[107\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[104\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[105\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[103\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533186 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533186 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[102\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[101\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[100\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[99\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[98\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[97\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[96\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[95\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[94\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[93\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533187 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533187 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[92\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[91\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[90\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[89\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[88\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[87\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[86\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[84\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[85\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[82\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533188 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533188 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[83\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[80\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[81\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[79\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[78\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[77\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[76\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[75\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[74\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[73\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533189 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533189 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[72\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[71\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[70\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[68\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[69\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[67\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[66\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|datab " "Node \"ll\|gen_loop1\[64\].gen_loop2\[0\].bc\|ff\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[65\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[63\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533190 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533190 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[62\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[60\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[61\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[59\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[58\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[57\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[56\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[55\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[54\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[52\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533191 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533191 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[53\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[51\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[50\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[49\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[48\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[46\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[47\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[45\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[44\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[42\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533192 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533192 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[43\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[41\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[40\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[39\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[38\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[36\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[37\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[35\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533193 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533193 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[34\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[33\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[32\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[30\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[31\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[29\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[28\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[26\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533194 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533194 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[27\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[24\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[25\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[23\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[22\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[20\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[21\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[19\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533195 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533195 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[18\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[16\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533196 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[17\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533196 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533196 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[15\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[14\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[13\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[12\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[11\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533197 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533197 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[10\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[9\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[8\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[7\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[6\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[5\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533198 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533198 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac " "Node \"ll\|gen_loop1\[4\].gen_loop2\[0\].bc\|ff\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[2\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[3\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[1\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533199 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout " "Node \"ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""} { "Warning" "WSTA_SCC_NODE" "ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad " "Node \"ll\|gen_loop1\[0\].gen_loop2\[0\].bc\|ff\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630311533199 ""}  } { { "rs_flipflop.v" "" { Text "C:/intelFPGA_lite/18.1/ice_assignment_2/rs_flipflop.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630311533199 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1630311533206 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630311533212 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1630311533212 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630311533213 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1630311533266 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630311533269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311533271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311533300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311533308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311533318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311533322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311533335 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630311533344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630311533391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630311534237 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630311534410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1630311534411 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1630311534417 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1630311534422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534455 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630311534464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630311534651 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1630311534652 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1630311534658 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1630311534665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630311534691 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630311535137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630311535207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6149 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630311535574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 11:18:55 2021 " "Processing ended: Mon Aug 30 11:18:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630311535574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630311535574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630311535574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630311535574 ""}
