Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: memo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memo"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : memo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/OmarKhaled/OmarKhaled222000009/memory.vhd" in Library work.
Entity <memo> compiled.
Entity <memo> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <memo> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <memo> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "D:/OmarKhaled/OmarKhaled222000009/memory.vhd" line 50: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <MM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "D:/OmarKhaled/OmarKhaled222000009/memory.vhd" line 56: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <MM> may be accessed with an index that does not cover the full array size.
Entity <memo> analyzed. Unit <memo> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memo>.
    Related source file is "D:/OmarKhaled/OmarKhaled222000009/memory.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ReadData_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 128-bit register for signal <MM>.
    Found 8-bit 15-to-1 multiplexer for signal <MM$mux0000> created at line 51.
    Found 8-bit 14-to-1 multiplexer for signal <MM$mux0001> created at line 52.
    Found 8-bit 13-to-1 multiplexer for signal <MM$mux0002> created at line 53.
    Found 8-bit 16-to-1 multiplexer for signal <ReadData_31_24$varindex0000> created at line 50.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <memo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 8-bit register                                        : 16
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 4
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 14-to-1 multiplexer                             : 1
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 18
 1-bit 15-to-1 multiplexer                             : 8
 1-bit 16-to-1 multiplexer                             : 8
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 14-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <memo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memo, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : memo.ngr
Top Level Output File Name         : memo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 99

Cell Usage :
# BELS                             : 1063
#      GND                         : 1
#      LUT1                        : 8
#      LUT2                        : 12
#      LUT3                        : 297
#      LUT4                        : 419
#      LUT4_L                      : 42
#      MUXCY                       : 7
#      MUXF5                       : 212
#      MUXF6                       : 48
#      MUXF7                       : 16
#      VCC                         : 1
# FlipFlops/Latches                : 160
#      FDE                         : 128
#      LDE_1                       : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 98
#      IBUF                        : 66
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      421  out of   4656     9%  
 Number of Slice Flip Flops:            128  out of   9312     1%  
 Number of 4 input LUTs:                778  out of   9312     8%  
 Number of IOs:                          99
 Number of bonded IOBs:                  99  out of    232    42%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 128   |
MemWrite                           | IBUF+BUFG              | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.435ns (Maximum Frequency: 291.121MHz)
   Minimum input arrival time before clock: 9.831ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.435ns (frequency: 291.121MHz)
  Total number of paths / destination ports: 144 / 112
-------------------------------------------------------------------------
Delay:               3.435ns (Levels of Logic = 2)
  Source:            MM_3_0 (FF)
  Destination:       MM_3_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: MM_3_0 to MM_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.673  MM_3_0 (MM_3_0)
     LUT4:I3->O            1   0.704   0.455  MM_3_mux0000<0>_SW1 (N301)
     LUT4:I2->O            1   0.704   0.000  MM_3_mux0000<0> (MM_3_mux0000<0>)
     FDE:D                     0.308          MM_3_0
    ----------------------------------------
    Total                      3.435ns (2.307ns logic, 1.128ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 11568 / 256
-------------------------------------------------------------------------
Offset:              9.831ns (Levels of Logic = 13)
  Source:            Address<24> (PAD)
  Destination:       MM_6_0 (FF)
  Destination Clock: CLK rising

  Data Path: Address<24> to MM_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Address_24_IBUF (Address_24_IBUF)
     LUT4:I0->O            1   0.704   0.000  MM_1_cmp_eq00001_wg_lut<0> (MM_1_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  MM_1_cmp_eq00001_wg_cy<0> (MM_1_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  MM_1_cmp_eq00001_wg_cy<1> (MM_1_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  MM_1_cmp_eq00001_wg_cy<2> (MM_1_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MM_1_cmp_eq00001_wg_cy<3> (MM_1_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MM_1_cmp_eq00001_wg_cy<4> (MM_1_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MM_1_cmp_eq00001_wg_cy<5> (MM_1_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O         114   0.459   1.463  MM_1_cmp_eq00001_wg_cy<6> (MM_1_cmp_eq00001_wg_cy<6>)
     LUT2:I0->O           32   0.704   1.437  MM_5_and00001 (MM_5_and0000)
     LUT4:I0->O            1   0.704   0.000  MM_6_mux0000<7>_SW0_SW1_G (N626)
     MUXF5:I1->O           1   0.321   0.455  MM_6_mux0000<7>_SW0_SW1 (N480)
     LUT3:I2->O            1   0.704   0.000  MM_6_mux0000<7> (MM_6_mux0000<7>)
     FDE:D                     0.308          MM_6_7
    ----------------------------------------
    Total                      9.831ns (5.881ns logic, 3.950ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MemWrite'
  Total number of paths / destination ports: 600 / 64
-------------------------------------------------------------------------
Offset:              6.528ns (Levels of Logic = 5)
  Source:            Address<0> (PAD)
  Destination:       ReadData_7 (LATCH)
  Destination Clock: MemWrite rising

  Data Path: Address<0> to ReadData_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           245   1.218   1.504  Address_0_IBUF (Address_0_IBUF)
     LUT3:I0->O            3   0.704   0.610  Address<3>_107 (Address<3>_107)
     LUT4:I1->O            1   0.704   0.000  Address<3>11_SW01 (Address<3>11_SW0)
     MUXF5:I1->O           1   0.321   0.455  Address<3>11_SW0_f5 (N107)
     LUT3:I2->O            1   0.704   0.000  Address<3>11 (MM_mux0002<1>)
     LDE_1:D                   0.308          ReadData_1
    ----------------------------------------
    Total                      6.528ns (3.959ns logic, 2.569ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MemWrite'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            ReadData_31 (LATCH)
  Destination:       ReadData<31> (PAD)
  Source Clock:      MemWrite rising

  Data Path: ReadData_31 to ReadData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.676   0.420  ReadData_31 (ReadData_31)
     OBUF:I->O                 3.272          ReadData_31_OBUF (ReadData<31>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.34 secs
 
--> 

Total memory usage is 4514332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    2 (   0 filtered)

