                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module I2C_controller
I2C_controller
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/I2C/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/I2C/std_cells
lappend search_path /home/IC/I2C/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/I2C/std_cells /home/IC/I2C/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
#System_Top Files
analyze -format verilog I2C_controller.v 
Running PRESTO HDLC
Compiling source file /home/IC/I2C/rtl/I2C_controller.v
Presto compilation completed successfully.
Loading db file '/home/IC/I2C/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/I2C/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/I2C/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#
###################### Defining toplevel ###################################
#current_design $top_module
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
elaborate -lib work $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/IC/I2C/rtl/I2C_controller.v:147: Statement unreachable (Prior branch conditions are always met).  (VER-61)

Statistics for case statements in always block at line 85 in file
	'/home/IC/I2C/rtl/I2C_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine I2C_controller line 60 in file
		'/home/IC/I2C/rtl/I2C_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_reg_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sda_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     scl_reg_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     N_bits_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     RX_reg_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine I2C_controller line 58 in file
		'/home/IC/I2C/rtl/I2C_controller.v'.
====================================================
|  Register Name   |       Type       | Width | MB |
====================================================
| sda_output_m_tri | Tri-State Buffer |   1   | N  |
====================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'I2C_controller'.
1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Oct  5 22:00:10 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              10
    Cells do not drive (LINT-1)                                    10

Tristate                                                            1
    Single tristate driver drives an input pin (LINT-63)            1
--------------------------------------------------------------------------------

Warning: In design 'I2C_controller', cell 'B_64' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_65' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_66' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_67' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_68' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_69' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'C1256' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_71' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_72' does not drive any nets. (LINT-1)
Warning: In design 'I2C_controller', cell 'B_73' does not drive any nets. (LINT-1)
Warning: Net 'sda_output_m' has a single tri-state driver.  (LINT-63)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
#source -echo ./cons.tcl
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design I2C_controller has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'I2C_controller'
Information: The register 'TX_reg_reg[0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'I2C_controller' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'I2C_controller_DW01_inc_0'
  Processing 'I2C_controller_DW01_cmp6_0'
  Processing 'I2C_controller_DW01_cmp6_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Structuring 'I2C_controller'
  Mapping 'I2C_controller'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    7001.4      0.00       0.0      31.5                          
    0:00:02    7001.4      0.00       0.0      31.5                          
    0:00:02    7001.4      0.00       0.0      31.5                          
    0:00:03    7001.4      0.00       0.0      31.5                          
    0:00:03    7001.4      0.00       0.0      31.5                          
    0:00:03    5086.9      0.00       0.0       2.9                          
    0:00:03    5086.9      0.00       0.0       2.9                          
    0:00:03    5086.9      0.00       0.0       2.9                          
    0:00:03    5086.9      0.00       0.0       2.9                          
    0:00:03    5086.9      0.00       0.0       2.9                          
    0:00:03    5086.9      0.00       0.0       2.6                          
    0:00:03    5086.9      0.00       0.0       2.6                          
    0:00:03    5086.9      0.00       0.0       2.6                          
    0:00:03    5086.9      0.00       0.0       2.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5086.9      0.00       0.0       2.6                          
    0:00:03    5086.9      0.00       0.0       2.6                          
    0:00:03    5086.9      0.00       0.0       2.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5086.9      0.00       0.0       2.6                          
    0:00:03    5088.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5088.1      0.00       0.0       0.0                          
    0:00:03    5088.1      0.00       0.0       0.0                          
    0:00:03    5065.7      0.00       0.0       0.0                          
    0:00:03    5062.2      0.00       0.0       0.0                          
    0:00:03    5058.6      0.00       0.0       0.0                          
    0:00:03    5055.1      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
    0:00:03    5051.6      0.00       0.0       0.0                          
Loading db file '/home/IC/I2C/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/I2C/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/I2C/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output I2C_Netlist.v
Writing verilog file '/home/IC/I2C/syn/I2C_Netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -hierarchy -output $top_module.ddc
Writing ddc file 'I2C_controller.ddc'.
1
write_sdc $top_module.sdc
1
write_sdf $top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/I2C/syn/I2C_controller.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 273 Mbytes.
Memory usage for this session 273 Mbytes.
CPU usage for this session 7 seconds ( 0.00 hours ).

Thank you...
