set_property target_language VHDL [current_project]
