# stream-cipher-verilog
Implementation of a simple stream cipher using multiple LFSRs in Verilog.
