# ROM-Memory-Design-Using-Verilog
use synopsys to run files and show the output.
there are 
mainfile: rom.v 
testbench: romtb.v

another file:
mainfile: root.v
testbench: root_tb.v
tcl file: root.tcl
