library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity tb_triangle is
end tb_triangle;

architecture Behavioral of tb_triangle is

component triangle is
	port( clk : in std_logic;
			reset : in std_logic;
			pwm : out std_logic_vector(7 downto 0);
end component;

signal clk,reset : std_logic := '0';
signal pwm : std_logic_vector(7 downto 0);

begin

uut: triangle port map(clk,pwm,reset);

clk <= not clk after 5 ns;

process
begin
reset <= '1';
wait for 100 ns;
reset <= '0';
wait;
end process;
end Behavioral;
