[14:23:07.683] <TB2>     INFO: *** Welcome to pxar ***
[14:23:07.683] <TB2>     INFO: *** Today: 2016/01/27
[14:23:07.689] <TB2>     INFO: *** Version: b2a7-dirty
[14:23:07.689] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C15.dat
[14:23:07.690] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:23:07.690] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//defaultMaskFile.dat
[14:23:07.690] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters_C15.dat
[14:23:07.767] <TB2>     INFO:         clk: 4
[14:23:07.767] <TB2>     INFO:         ctr: 4
[14:23:07.767] <TB2>     INFO:         sda: 19
[14:23:07.767] <TB2>     INFO:         tin: 9
[14:23:07.767] <TB2>     INFO:         level: 15
[14:23:07.767] <TB2>     INFO:         triggerdelay: 0
[14:23:07.767] <TB2>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[14:23:07.767] <TB2>     INFO: Log level: DEBUG
[14:23:07.777] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:23:07.784] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:23:07.787] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:23:07.790] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:23:09.347] <TB2>     INFO: DUT info: 
[14:23:09.347] <TB2>     INFO: The DUT currently contains the following objects:
[14:23:09.347] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:23:09.347] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:23:09.347] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:23:09.347] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:23:09.347] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.347] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.347] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.347] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.347] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:23:09.348] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:23:09.349] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:23:09.350] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:23:09.352] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29589504
[14:23:09.352] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xde4f90
[14:23:09.352] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd59770
[14:23:09.352] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fca8dd94010
[14:23:09.352] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fca93fff510
[14:23:09.352] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29655040 fPxarMemory = 0x7fca8dd94010
[14:23:09.353] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373mA
[14:23:09.354] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[14:23:09.354] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 21.9 C
[14:23:09.354] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:23:09.755] <TB2>     INFO: enter 'restricted' command line mode
[14:23:09.755] <TB2>     INFO: enter test to run
[14:23:09.755] <TB2>     INFO:   test: FPIXTest no parameter change
[14:23:09.755] <TB2>     INFO:   running: fpixtest
[14:23:09.755] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:23:09.758] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:23:09.758] <TB2>     INFO: ######################################################################
[14:23:09.758] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:23:09.758] <TB2>     INFO: ######################################################################
[14:23:09.761] <TB2>     INFO: ######################################################################
[14:23:09.761] <TB2>     INFO: PixTestPretest::doTest()
[14:23:09.761] <TB2>     INFO: ######################################################################
[14:23:09.764] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:09.764] <TB2>     INFO:    PixTestPretest::programROC() 
[14:23:09.764] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:27.780] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:23:27.780] <TB2>     INFO: IA differences per ROC:  17.7 17.7 18.5 18.5 19.3 18.5 20.1 18.5 17.7 18.5 16.9 19.3 18.5 19.3 19.3 18.5
[14:23:27.847] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:27.847] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:23:27.847] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:27.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 69.2812 mA
[14:23:28.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[14:23:28.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[14:23:28.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[14:23:28.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[14:23:28.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[14:23:28.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  2 Vana  85 Ia 23.9188 mA
[14:23:28.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[14:23:28.758] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[14:23:28.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[14:23:28.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[14:23:29.061] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  83 Ia 25.5188 mA
[14:23:29.161] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  2 Vana  75 Ia 23.1188 mA
[14:23:29.262] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  3 Vana  80 Ia 24.7188 mA
[14:23:29.363] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  4 Vana  77 Ia 23.9188 mA
[14:23:29.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[14:23:29.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[14:23:29.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[14:23:29.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  80 Ia 24.7188 mA
[14:23:29.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  77 Ia 23.1188 mA
[14:23:29.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  4 Vana  82 Ia 24.7188 mA
[14:23:30.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  5 Vana  79 Ia 23.1188 mA
[14:23:30.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  6 Vana  84 Ia 25.5188 mA
[14:23:30.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  7 Vana  76 Ia 22.3188 mA
[14:23:30.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  8 Vana  86 Ia 25.5188 mA
[14:23:30.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  9 Vana  78 Ia 23.1188 mA
[14:23:30.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 10 Vana  83 Ia 24.7188 mA
[14:23:30.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter 11 Vana  80 Ia 23.9188 mA
[14:23:30.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[14:23:30.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[14:23:30.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  83 Ia 24.7188 mA
[14:23:31.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  80 Ia 23.9188 mA
[14:23:31.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 22.3188 mA
[14:23:31.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  88 Ia 24.7188 mA
[14:23:31.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  2 Vana  85 Ia 24.7188 mA
[14:23:31.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  3 Vana  82 Ia 23.9188 mA
[14:23:31.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[14:23:31.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  83 Ia 24.7188 mA
[14:23:31.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  80 Ia 24.7188 mA
[14:23:31.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  77 Ia 23.1188 mA
[14:23:31.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  4 Vana  82 Ia 24.7188 mA
[14:23:32.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  5 Vana  79 Ia 23.9188 mA
[14:23:32.192] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 21.5188 mA
[14:23:32.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  93 Ia 24.7188 mA
[14:23:32.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  90 Ia 23.9188 mA
[14:23:32.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[14:23:32.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[14:23:32.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[14:23:32.797] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[14:23:32.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[14:23:32.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[14:23:33.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[14:23:33.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[14:23:33.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[14:23:33.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[14:23:33.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[14:23:33.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  80
[14:23:33.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  85
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  80
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  77
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  78
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  80
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  78
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  80
[14:23:33.535] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  82
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  79
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  90
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  78
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  80
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  80
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  78
[14:23:33.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  80
[14:23:35.364] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[14:23:35.364] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  20.1  19.3  19.3
[14:23:35.398] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:35.398] <TB2>     INFO:    PixTestPretest::findTiming() 
[14:23:35.398] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:35.398] <TB2>     INFO: PixTestCmd::init()
[14:23:35.398] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:23:35.995] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:25:08.373] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:25:08.402] <TB2>     INFO: TBM phases:  160MHz: 0, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[14:25:08.402] <TB2>     INFO: (success/tries = 100/100), width = 6
[14:25:08.402] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x8 to 0x8
[14:25:08.402] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[14:25:08.402] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[14:25:08.402] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:25:08.402] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:25:08.405] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:08.405] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:25:08.405] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:08.540] <TB2>     INFO: Expecting 231680 events.
[14:25:15.758] <TB2>     INFO: 231680 events read in total (6503ms).
[14:25:15.763] <TB2>     INFO: Test took 7356ms.
[14:25:16.102] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 61
[14:25:16.106] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:25:16.109] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 56
[14:25:16.113] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:25:16.117] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 60
[14:25:16.121] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 98 and Delta(CalDel) = 65
[14:25:16.125] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 59
[14:25:16.128] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 59
[14:25:16.132] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 102 and Delta(CalDel) = 63
[14:25:16.136] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 62
[14:25:16.140] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 77 and Delta(CalDel) = 59
[14:25:16.144] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 59
[14:25:16.148] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 107 and Delta(CalDel) = 62
[14:25:16.151] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:25:16.155] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 106 and Delta(CalDel) = 65
[14:25:16.159] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 105 and Delta(CalDel) = 60
[14:25:16.200] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:25:16.236] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:16.236] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:25:16.236] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:16.372] <TB2>     INFO: Expecting 231680 events.
[14:25:24.546] <TB2>     INFO: 231680 events read in total (7459ms).
[14:25:24.551] <TB2>     INFO: Test took 8311ms.
[14:25:24.574] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 123 +/- 30
[14:25:24.886] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 138 +/- 31
[14:25:24.889] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 111 +/- 29.5
[14:25:24.893] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 133 +/- 31.5
[14:25:24.896] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 126 +/- 30
[14:25:24.900] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 155 +/- 33.5
[14:25:24.903] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 29.5
[14:25:24.906] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 114 +/- 29.5
[14:25:24.910] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 127 +/- 31
[14:25:24.913] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 133 +/- 30.5
[14:25:24.917] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 123 +/- 29
[14:25:24.920] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 119 +/- 29
[14:25:24.924] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 137 +/- 30.5
[14:25:24.927] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 140 +/- 30.5
[14:25:24.931] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 138 +/- 32
[14:25:24.934] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 126 +/- 30.5
[14:25:24.967] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:25:24.967] <TB2>     INFO: CalDel:      123   138   111   133   126   155   125   114   127   133   123   119   137   140   138   126
[14:25:24.967] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:25:24.971] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C0.dat
[14:25:24.971] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C1.dat
[14:25:24.971] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C2.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C3.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C4.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C5.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C6.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C7.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C8.dat
[14:25:24.972] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C9.dat
[14:25:24.973] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C10.dat
[14:25:24.973] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C11.dat
[14:25:24.973] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C12.dat
[14:25:24.973] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C13.dat
[14:25:24.973] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C14.dat
[14:25:24.973] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters_C15.dat
[14:25:24.973] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:25:24.973] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:25:24.974] <TB2>     INFO: PixTestPretest::doTest() done, duration: 135 seconds
[14:25:24.974] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:25:25.034] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:25:25.034] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:25:25.037] <TB2>     INFO: ######################################################################
[14:25:25.037] <TB2>     INFO: PixTestAlive::doTest()
[14:25:25.037] <TB2>     INFO: ######################################################################
[14:25:25.040] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:25.040] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:25:25.040] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:25.041] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:25:25.388] <TB2>     INFO: Expecting 41600 events.
[14:25:29.429] <TB2>     INFO: 41600 events read in total (3326ms).
[14:25:29.430] <TB2>     INFO: Test took 4389ms.
[14:25:29.438] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:29.438] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:25:29.438] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:25:29.813] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:25:29.814] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:25:29.814] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:25:29.817] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:29.817] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:25:29.817] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:29.818] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:25:30.169] <TB2>     INFO: Expecting 41600 events.
[14:25:33.146] <TB2>     INFO: 41600 events read in total (2262ms).
[14:25:33.146] <TB2>     INFO: Test took 3328ms.
[14:25:33.146] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:33.146] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:25:33.146] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:25:33.147] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:25:33.553] <TB2>     INFO: PixTestAlive::maskTest() done
[14:25:33.553] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:25:33.556] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:33.556] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:25:33.556] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:33.557] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:25:33.907] <TB2>     INFO: Expecting 41600 events.
[14:25:37.005] <TB2>     INFO: 41600 events read in total (3383ms).
[14:25:37.006] <TB2>     INFO: Test took 4449ms.
[14:25:38.014] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:38.014] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:25:38.014] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:25:38.389] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:25:38.389] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:25:38.389] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:25:38.389] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:25:38.397] <TB2>     INFO: ######################################################################
[14:25:38.397] <TB2>     INFO: PixTestTrim::doTest()
[14:25:38.397] <TB2>     INFO: ######################################################################
[14:25:38.400] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:38.400] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:25:38.400] <TB2>     INFO:    ----------------------------------------------------------------------
[14:25:38.477] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:25:38.478] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:25:38.501] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:38.501] <TB2>     INFO:     run 1 of 1
[14:25:38.501] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:38.843] <TB2>     INFO: Expecting 5025280 events.
[14:26:23.641] <TB2>     INFO: 1404352 events read in total (44083ms).
[14:27:07.554] <TB2>     INFO: 2791896 events read in total (87996ms).
[14:27:51.873] <TB2>     INFO: 4186584 events read in total (132315ms).
[14:28:19.089] <TB2>     INFO: 5025280 events read in total (159531ms).
[14:28:19.131] <TB2>     INFO: Test took 160630ms.
[14:28:19.192] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:19.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:20.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:22.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:23.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:24.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:26.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:27.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:29.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:30.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:31.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:33.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:34.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:35.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:37.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:38.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:40.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:41.569] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 193802240
[14:28:41.572] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4084 minThrLimit = 99.3986 minThrNLimit = 123.789 -> result = 99.4084 -> 99
[14:28:41.572] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7686 minThrLimit = 92.7266 minThrNLimit = 116.774 -> result = 92.7686 -> 92
[14:28:41.573] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9281 minThrLimit = 99.9223 minThrNLimit = 122.251 -> result = 99.9281 -> 99
[14:28:41.573] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9315 minThrLimit = 98.9301 minThrNLimit = 122.459 -> result = 98.9315 -> 98
[14:28:41.574] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4002 minThrLimit = 93.353 minThrNLimit = 116.659 -> result = 93.4002 -> 93
[14:28:41.574] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8648 minThrLimit = 90.8399 minThrNLimit = 109.135 -> result = 90.8648 -> 90
[14:28:41.574] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.534 minThrLimit = 104.516 minThrNLimit = 129.961 -> result = 104.534 -> 104
[14:28:41.575] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.03 minThrLimit = 100.017 minThrNLimit = 124.992 -> result = 100.03 -> 100
[14:28:41.575] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.734 minThrLimit = 103.67 minThrNLimit = 128.232 -> result = 103.734 -> 103
[14:28:41.575] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.3529 minThrLimit = 80.3494 minThrNLimit = 103.591 -> result = 80.3529 -> 80
[14:28:41.576] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3523 minThrLimit = 88.3389 minThrNLimit = 109.208 -> result = 88.3523 -> 88
[14:28:41.576] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5956 minThrLimit = 90.4971 minThrNLimit = 116.443 -> result = 90.5956 -> 90
[14:28:41.576] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.787 minThrLimit = 102.786 minThrNLimit = 130.588 -> result = 102.787 -> 102
[14:28:41.577] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0918 minThrLimit = 96.0693 minThrNLimit = 117.468 -> result = 96.0918 -> 96
[14:28:41.577] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.271 minThrLimit = 104.214 minThrNLimit = 134.318 -> result = 104.271 -> 104
[14:28:41.578] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6672 minThrLimit = 86.6401 minThrNLimit = 109.689 -> result = 86.6672 -> 86
[14:28:41.578] <TB2>     INFO: ROC 0 VthrComp = 99
[14:28:41.578] <TB2>     INFO: ROC 1 VthrComp = 92
[14:28:41.578] <TB2>     INFO: ROC 2 VthrComp = 99
[14:28:41.578] <TB2>     INFO: ROC 3 VthrComp = 98
[14:28:41.578] <TB2>     INFO: ROC 4 VthrComp = 93
[14:28:41.578] <TB2>     INFO: ROC 5 VthrComp = 90
[14:28:41.578] <TB2>     INFO: ROC 6 VthrComp = 104
[14:28:41.579] <TB2>     INFO: ROC 7 VthrComp = 100
[14:28:41.579] <TB2>     INFO: ROC 8 VthrComp = 103
[14:28:41.579] <TB2>     INFO: ROC 9 VthrComp = 80
[14:28:41.580] <TB2>     INFO: ROC 10 VthrComp = 88
[14:28:41.580] <TB2>     INFO: ROC 11 VthrComp = 90
[14:28:41.580] <TB2>     INFO: ROC 12 VthrComp = 102
[14:28:41.580] <TB2>     INFO: ROC 13 VthrComp = 96
[14:28:41.580] <TB2>     INFO: ROC 14 VthrComp = 104
[14:28:41.580] <TB2>     INFO: ROC 15 VthrComp = 86
[14:28:41.581] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:28:41.581] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:28:41.600] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:41.600] <TB2>     INFO:     run 1 of 1
[14:28:41.600] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:41.947] <TB2>     INFO: Expecting 5025280 events.
[14:29:17.685] <TB2>     INFO: 883480 events read in total (35023ms).
[14:29:52.805] <TB2>     INFO: 1765592 events read in total (70143ms).
[14:30:28.210] <TB2>     INFO: 2648008 events read in total (105548ms).
[14:31:03.348] <TB2>     INFO: 3522280 events read in total (140686ms).
[14:31:38.534] <TB2>     INFO: 4392624 events read in total (175872ms).
[14:32:04.714] <TB2>     INFO: 5025280 events read in total (202052ms).
[14:32:04.794] <TB2>     INFO: Test took 203194ms.
[14:32:04.980] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:05.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:06.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:08.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:10.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:11.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:13.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:15.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:17.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:18.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:20.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:22.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:23.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:25.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:27.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:28.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:30.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:31.876] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252710912
[14:32:31.879] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.5135 for pixel 0/12 mean/min/max = 43.826/31.7852/55.8667
[14:32:31.880] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.6149 for pixel 0/9 mean/min/max = 45.2159/33.7796/56.6523
[14:32:31.880] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9829 for pixel 11/69 mean/min/max = 44.092/32.1811/56.003
[14:32:31.880] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.6547 for pixel 2/2 mean/min/max = 44.668/32.6803/56.6558
[14:32:31.881] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.5126 for pixel 25/54 mean/min/max = 44.2274/33.8489/54.6059
[14:32:31.881] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.204 for pixel 51/44 mean/min/max = 46.9829/34.7526/59.2132
[14:32:31.881] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.603 for pixel 17/79 mean/min/max = 45.9041/34.1875/57.6208
[14:32:31.882] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.3346 for pixel 22/12 mean/min/max = 43.0585/31.3166/54.8004
[14:32:31.882] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.0109 for pixel 15/8 mean/min/max = 46.8981/32.7721/61.0241
[14:32:31.882] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.6181 for pixel 18/0 mean/min/max = 44.8784/32.8973/56.8596
[14:32:31.883] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6056 for pixel 22/9 mean/min/max = 45.5668/34.3192/56.8143
[14:32:31.883] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.1535 for pixel 0/66 mean/min/max = 44.9624/33.676/56.2487
[14:32:31.883] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.6893 for pixel 23/11 mean/min/max = 45.8748/32.9524/58.7971
[14:32:31.884] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4451 for pixel 22/4 mean/min/max = 43.9911/32.31/55.6722
[14:32:31.884] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.1751 for pixel 50/79 mean/min/max = 46.3435/34.4935/58.1936
[14:32:31.884] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0778 for pixel 0/31 mean/min/max = 44.8654/32.4674/57.2635
[14:32:31.884] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:32.016] <TB2>     INFO: Expecting 411648 events.
[14:32:39.559] <TB2>     INFO: 411648 events read in total (6828ms).
[14:32:39.564] <TB2>     INFO: Expecting 411648 events.
[14:32:47.083] <TB2>     INFO: 411648 events read in total (6847ms).
[14:32:47.092] <TB2>     INFO: Expecting 411648 events.
[14:32:54.639] <TB2>     INFO: 411648 events read in total (6881ms).
[14:32:54.649] <TB2>     INFO: Expecting 411648 events.
[14:33:02.223] <TB2>     INFO: 411648 events read in total (6911ms).
[14:33:02.237] <TB2>     INFO: Expecting 411648 events.
[14:33:09.787] <TB2>     INFO: 411648 events read in total (6893ms).
[14:33:09.802] <TB2>     INFO: Expecting 411648 events.
[14:33:17.324] <TB2>     INFO: 411648 events read in total (6864ms).
[14:33:17.341] <TB2>     INFO: Expecting 411648 events.
[14:33:24.856] <TB2>     INFO: 411648 events read in total (6848ms).
[14:33:24.876] <TB2>     INFO: Expecting 411648 events.
[14:33:32.526] <TB2>     INFO: 411648 events read in total (6993ms).
[14:33:32.548] <TB2>     INFO: Expecting 411648 events.
[14:33:40.178] <TB2>     INFO: 411648 events read in total (6981ms).
[14:33:40.204] <TB2>     INFO: Expecting 411648 events.
[14:33:47.795] <TB2>     INFO: 411648 events read in total (6947ms).
[14:33:47.823] <TB2>     INFO: Expecting 411648 events.
[14:33:55.407] <TB2>     INFO: 411648 events read in total (6941ms).
[14:33:55.436] <TB2>     INFO: Expecting 411648 events.
[14:34:02.987] <TB2>     INFO: 411648 events read in total (6908ms).
[14:34:03.018] <TB2>     INFO: Expecting 411648 events.
[14:34:10.598] <TB2>     INFO: 411648 events read in total (6937ms).
[14:34:10.632] <TB2>     INFO: Expecting 411648 events.
[14:34:18.237] <TB2>     INFO: 411648 events read in total (6967ms).
[14:34:18.274] <TB2>     INFO: Expecting 411648 events.
[14:34:25.824] <TB2>     INFO: 411648 events read in total (6916ms).
[14:34:25.864] <TB2>     INFO: Expecting 411648 events.
[14:34:33.473] <TB2>     INFO: 411648 events read in total (6977ms).
[14:34:33.515] <TB2>     INFO: Test took 121631ms.
[14:34:34.020] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4385 < 35 for itrim = 91; old thr = 34.4268 ... break
[14:34:34.052] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0784 < 35 for itrim = 105; old thr = 33.3753 ... break
[14:34:34.086] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5561 < 35 for itrim+1 = 92; old thr = 34.8156 ... break
[14:34:34.129] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6587 < 35 for itrim+1 = 104; old thr = 34.8122 ... break
[14:34:34.161] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0227 < 35 for itrim = 95; old thr = 33.1743 ... break
[14:34:34.183] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9049 < 35 for itrim+1 = 89; old thr = 34.536 ... break
[14:34:34.215] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6984 < 35 for itrim = 93; old thr = 33.6883 ... break
[14:34:34.253] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4227 < 35 for itrim+1 = 96; old thr = 34.8012 ... break
[14:34:34.286] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3644 < 35 for itrim+1 = 123; old thr = 34.6867 ... break
[14:34:34.326] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0911 < 35 for itrim = 101; old thr = 33.9173 ... break
[14:34:34.366] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4519 < 35 for itrim = 101; old thr = 34.428 ... break
[14:34:34.399] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1519 < 35 for itrim = 98; old thr = 34.8082 ... break
[14:34:34.437] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1459 < 35 for itrim = 104; old thr = 33.985 ... break
[14:34:34.475] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6976 < 35 for itrim = 103; old thr = 34.1345 ... break
[14:34:34.514] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.261 < 35 for itrim = 105; old thr = 34.1726 ... break
[14:34:34.545] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4445 < 35 for itrim = 95; old thr = 34.13 ... break
[14:34:34.622] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:34:34.632] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:34.632] <TB2>     INFO:     run 1 of 1
[14:34:34.632] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:34.975] <TB2>     INFO: Expecting 5025280 events.
[14:35:10.452] <TB2>     INFO: 868904 events read in total (34762ms).
[14:35:45.471] <TB2>     INFO: 1736568 events read in total (69781ms).
[14:36:20.655] <TB2>     INFO: 2604696 events read in total (104965ms).
[14:36:55.691] <TB2>     INFO: 3463208 events read in total (140001ms).
[14:37:30.653] <TB2>     INFO: 4317616 events read in total (174963ms).
[14:38:00.125] <TB2>     INFO: 5025280 events read in total (204435ms).
[14:38:00.214] <TB2>     INFO: Test took 205582ms.
[14:38:00.418] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:00.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:02.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:04.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:06.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:07.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:09.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:11.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:13.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:15.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:17.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:19.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:20.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:22.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:23.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:25.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:27.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:28.652] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241455104
[14:38:28.654] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.061981 .. 58.713035
[14:38:28.729] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:38:28.739] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:28.739] <TB2>     INFO:     run 1 of 1
[14:38:28.739] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:29.087] <TB2>     INFO: Expecting 2296320 events.
[14:39:08.754] <TB2>     INFO: 1093472 events read in total (38953ms).
[14:39:47.757] <TB2>     INFO: 2174592 events read in total (77957ms).
[14:39:52.526] <TB2>     INFO: 2296320 events read in total (82726ms).
[14:39:52.554] <TB2>     INFO: Test took 83816ms.
[14:39:52.615] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:52.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:53.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:54.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:55.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:57.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:58.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:59.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:00.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:01.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:02.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:03.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:04.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:05.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:06.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:07.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:08.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:09.949] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272113664
[14:40:10.028] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.557210 .. 50.404684
[14:40:10.104] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:40:10.114] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:10.114] <TB2>     INFO:     run 1 of 1
[14:40:10.114] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:10.456] <TB2>     INFO: Expecting 1797120 events.
[14:40:50.754] <TB2>     INFO: 1097664 events read in total (39583ms).
[14:41:15.900] <TB2>     INFO: 1797120 events read in total (64729ms).
[14:41:15.921] <TB2>     INFO: Test took 65808ms.
[14:41:15.962] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:16.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:17.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:18.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:19.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:20.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:21.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:22.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:23.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:24.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:25.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:26.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:27.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:28.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:29.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:30.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:31.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:33.030] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231403520
[14:41:33.115] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.905540 .. 48.838979
[14:41:33.192] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:41:33.203] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:33.203] <TB2>     INFO:     run 1 of 1
[14:41:33.203] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:33.551] <TB2>     INFO: Expecting 1597440 events.
[14:42:13.133] <TB2>     INFO: 1083256 events read in total (38867ms).
[14:42:31.541] <TB2>     INFO: 1597440 events read in total (57275ms).
[14:42:31.561] <TB2>     INFO: Test took 58358ms.
[14:42:31.602] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:31.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:32.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:33.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:34.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:35.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:36.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:37.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:39.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:40.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:41.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:42.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:43.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:44.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:45.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:46.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:47.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:48.431] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282058752
[14:42:48.512] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.203562 .. 45.095722
[14:42:48.587] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:42:48.597] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:48.597] <TB2>     INFO:     run 1 of 1
[14:42:48.597] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:48.943] <TB2>     INFO: Expecting 1364480 events.
[14:43:28.738] <TB2>     INFO: 1077368 events read in total (39080ms).
[14:43:39.577] <TB2>     INFO: 1364480 events read in total (49919ms).
[14:43:39.590] <TB2>     INFO: Test took 50993ms.
[14:43:39.629] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:39.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:40.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:41.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:42.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:43.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:44.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:45.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:46.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:47.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:48.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:49.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:50.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:51.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:52.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:53.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:54.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:55.872] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231403520
[14:43:55.955] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:43:55.955] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:43:55.965] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:55.965] <TB2>     INFO:     run 1 of 1
[14:43:55.965] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:56.308] <TB2>     INFO: Expecting 1364480 events.
[14:44:37.682] <TB2>     INFO: 1075576 events read in total (40660ms).
[14:44:48.359] <TB2>     INFO: 1364480 events read in total (51338ms).
[14:44:48.372] <TB2>     INFO: Test took 52408ms.
[14:44:48.405] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:48.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:49.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:50.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:51.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:52.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:53.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:54.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:55.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:56.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:57.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:58.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:59.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:00.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:01.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:02.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:03.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:04.737] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251326464
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C0.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C1.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C2.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C3.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C4.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C5.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C6.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C7.dat
[14:45:04.773] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C8.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C9.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C10.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C11.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C12.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C13.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C14.dat
[14:45:04.774] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C15.dat
[14:45:04.774] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C0.dat
[14:45:04.781] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C1.dat
[14:45:04.789] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C2.dat
[14:45:04.796] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C3.dat
[14:45:04.803] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C4.dat
[14:45:04.810] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C5.dat
[14:45:04.817] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C6.dat
[14:45:04.824] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C7.dat
[14:45:04.831] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C8.dat
[14:45:04.838] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C9.dat
[14:45:04.845] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C10.dat
[14:45:04.852] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C11.dat
[14:45:04.859] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C12.dat
[14:45:04.866] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C13.dat
[14:45:04.873] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C14.dat
[14:45:04.880] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//trimParameters35_C15.dat
[14:45:04.888] <TB2>     INFO: PixTestTrim::trimTest() done
[14:45:04.888] <TB2>     INFO: vtrim:      91 105  92 104  95  89  93  96 123 101 101  98 104 103 105  95 
[14:45:04.888] <TB2>     INFO: vthrcomp:   99  92  99  98  93  90 104 100 103  80  88  90 102  96 104  86 
[14:45:04.888] <TB2>     INFO: vcal mean:  34.94  35.00  34.95  34.98  34.93  34.96  35.02  34.92  35.00  34.97  34.99  35.01  34.99  34.96  35.01  34.96 
[14:45:04.888] <TB2>     INFO: vcal RMS:    0.86   0.83   0.87   0.88   0.82   0.89   0.80   0.83   0.91   0.83   0.78   0.78   0.80   0.87   0.80   0.81 
[14:45:04.888] <TB2>     INFO: bits mean:  10.23   9.48  10.18  10.08  10.17   8.58   8.70  10.35   9.49   9.92   9.28   9.36   9.12  10.11   8.73   9.56 
[14:45:04.888] <TB2>     INFO: bits RMS:    2.57   2.54   2.51   2.48   2.24   2.65   2.74   2.56   2.53   2.53   2.54   2.59   2.80   2.51   2.62   2.72 
[14:45:04.898] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:04.898] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[14:45:04.898] <TB2>     INFO:    ----------------------------------------------------------------------
[14:45:04.901] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:45:04.901] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:45:04.914] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:45:04.914] <TB2>     INFO:     run 1 of 1
[14:45:04.914] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:05.256] <TB2>     INFO: Expecting 8320000 events.
[14:45:43.192] <TB2>     INFO: 1157990 events read in total (37221ms).
[14:46:20.705] <TB2>     INFO: 2304700 events read in total (74734ms).
[14:46:58.140] <TB2>     INFO: 3445840 events read in total (112169ms).
[14:47:35.131] <TB2>     INFO: 4578970 events read in total (149160ms).
[14:48:10.982] <TB2>     INFO: 5701340 events read in total (185011ms).
[14:48:47.391] <TB2>     INFO: 6821220 events read in total (221420ms).
[14:49:24.086] <TB2>     INFO: 7941340 events read in total (258115ms).
[14:49:36.631] <TB2>     INFO: 8320000 events read in total (270660ms).
[14:49:36.695] <TB2>     INFO: Test took 271781ms.
[14:49:36.847] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:37.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:38.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:40.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:42.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:44.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:45.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:47.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:49.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:51.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:52.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:54.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:56.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:57.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:59.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:01.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:03.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:04.964] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255082496
[14:50:04.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:50:05.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:50:05.042] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:50:05.054] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:50:05.054] <TB2>     INFO:     run 1 of 1
[14:50:05.054] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:05.397] <TB2>     INFO: Expecting 7196800 events.
[14:50:44.087] <TB2>     INFO: 1195710 events read in total (37975ms).
[14:51:21.589] <TB2>     INFO: 2378060 events read in total (75477ms).
[14:51:59.158] <TB2>     INFO: 3553160 events read in total (113046ms).
[14:52:36.626] <TB2>     INFO: 4711770 events read in total (150514ms).
[14:53:13.849] <TB2>     INFO: 5864700 events read in total (187737ms).
[14:53:51.238] <TB2>     INFO: 7018170 events read in total (225126ms).
[14:53:57.224] <TB2>     INFO: 7196800 events read in total (231112ms).
[14:53:57.278] <TB2>     INFO: Test took 232225ms.
[14:53:57.390] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:57.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:59.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:00.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:02.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:03.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:05.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:07.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:08.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:10.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:11.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:13.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:15.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:16.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:18.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:20.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:21.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:23.256] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275546112
[14:54:23.257] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:54:23.335] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:54:23.335] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:54:23.345] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:54:23.346] <TB2>     INFO:     run 1 of 1
[14:54:23.346] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:23.689] <TB2>     INFO: Expecting 6656000 events.
[14:55:02.859] <TB2>     INFO: 1252690 events read in total (38455ms).
[14:55:40.275] <TB2>     INFO: 2489580 events read in total (75871ms).
[14:56:18.784] <TB2>     INFO: 3713280 events read in total (114381ms).
[14:56:56.987] <TB2>     INFO: 4919360 events read in total (152583ms).
[14:57:35.055] <TB2>     INFO: 6123110 events read in total (190651ms).
[14:57:51.719] <TB2>     INFO: 6656000 events read in total (207315ms).
[14:57:51.764] <TB2>     INFO: Test took 208418ms.
[14:57:51.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:51.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:53.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:55.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:56.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:58.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:59.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:01.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:02.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:04.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:05.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:07.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:08.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:10.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:11.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:13.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:14.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:16.284] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261632000
[14:58:16.284] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:58:16.363] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:58:16.363] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:58:16.374] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:58:16.374] <TB2>     INFO:     run 1 of 1
[14:58:16.374] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:16.742] <TB2>     INFO: Expecting 6697600 events.
[14:58:56.281] <TB2>     INFO: 1247240 events read in total (38821ms).
[14:59:34.742] <TB2>     INFO: 2478970 events read in total (77282ms).
[15:00:14.190] <TB2>     INFO: 3697430 events read in total (116731ms).
[15:00:51.828] <TB2>     INFO: 4899140 events read in total (154368ms).
[15:01:29.878] <TB2>     INFO: 6098400 events read in total (192418ms).
[15:01:48.898] <TB2>     INFO: 6697600 events read in total (211438ms).
[15:01:48.949] <TB2>     INFO: Test took 212575ms.
[15:01:49.041] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:49.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:50.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:52.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:54.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:55.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:57.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:58.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:00.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:01.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:03.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:05.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:06.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:08.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:09.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:11.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:13.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:14.713] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283676672
[15:02:14.714] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:02:14.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:02:14.790] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[15:02:14.801] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[15:02:14.801] <TB2>     INFO:     run 1 of 1
[15:02:14.801] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:15.142] <TB2>     INFO: Expecting 6739200 events.
[15:02:54.830] <TB2>     INFO: 1242240 events read in total (38973ms).
[15:03:33.350] <TB2>     INFO: 2468690 events read in total (77493ms).
[15:04:11.548] <TB2>     INFO: 3683010 events read in total (115692ms).
[15:04:49.681] <TB2>     INFO: 4880230 events read in total (153824ms).
[15:05:28.160] <TB2>     INFO: 6074760 events read in total (192304ms).
[15:05:49.330] <TB2>     INFO: 6739200 events read in total (213473ms).
[15:05:49.375] <TB2>     INFO: Test took 214574ms.
[15:05:49.463] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:49.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:51.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:52.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:54.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:55.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:57.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:58.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:00.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:01.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:03.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:04.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:06.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:08.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:09.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:11.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:12.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:14.202] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262381568
[15:06:14.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.64816, thr difference RMS: 2.02534
[15:06:14.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.54058, thr difference RMS: 1.42322
[15:06:14.203] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.64996, thr difference RMS: 1.60753
[15:06:14.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.25986, thr difference RMS: 1.70548
[15:06:14.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.29319, thr difference RMS: 1.41281
[15:06:14.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.0091, thr difference RMS: 1.45021
[15:06:14.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.6738, thr difference RMS: 1.26785
[15:06:14.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.09228, thr difference RMS: 1.42068
[15:06:14.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.909, thr difference RMS: 0.949891
[15:06:14.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.03573, thr difference RMS: 0.902566
[15:06:14.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.14054, thr difference RMS: 1.22812
[15:06:14.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.85917, thr difference RMS: 1.06393
[15:06:14.205] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1304, thr difference RMS: 1.56784
[15:06:14.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.92935, thr difference RMS: 1.47405
[15:06:14.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.6452, thr difference RMS: 1.1756
[15:06:14.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.23452, thr difference RMS: 1.10179
[15:06:14.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.76741, thr difference RMS: 2.01392
[15:06:14.206] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.49943, thr difference RMS: 1.44026
[15:06:14.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.7423, thr difference RMS: 1.60675
[15:06:14.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.34978, thr difference RMS: 1.70594
[15:06:14.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.42453, thr difference RMS: 1.4031
[15:06:14.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.0815, thr difference RMS: 1.45916
[15:06:14.207] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.7672, thr difference RMS: 1.25724
[15:06:14.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.07661, thr difference RMS: 1.41766
[15:06:14.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.7635, thr difference RMS: 0.949737
[15:06:14.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.04158, thr difference RMS: 0.890296
[15:06:14.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.10102, thr difference RMS: 1.2174
[15:06:14.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.91205, thr difference RMS: 1.07732
[15:06:14.208] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.1763, thr difference RMS: 1.54443
[15:06:14.209] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.9202, thr difference RMS: 1.47127
[15:06:14.209] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.6782, thr difference RMS: 1.16166
[15:06:14.209] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.25892, thr difference RMS: 1.08692
[15:06:14.209] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.93144, thr difference RMS: 1.99044
[15:06:14.209] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.53972, thr difference RMS: 1.43577
[15:06:14.210] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.82213, thr difference RMS: 1.5946
[15:06:14.210] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.49277, thr difference RMS: 1.6835
[15:06:14.210] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.63041, thr difference RMS: 1.39966
[15:06:14.210] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.34922, thr difference RMS: 1.45656
[15:06:14.210] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.9126, thr difference RMS: 1.26309
[15:06:14.211] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.16868, thr difference RMS: 1.4251
[15:06:14.211] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.8066, thr difference RMS: 0.940831
[15:06:14.211] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.14289, thr difference RMS: 0.882433
[15:06:14.211] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.09332, thr difference RMS: 1.20821
[15:06:14.211] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.0383, thr difference RMS: 1.05187
[15:06:14.212] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.2655, thr difference RMS: 1.57184
[15:06:14.212] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.92784, thr difference RMS: 1.45638
[15:06:14.212] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.837, thr difference RMS: 1.17478
[15:06:14.212] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.3677, thr difference RMS: 1.08294
[15:06:14.212] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0092, thr difference RMS: 1.97565
[15:06:14.212] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.61764, thr difference RMS: 1.42188
[15:06:14.213] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.92171, thr difference RMS: 1.58597
[15:06:14.213] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.55271, thr difference RMS: 1.69103
[15:06:14.213] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.82177, thr difference RMS: 1.36997
[15:06:14.213] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.41517, thr difference RMS: 1.44061
[15:06:14.213] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.0585, thr difference RMS: 1.27892
[15:06:14.214] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.15927, thr difference RMS: 1.41752
[15:06:14.214] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.8634, thr difference RMS: 0.923895
[15:06:14.214] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.18203, thr difference RMS: 0.880987
[15:06:14.214] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.0948, thr difference RMS: 1.19532
[15:06:14.214] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.0972, thr difference RMS: 1.05564
[15:06:14.215] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1968, thr difference RMS: 1.56466
[15:06:14.215] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.04506, thr difference RMS: 1.45651
[15:06:14.215] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.9186, thr difference RMS: 1.17336
[15:06:14.215] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.5223, thr difference RMS: 1.07938
[15:06:14.317] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:06:14.319] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2435 seconds
[15:06:14.319] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:06:15.028] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:06:15.028] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:06:15.031] <TB2>     INFO: ######################################################################
[15:06:15.031] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:06:15.031] <TB2>     INFO: ######################################################################
[15:06:15.031] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:15.031] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:06:15.031] <TB2>     INFO:    ----------------------------------------------------------------------
[15:06:15.031] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:06:15.042] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:06:15.043] <TB2>     INFO:     run 1 of 1
[15:06:15.043] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:15.384] <TB2>     INFO: Expecting 59072000 events.
[15:06:43.510] <TB2>     INFO: 1072600 events read in total (27411ms).
[15:07:11.719] <TB2>     INFO: 2140800 events read in total (55620ms).
[15:07:39.828] <TB2>     INFO: 3209000 events read in total (83729ms).
[15:08:07.925] <TB2>     INFO: 4281000 events read in total (111826ms).
[15:08:36.144] <TB2>     INFO: 5349800 events read in total (140045ms).
[15:09:04.364] <TB2>     INFO: 6418200 events read in total (168265ms).
[15:09:32.433] <TB2>     INFO: 7490600 events read in total (196334ms).
[15:10:01.461] <TB2>     INFO: 8558800 events read in total (225362ms).
[15:10:29.029] <TB2>     INFO: 9627000 events read in total (252930ms).
[15:10:57.149] <TB2>     INFO: 10698200 events read in total (281050ms).
[15:11:25.143] <TB2>     INFO: 11767400 events read in total (309044ms).
[15:11:53.170] <TB2>     INFO: 12835800 events read in total (337071ms).
[15:12:21.229] <TB2>     INFO: 13906200 events read in total (365130ms).
[15:12:49.291] <TB2>     INFO: 14975800 events read in total (393192ms).
[15:13:17.327] <TB2>     INFO: 16044200 events read in total (421228ms).
[15:13:45.430] <TB2>     INFO: 17114800 events read in total (449331ms).
[15:14:13.561] <TB2>     INFO: 18185200 events read in total (477462ms).
[15:14:42.675] <TB2>     INFO: 19253800 events read in total (506576ms).
[15:15:11.639] <TB2>     INFO: 20325400 events read in total (535540ms).
[15:15:39.924] <TB2>     INFO: 21395000 events read in total (563825ms).
[15:16:08.063] <TB2>     INFO: 22463200 events read in total (591964ms).
[15:16:36.501] <TB2>     INFO: 23533600 events read in total (620402ms).
[15:17:05.130] <TB2>     INFO: 24603800 events read in total (649031ms).
[15:17:33.710] <TB2>     INFO: 25671800 events read in total (677611ms).
[15:18:01.966] <TB2>     INFO: 26742600 events read in total (705867ms).
[15:18:30.307] <TB2>     INFO: 27812800 events read in total (734208ms).
[15:18:58.713] <TB2>     INFO: 28881600 events read in total (762614ms).
[15:19:27.254] <TB2>     INFO: 29953800 events read in total (791155ms).
[15:19:54.862] <TB2>     INFO: 31022600 events read in total (818763ms).
[15:20:23.189] <TB2>     INFO: 32091400 events read in total (847090ms).
[15:20:51.483] <TB2>     INFO: 33163200 events read in total (875384ms).
[15:21:19.840] <TB2>     INFO: 34231600 events read in total (903741ms).
[15:21:48.283] <TB2>     INFO: 35299600 events read in total (932184ms).
[15:22:16.592] <TB2>     INFO: 36369000 events read in total (960493ms).
[15:22:44.835] <TB2>     INFO: 37439400 events read in total (988736ms).
[15:23:12.003] <TB2>     INFO: 38507400 events read in total (1016904ms).
[15:23:41.224] <TB2>     INFO: 39575000 events read in total (1045125ms).
[15:24:09.518] <TB2>     INFO: 40647000 events read in total (1073419ms).
[15:24:37.760] <TB2>     INFO: 41715600 events read in total (1101661ms).
[15:25:06.066] <TB2>     INFO: 42784000 events read in total (1129967ms).
[15:25:34.384] <TB2>     INFO: 43854200 events read in total (1158285ms).
[15:26:02.574] <TB2>     INFO: 44923400 events read in total (1186475ms).
[15:26:30.783] <TB2>     INFO: 45991800 events read in total (1214684ms).
[15:26:58.933] <TB2>     INFO: 47060800 events read in total (1242834ms).
[15:27:27.291] <TB2>     INFO: 48131600 events read in total (1271192ms).
[15:27:55.592] <TB2>     INFO: 49199400 events read in total (1299493ms).
[15:28:23.811] <TB2>     INFO: 50266800 events read in total (1327712ms).
[15:28:52.107] <TB2>     INFO: 51337200 events read in total (1356008ms).
[15:29:20.471] <TB2>     INFO: 52406600 events read in total (1384372ms).
[15:29:48.757] <TB2>     INFO: 53474400 events read in total (1412658ms).
[15:30:17.056] <TB2>     INFO: 54542200 events read in total (1440957ms).
[15:30:45.411] <TB2>     INFO: 55612800 events read in total (1469312ms).
[15:31:13.584] <TB2>     INFO: 56681000 events read in total (1497485ms).
[15:31:41.979] <TB2>     INFO: 57748600 events read in total (1525880ms).
[15:32:10.246] <TB2>     INFO: 58817800 events read in total (1554147ms).
[15:32:17.319] <TB2>     INFO: 59072000 events read in total (1561220ms).
[15:32:17.339] <TB2>     INFO: Test took 1562296ms.
[15:32:17.398] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:17.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:17.518] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:18.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:18.705] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:19.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:19.869] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:21.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:21.018] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:22.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:22.189] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:23.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:23.353] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:24.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:24.522] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:25.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:25.686] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:26.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:26.841] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:28.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:28.010] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:29.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:29.185] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:30.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:30.339] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:31.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:31.513] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:32.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:32.675] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:33.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:33.854] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:35.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:35.048] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:32:36.236] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497827840
[15:32:36.268] <TB2>     INFO: PixTestScurves::scurves() done 
[15:32:36.268] <TB2>     INFO: Vcal mean:  34.95  35.08  35.08  35.10  35.07  35.09  35.11  35.00  35.09  35.12  35.04  35.08  35.05  35.07  35.11  35.00 
[15:32:36.268] <TB2>     INFO: Vcal RMS:    0.72   0.69   0.74   0.76   0.69   0.75   0.66   0.71   0.81   0.72   0.65   0.66   0.68   0.74   0.66   0.69 
[15:32:36.269] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:32:36.350] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:32:36.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:32:36.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:32:36.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:32:36.350] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:32:36.350] <TB2>     INFO: ######################################################################
[15:32:36.350] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:32:36.350] <TB2>     INFO: ######################################################################
[15:32:36.353] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:32:36.703] <TB2>     INFO: Expecting 41600 events.
[15:32:40.842] <TB2>     INFO: 41600 events read in total (3410ms).
[15:32:40.842] <TB2>     INFO: Test took 4489ms.
[15:32:40.850] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:40.850] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:32:40.850] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:32:40.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:32:40.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:32:40.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:32:40.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:32:41.196] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:32:41.545] <TB2>     INFO: Expecting 41600 events.
[15:32:45.656] <TB2>     INFO: 41600 events read in total (3396ms).
[15:32:45.657] <TB2>     INFO: Test took 4461ms.
[15:32:45.665] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:45.665] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:32:45.665] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:32:45.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.021
[15:32:45.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:32:45.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.21
[15:32:45.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 178
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.661
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 155.827
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.549
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.271
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.618
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.875
[15:32:45.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.717
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.974
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 183
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.545
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,5] phvalue 171
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.175
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 172
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.136
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.279
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 184
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.328
[15:32:45.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:32:45.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.946
[15:32:45.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[15:32:45.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:32:45.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:32:45.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:32:45.762] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:32:46.103] <TB2>     INFO: Expecting 41600 events.
[15:32:50.220] <TB2>     INFO: 41600 events read in total (3402ms).
[15:32:50.220] <TB2>     INFO: Test took 4458ms.
[15:32:50.228] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:50.228] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:32:50.228] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:32:50.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 3
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9383
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 68
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0828
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,30] phvalue 75
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.544
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.1058
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 50
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0639
[15:32:50.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 79
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8548
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 72
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.122
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2452
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 61
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.024
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 79
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7598
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 81
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2187
[15:32:50.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.8742
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 54
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.6538
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 61
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4901
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 77
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.5339
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 56
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9979
[15:32:50.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 64
[15:32:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[15:32:50.647] <TB2>     INFO: Expecting 2560 events.
[15:32:51.606] <TB2>     INFO: 2560 events read in total (244ms).
[15:32:51.606] <TB2>     INFO: Test took 1369ms.
[15:32:51.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:51.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 30, 1 1
[15:32:52.114] <TB2>     INFO: Expecting 2560 events.
[15:32:53.071] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:53.072] <TB2>     INFO: Test took 1465ms.
[15:32:53.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:53.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[15:32:53.579] <TB2>     INFO: Expecting 2560 events.
[15:32:54.535] <TB2>     INFO: 2560 events read in total (241ms).
[15:32:54.535] <TB2>     INFO: Test took 1463ms.
[15:32:54.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:54.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 3 3
[15:32:55.043] <TB2>     INFO: Expecting 2560 events.
[15:32:55.000] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:55.001] <TB2>     INFO: Test took 1466ms.
[15:32:55.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:55.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 4 4
[15:32:56.508] <TB2>     INFO: Expecting 2560 events.
[15:32:57.466] <TB2>     INFO: 2560 events read in total (243ms).
[15:32:57.467] <TB2>     INFO: Test took 1466ms.
[15:32:57.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:57.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 5 5
[15:32:57.974] <TB2>     INFO: Expecting 2560 events.
[15:32:58.931] <TB2>     INFO: 2560 events read in total (242ms).
[15:32:58.931] <TB2>     INFO: Test took 1464ms.
[15:32:58.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:32:58.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:32:59.439] <TB2>     INFO: Expecting 2560 events.
[15:33:00.396] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:00.397] <TB2>     INFO: Test took 1465ms.
[15:33:00.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:00.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 7 7
[15:33:00.923] <TB2>     INFO: Expecting 2560 events.
[15:33:01.880] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:01.881] <TB2>     INFO: Test took 1484ms.
[15:33:01.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:01.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 8 8
[15:33:02.388] <TB2>     INFO: Expecting 2560 events.
[15:33:03.344] <TB2>     INFO: 2560 events read in total (241ms).
[15:33:03.344] <TB2>     INFO: Test took 1463ms.
[15:33:03.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:03.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 9 9
[15:33:03.852] <TB2>     INFO: Expecting 2560 events.
[15:33:04.810] <TB2>     INFO: 2560 events read in total (243ms).
[15:33:04.810] <TB2>     INFO: Test took 1465ms.
[15:33:04.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:04.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:33:05.318] <TB2>     INFO: Expecting 2560 events.
[15:33:06.275] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:06.275] <TB2>     INFO: Test took 1464ms.
[15:33:06.275] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:06.275] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 11 11
[15:33:06.782] <TB2>     INFO: Expecting 2560 events.
[15:33:07.739] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:07.740] <TB2>     INFO: Test took 1465ms.
[15:33:07.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:07.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[15:33:08.248] <TB2>     INFO: Expecting 2560 events.
[15:33:09.205] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:09.206] <TB2>     INFO: Test took 1466ms.
[15:33:09.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:09.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[15:33:09.713] <TB2>     INFO: Expecting 2560 events.
[15:33:10.670] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:10.670] <TB2>     INFO: Test took 1463ms.
[15:33:10.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:10.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 14 14
[15:33:11.178] <TB2>     INFO: Expecting 2560 events.
[15:33:12.136] <TB2>     INFO: 2560 events read in total (243ms).
[15:33:12.136] <TB2>     INFO: Test took 1465ms.
[15:33:12.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:12.136] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[15:33:12.643] <TB2>     INFO: Expecting 2560 events.
[15:33:13.600] <TB2>     INFO: 2560 events read in total (242ms).
[15:33:13.601] <TB2>     INFO: Test took 1465ms.
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC9
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:33:13.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:33:13.604] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:14.110] <TB2>     INFO: Expecting 655360 events.
[15:33:25.803] <TB2>     INFO: 655360 events read in total (10978ms).
[15:33:25.814] <TB2>     INFO: Expecting 655360 events.
[15:33:37.539] <TB2>     INFO: 655360 events read in total (11155ms).
[15:33:37.554] <TB2>     INFO: Expecting 655360 events.
[15:33:49.050] <TB2>     INFO: 655360 events read in total (10928ms).
[15:33:49.071] <TB2>     INFO: Expecting 655360 events.
[15:34:00.692] <TB2>     INFO: 655360 events read in total (11059ms).
[15:34:00.719] <TB2>     INFO: Expecting 655360 events.
[15:34:12.242] <TB2>     INFO: 655360 events read in total (10975ms).
[15:34:12.270] <TB2>     INFO: Expecting 655360 events.
[15:34:23.824] <TB2>     INFO: 655360 events read in total (11001ms).
[15:34:23.857] <TB2>     INFO: Expecting 655360 events.
[15:34:35.496] <TB2>     INFO: 655360 events read in total (11097ms).
[15:34:35.538] <TB2>     INFO: Expecting 655360 events.
[15:34:47.024] <TB2>     INFO: 655360 events read in total (10945ms).
[15:34:47.066] <TB2>     INFO: Expecting 655360 events.
[15:34:58.730] <TB2>     INFO: 655360 events read in total (11126ms).
[15:34:58.775] <TB2>     INFO: Expecting 655360 events.
[15:35:10.347] <TB2>     INFO: 655360 events read in total (11042ms).
[15:35:10.398] <TB2>     INFO: Expecting 655360 events.
[15:35:21.930] <TB2>     INFO: 655360 events read in total (11001ms).
[15:35:21.985] <TB2>     INFO: Expecting 655360 events.
[15:35:33.613] <TB2>     INFO: 655360 events read in total (11101ms).
[15:35:33.681] <TB2>     INFO: Expecting 655360 events.
[15:35:45.187] <TB2>     INFO: 655360 events read in total (10980ms).
[15:35:45.253] <TB2>     INFO: Expecting 655360 events.
[15:35:56.914] <TB2>     INFO: 655360 events read in total (11134ms).
[15:35:56.981] <TB2>     INFO: Expecting 655360 events.
[15:36:08.522] <TB2>     INFO: 655360 events read in total (11014ms).
[15:36:08.591] <TB2>     INFO: Expecting 655360 events.
[15:36:20.214] <TB2>     INFO: 655360 events read in total (11096ms).
[15:36:20.291] <TB2>     INFO: Test took 186687ms.
[15:36:20.384] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:36:20.691] <TB2>     INFO: Expecting 655360 events.
[15:36:32.380] <TB2>     INFO: 655360 events read in total (10974ms).
[15:36:32.391] <TB2>     INFO: Expecting 655360 events.
[15:36:43.908] <TB2>     INFO: 655360 events read in total (10943ms).
[15:36:43.925] <TB2>     INFO: Expecting 655360 events.
[15:36:55.598] <TB2>     INFO: 655360 events read in total (11116ms).
[15:36:55.617] <TB2>     INFO: Expecting 655360 events.
[15:37:07.102] <TB2>     INFO: 655360 events read in total (10926ms).
[15:37:07.127] <TB2>     INFO: Expecting 655360 events.
[15:37:18.763] <TB2>     INFO: 655360 events read in total (11078ms).
[15:37:18.793] <TB2>     INFO: Expecting 655360 events.
[15:37:30.291] <TB2>     INFO: 655360 events read in total (10953ms).
[15:37:30.328] <TB2>     INFO: Expecting 655360 events.
[15:37:41.794] <TB2>     INFO: 655360 events read in total (10920ms).
[15:37:41.831] <TB2>     INFO: Expecting 655360 events.
[15:37:53.392] <TB2>     INFO: 655360 events read in total (11016ms).
[15:37:53.433] <TB2>     INFO: Expecting 655360 events.
[15:38:05.015] <TB2>     INFO: 655360 events read in total (11041ms).
[15:38:05.060] <TB2>     INFO: Expecting 655360 events.
[15:38:16.703] <TB2>     INFO: 655360 events read in total (11107ms).
[15:38:16.754] <TB2>     INFO: Expecting 655360 events.
[15:38:28.258] <TB2>     INFO: 655360 events read in total (10970ms).
[15:38:28.312] <TB2>     INFO: Expecting 655360 events.
[15:38:39.775] <TB2>     INFO: 655360 events read in total (10935ms).
[15:38:39.839] <TB2>     INFO: Expecting 655360 events.
[15:38:51.351] <TB2>     INFO: 655360 events read in total (10985ms).
[15:38:51.414] <TB2>     INFO: Expecting 655360 events.
[15:39:02.947] <TB2>     INFO: 655360 events read in total (11006ms).
[15:39:03.014] <TB2>     INFO: Expecting 655360 events.
[15:39:14.672] <TB2>     INFO: 655360 events read in total (11132ms).
[15:39:14.743] <TB2>     INFO: Expecting 655360 events.
[15:39:26.323] <TB2>     INFO: 655360 events read in total (11054ms).
[15:39:26.404] <TB2>     INFO: Test took 186020ms.
[15:39:26.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:39:26.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:39:26.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:39:26.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:39:26.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:39:26.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:39:26.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:39:26.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.588] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:39:26.588] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.588] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:39:26.588] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:39:26.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:39:26.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:39:26.589] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:39:26.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:39:26.590] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:39:26.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:39:26.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:39:26.591] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.598] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:39:26.605] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:39:26.612] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:39:26.619] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:39:26.627] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:39:26.634] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.641] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:39:26.647] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.654] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.661] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.668] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.675] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.682] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.689] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.696] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.702] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.709] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:39:26.716] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:39:26.723] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:39:26.730] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:39:26.737] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:39:26.744] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:39:26.750] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.757] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.764] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.771] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.778] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:39:26.785] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C0.dat
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C1.dat
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C2.dat
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C3.dat
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C4.dat
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C5.dat
[15:39:26.821] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C6.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C7.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C8.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C9.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C10.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C11.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C12.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C13.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C14.dat
[15:39:26.822] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//dacParameters35_C15.dat
[15:39:27.169] <TB2>     INFO: Expecting 41600 events.
[15:39:30.995] <TB2>     INFO: 41600 events read in total (3111ms).
[15:39:30.996] <TB2>     INFO: Test took 4169ms.
[15:39:31.650] <TB2>     INFO: Expecting 41600 events.
[15:39:35.463] <TB2>     INFO: 41600 events read in total (3098ms).
[15:39:35.464] <TB2>     INFO: Test took 4165ms.
[15:39:36.125] <TB2>     INFO: Expecting 41600 events.
[15:39:39.976] <TB2>     INFO: 41600 events read in total (3137ms).
[15:39:39.977] <TB2>     INFO: Test took 4206ms.
[15:39:40.283] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:40.415] <TB2>     INFO: Expecting 2560 events.
[15:39:41.372] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:41.372] <TB2>     INFO: Test took 1089ms.
[15:39:41.374] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:41.881] <TB2>     INFO: Expecting 2560 events.
[15:39:42.838] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:42.839] <TB2>     INFO: Test took 1465ms.
[15:39:42.840] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:43.347] <TB2>     INFO: Expecting 2560 events.
[15:39:44.305] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:44.306] <TB2>     INFO: Test took 1466ms.
[15:39:44.308] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:44.814] <TB2>     INFO: Expecting 2560 events.
[15:39:45.772] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:45.772] <TB2>     INFO: Test took 1464ms.
[15:39:45.774] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:46.287] <TB2>     INFO: Expecting 2560 events.
[15:39:47.245] <TB2>     INFO: 2560 events read in total (244ms).
[15:39:47.245] <TB2>     INFO: Test took 1471ms.
[15:39:47.247] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:47.754] <TB2>     INFO: Expecting 2560 events.
[15:39:48.712] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:48.712] <TB2>     INFO: Test took 1465ms.
[15:39:48.714] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:49.220] <TB2>     INFO: Expecting 2560 events.
[15:39:50.178] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:50.179] <TB2>     INFO: Test took 1465ms.
[15:39:50.180] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:50.687] <TB2>     INFO: Expecting 2560 events.
[15:39:51.645] <TB2>     INFO: 2560 events read in total (243ms).
[15:39:51.645] <TB2>     INFO: Test took 1465ms.
[15:39:51.647] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:52.153] <TB2>     INFO: Expecting 2560 events.
[15:39:53.113] <TB2>     INFO: 2560 events read in total (245ms).
[15:39:53.113] <TB2>     INFO: Test took 1466ms.
[15:39:53.115] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:53.621] <TB2>     INFO: Expecting 2560 events.
[15:39:54.578] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:54.578] <TB2>     INFO: Test took 1463ms.
[15:39:54.581] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:55.087] <TB2>     INFO: Expecting 2560 events.
[15:39:56.044] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:56.044] <TB2>     INFO: Test took 1463ms.
[15:39:56.046] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:56.553] <TB2>     INFO: Expecting 2560 events.
[15:39:57.510] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:57.511] <TB2>     INFO: Test took 1465ms.
[15:39:57.512] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:58.019] <TB2>     INFO: Expecting 2560 events.
[15:39:58.976] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:58.977] <TB2>     INFO: Test took 1465ms.
[15:39:58.979] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:59.485] <TB2>     INFO: Expecting 2560 events.
[15:40:00.442] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:00.443] <TB2>     INFO: Test took 1464ms.
[15:40:00.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:00.951] <TB2>     INFO: Expecting 2560 events.
[15:40:01.908] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:01.909] <TB2>     INFO: Test took 1464ms.
[15:40:01.910] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:02.417] <TB2>     INFO: Expecting 2560 events.
[15:40:03.375] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:03.375] <TB2>     INFO: Test took 1465ms.
[15:40:03.378] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:03.883] <TB2>     INFO: Expecting 2560 events.
[15:40:04.841] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:04.841] <TB2>     INFO: Test took 1464ms.
[15:40:04.843] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:05.349] <TB2>     INFO: Expecting 2560 events.
[15:40:06.307] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:06.307] <TB2>     INFO: Test took 1464ms.
[15:40:06.309] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:06.816] <TB2>     INFO: Expecting 2560 events.
[15:40:07.772] <TB2>     INFO: 2560 events read in total (241ms).
[15:40:07.772] <TB2>     INFO: Test took 1463ms.
[15:40:07.774] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:08.281] <TB2>     INFO: Expecting 2560 events.
[15:40:09.243] <TB2>     INFO: 2560 events read in total (247ms).
[15:40:09.244] <TB2>     INFO: Test took 1470ms.
[15:40:09.246] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:09.750] <TB2>     INFO: Expecting 2560 events.
[15:40:10.708] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:10.709] <TB2>     INFO: Test took 1463ms.
[15:40:10.710] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:11.217] <TB2>     INFO: Expecting 2560 events.
[15:40:12.175] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:12.175] <TB2>     INFO: Test took 1465ms.
[15:40:12.177] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:12.684] <TB2>     INFO: Expecting 2560 events.
[15:40:13.641] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:13.641] <TB2>     INFO: Test took 1464ms.
[15:40:13.643] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:14.150] <TB2>     INFO: Expecting 2560 events.
[15:40:15.107] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:15.108] <TB2>     INFO: Test took 1465ms.
[15:40:15.110] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:15.616] <TB2>     INFO: Expecting 2560 events.
[15:40:16.574] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:16.574] <TB2>     INFO: Test took 1464ms.
[15:40:16.576] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:17.083] <TB2>     INFO: Expecting 2560 events.
[15:40:18.041] <TB2>     INFO: 2560 events read in total (244ms).
[15:40:18.042] <TB2>     INFO: Test took 1466ms.
[15:40:18.044] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:18.550] <TB2>     INFO: Expecting 2560 events.
[15:40:19.508] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:19.508] <TB2>     INFO: Test took 1465ms.
[15:40:19.510] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:20.017] <TB2>     INFO: Expecting 2560 events.
[15:40:20.974] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:20.974] <TB2>     INFO: Test took 1464ms.
[15:40:20.976] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:21.483] <TB2>     INFO: Expecting 2560 events.
[15:40:22.439] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:22.440] <TB2>     INFO: Test took 1464ms.
[15:40:22.443] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:22.948] <TB2>     INFO: Expecting 2560 events.
[15:40:23.906] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:23.906] <TB2>     INFO: Test took 1463ms.
[15:40:23.908] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:24.414] <TB2>     INFO: Expecting 2560 events.
[15:40:25.373] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:25.373] <TB2>     INFO: Test took 1466ms.
[15:40:25.375] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:25.881] <TB2>     INFO: Expecting 2560 events.
[15:40:26.839] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:26.839] <TB2>     INFO: Test took 1464ms.
[15:40:27.850] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:40:27.851] <TB2>     INFO: PH scale (per ROC):    84  80  82  73  75  67  80  84  69  83  76  88  72  81  75  72
[15:40:27.851] <TB2>     INFO: PH offset (per ROC):  176 174 181 198 173 182 182 179 175 165 176 183 188 171 190 188
[15:40:28.029] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:40:28.031] <TB2>     INFO: ######################################################################
[15:40:28.031] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:40:28.031] <TB2>     INFO: ######################################################################
[15:40:28.031] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:40:28.044] <TB2>     INFO: scanning low vcal = 10
[15:40:28.385] <TB2>     INFO: Expecting 41600 events.
[15:40:32.095] <TB2>     INFO: 41600 events read in total (2995ms).
[15:40:32.095] <TB2>     INFO: Test took 4051ms.
[15:40:32.097] <TB2>     INFO: scanning low vcal = 20
[15:40:32.603] <TB2>     INFO: Expecting 41600 events.
[15:40:36.317] <TB2>     INFO: 41600 events read in total (2999ms).
[15:40:36.317] <TB2>     INFO: Test took 4219ms.
[15:40:36.319] <TB2>     INFO: scanning low vcal = 30
[15:40:36.826] <TB2>     INFO: Expecting 41600 events.
[15:40:40.540] <TB2>     INFO: 41600 events read in total (2999ms).
[15:40:40.540] <TB2>     INFO: Test took 4221ms.
[15:40:40.542] <TB2>     INFO: scanning low vcal = 40
[15:40:41.044] <TB2>     INFO: Expecting 41600 events.
[15:40:45.275] <TB2>     INFO: 41600 events read in total (3516ms).
[15:40:45.276] <TB2>     INFO: Test took 4734ms.
[15:40:45.279] <TB2>     INFO: scanning low vcal = 50
[15:40:45.703] <TB2>     INFO: Expecting 41600 events.
[15:40:49.965] <TB2>     INFO: 41600 events read in total (3547ms).
[15:40:49.965] <TB2>     INFO: Test took 4686ms.
[15:40:49.968] <TB2>     INFO: scanning low vcal = 60
[15:40:50.387] <TB2>     INFO: Expecting 41600 events.
[15:40:54.617] <TB2>     INFO: 41600 events read in total (3515ms).
[15:40:54.618] <TB2>     INFO: Test took 4649ms.
[15:40:54.621] <TB2>     INFO: scanning low vcal = 70
[15:40:55.040] <TB2>     INFO: Expecting 41600 events.
[15:40:59.291] <TB2>     INFO: 41600 events read in total (3536ms).
[15:40:59.292] <TB2>     INFO: Test took 4671ms.
[15:40:59.295] <TB2>     INFO: scanning low vcal = 80
[15:40:59.715] <TB2>     INFO: Expecting 41600 events.
[15:41:03.997] <TB2>     INFO: 41600 events read in total (3566ms).
[15:41:03.998] <TB2>     INFO: Test took 4703ms.
[15:41:03.003] <TB2>     INFO: scanning low vcal = 90
[15:41:04.415] <TB2>     INFO: Expecting 41600 events.
[15:41:08.642] <TB2>     INFO: 41600 events read in total (3511ms).
[15:41:08.642] <TB2>     INFO: Test took 4639ms.
[15:41:08.646] <TB2>     INFO: scanning low vcal = 100
[15:41:09.078] <TB2>     INFO: Expecting 41600 events.
[15:41:13.492] <TB2>     INFO: 41600 events read in total (3698ms).
[15:41:13.495] <TB2>     INFO: Test took 4849ms.
[15:41:13.497] <TB2>     INFO: scanning low vcal = 110
[15:41:13.917] <TB2>     INFO: Expecting 41600 events.
[15:41:18.207] <TB2>     INFO: 41600 events read in total (3575ms).
[15:41:18.208] <TB2>     INFO: Test took 4711ms.
[15:41:18.214] <TB2>     INFO: scanning low vcal = 120
[15:41:18.602] <TB2>     INFO: Expecting 41600 events.
[15:41:22.837] <TB2>     INFO: 41600 events read in total (3519ms).
[15:41:22.838] <TB2>     INFO: Test took 4624ms.
[15:41:22.842] <TB2>     INFO: scanning low vcal = 130
[15:41:23.265] <TB2>     INFO: Expecting 41600 events.
[15:41:27.475] <TB2>     INFO: 41600 events read in total (3495ms).
[15:41:27.476] <TB2>     INFO: Test took 4634ms.
[15:41:27.479] <TB2>     INFO: scanning low vcal = 140
[15:41:27.902] <TB2>     INFO: Expecting 41600 events.
[15:41:32.141] <TB2>     INFO: 41600 events read in total (3524ms).
[15:41:32.141] <TB2>     INFO: Test took 4662ms.
[15:41:32.145] <TB2>     INFO: scanning low vcal = 150
[15:41:32.569] <TB2>     INFO: Expecting 41600 events.
[15:41:36.818] <TB2>     INFO: 41600 events read in total (3534ms).
[15:41:36.819] <TB2>     INFO: Test took 4674ms.
[15:41:36.822] <TB2>     INFO: scanning low vcal = 160
[15:41:37.248] <TB2>     INFO: Expecting 41600 events.
[15:41:41.527] <TB2>     INFO: 41600 events read in total (3564ms).
[15:41:41.527] <TB2>     INFO: Test took 4705ms.
[15:41:41.530] <TB2>     INFO: scanning low vcal = 170
[15:41:41.951] <TB2>     INFO: Expecting 41600 events.
[15:41:46.188] <TB2>     INFO: 41600 events read in total (3522ms).
[15:41:46.189] <TB2>     INFO: Test took 4659ms.
[15:41:46.193] <TB2>     INFO: scanning low vcal = 180
[15:41:46.612] <TB2>     INFO: Expecting 41600 events.
[15:41:50.855] <TB2>     INFO: 41600 events read in total (3528ms).
[15:41:50.856] <TB2>     INFO: Test took 4663ms.
[15:41:50.859] <TB2>     INFO: scanning low vcal = 190
[15:41:51.283] <TB2>     INFO: Expecting 41600 events.
[15:41:55.533] <TB2>     INFO: 41600 events read in total (3535ms).
[15:41:55.534] <TB2>     INFO: Test took 4675ms.
[15:41:55.537] <TB2>     INFO: scanning low vcal = 200
[15:41:55.961] <TB2>     INFO: Expecting 41600 events.
[15:42:00.212] <TB2>     INFO: 41600 events read in total (3537ms).
[15:42:00.213] <TB2>     INFO: Test took 4676ms.
[15:42:00.216] <TB2>     INFO: scanning low vcal = 210
[15:42:00.636] <TB2>     INFO: Expecting 41600 events.
[15:42:04.879] <TB2>     INFO: 41600 events read in total (3528ms).
[15:42:04.880] <TB2>     INFO: Test took 4664ms.
[15:42:04.882] <TB2>     INFO: scanning low vcal = 220
[15:42:05.305] <TB2>     INFO: Expecting 41600 events.
[15:42:09.553] <TB2>     INFO: 41600 events read in total (3533ms).
[15:42:09.554] <TB2>     INFO: Test took 4672ms.
[15:42:09.557] <TB2>     INFO: scanning low vcal = 230
[15:42:09.970] <TB2>     INFO: Expecting 41600 events.
[15:42:14.200] <TB2>     INFO: 41600 events read in total (3515ms).
[15:42:14.201] <TB2>     INFO: Test took 4644ms.
[15:42:14.203] <TB2>     INFO: scanning low vcal = 240
[15:42:14.632] <TB2>     INFO: Expecting 41600 events.
[15:42:18.871] <TB2>     INFO: 41600 events read in total (3524ms).
[15:42:18.872] <TB2>     INFO: Test took 4668ms.
[15:42:18.876] <TB2>     INFO: scanning low vcal = 250
[15:42:19.299] <TB2>     INFO: Expecting 41600 events.
[15:42:23.546] <TB2>     INFO: 41600 events read in total (3532ms).
[15:42:23.547] <TB2>     INFO: Test took 4671ms.
[15:42:23.551] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:42:23.974] <TB2>     INFO: Expecting 41600 events.
[15:42:28.215] <TB2>     INFO: 41600 events read in total (3526ms).
[15:42:28.215] <TB2>     INFO: Test took 4664ms.
[15:42:28.219] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:42:28.643] <TB2>     INFO: Expecting 41600 events.
[15:42:32.883] <TB2>     INFO: 41600 events read in total (3526ms).
[15:42:32.883] <TB2>     INFO: Test took 4664ms.
[15:42:32.887] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:42:33.310] <TB2>     INFO: Expecting 41600 events.
[15:42:37.560] <TB2>     INFO: 41600 events read in total (3535ms).
[15:42:37.561] <TB2>     INFO: Test took 4674ms.
[15:42:37.564] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:42:37.990] <TB2>     INFO: Expecting 41600 events.
[15:42:42.252] <TB2>     INFO: 41600 events read in total (3547ms).
[15:42:42.253] <TB2>     INFO: Test took 4689ms.
[15:42:42.255] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:42:42.679] <TB2>     INFO: Expecting 41600 events.
[15:42:46.907] <TB2>     INFO: 41600 events read in total (3513ms).
[15:42:46.907] <TB2>     INFO: Test took 4652ms.
[15:42:47.446] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:42:47.449] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:42:47.449] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:42:47.449] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:42:47.450] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:42:47.450] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:42:47.450] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:42:47.450] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:42:47.450] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:42:47.451] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:42:47.451] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:42:47.451] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:42:47.451] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:42:47.451] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:42:47.451] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:42:47.452] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:42:47.452] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:43:26.394] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:43:26.394] <TB2>     INFO: non-linearity mean:  0.972 0.964 0.964 0.955 0.962 0.966 0.965 0.965 0.959 0.963 0.960 0.957 0.950 0.962 0.956 0.960
[15:43:26.394] <TB2>     INFO: non-linearity RMS:   0.003 0.004 0.005 0.007 0.005 0.005 0.005 0.005 0.006 0.006 0.005 0.005 0.007 0.005 0.007 0.005
[15:43:26.394] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:43:26.418] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:43:26.441] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:43:26.463] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:43:26.486] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:43:26.508] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:43:26.531] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:43:26.554] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:43:26.577] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:43:26.599] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:43:26.622] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:43:26.645] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:43:26.667] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:43:26.690] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:43:26.712] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:43:26.735] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-B-2-03_FPIXTest-17C-Nebraska-160127-1420_2016-01-27_14h20m_1453926042//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:43:26.757] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:43:26.757] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:43:26.764] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:43:26.765] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:43:26.767] <TB2>     INFO: ######################################################################
[15:43:26.768] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:43:26.768] <TB2>     INFO: ######################################################################
[15:43:26.770] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:43:26.780] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:43:26.780] <TB2>     INFO:     run 1 of 1
[15:43:26.780] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:27.121] <TB2>     INFO: Expecting 3120000 events.
[15:44:16.530] <TB2>     INFO: 1253080 events read in total (48694ms).
[15:45:05.289] <TB2>     INFO: 2500285 events read in total (97454ms).
[15:45:29.119] <TB2>     INFO: 3120000 events read in total (121284ms).
[15:45:29.164] <TB2>     INFO: Test took 122385ms.
[15:45:29.253] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:29.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:30.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:32.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:34.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:35.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:37.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:38.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:40.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:41.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:43.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:44.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:46.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:47.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:49.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:50.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:52.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:53.685] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385335296
[15:45:53.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:45:53.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.3219, RMS = 1.44834
[15:45:53.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:45:53.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:45:53.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.706, RMS = 1.43294
[15:45:53.718] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:45:53.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:45:53.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.1538, RMS = 1.55818
[15:45:53.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:45:53.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:45:53.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.3812, RMS = 1.64229
[15:45:53.719] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:45:53.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:45:53.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.0339, RMS = 1.18701
[15:45:53.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:45:53.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:45:53.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.7214, RMS = 1.12112
[15:45:53.720] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:45:53.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:45:53.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.434, RMS = 1.05171
[15:45:53.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:45:53.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:45:53.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.0767, RMS = 0.918924
[15:45:53.721] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:45:53.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:45:53.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.9875, RMS = 1.52833
[15:45:53.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:45:53.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:45:53.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.7881, RMS = 1.733
[15:45:53.722] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:45:53.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:45:53.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 65.5297, RMS = 2.03166
[15:45:53.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 76
[15:45:53.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:45:53.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 64.4378, RMS = 2.12665
[15:45:53.723] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 76
[15:45:53.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:45:53.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.8464, RMS = 1.26869
[15:45:53.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:45:53.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:45:53.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.5532, RMS = 1.10831
[15:45:53.724] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:45:53.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:45:53.725] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.9476, RMS = 2.00041
[15:45:53.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:45:53.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:45:53.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.4378, RMS = 1.80501
[15:45:53.726] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 93
[15:45:53.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:45:53.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 87.745, RMS = 1.93732
[15:45:53.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 98
[15:45:53.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:45:53.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 86.8799, RMS = 1.9865
[15:45:53.727] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:45:53.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:45:53.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 64.9327, RMS = 1.51009
[15:45:53.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 73
[15:45:53.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:45:53.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 63.3687, RMS = 1.65762
[15:45:53.728] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 72
[15:45:53.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:45:53.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.4164, RMS = 1.20398
[15:45:53.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:45:53.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:45:53.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.9087, RMS = 1.30025
[15:45:53.729] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:45:53.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:45:53.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.7578, RMS = 1.98512
[15:45:53.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:45:53.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:45:53.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.4579, RMS = 2.07188
[15:45:53.730] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:45:53.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:45:53.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 90.278, RMS = 1.53799
[15:45:53.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 98
[15:45:53.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:45:53.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 88.862, RMS = 1.76009
[15:45:53.731] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 98
[15:45:53.732] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:45:53.732] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.5649, RMS = 1.00861
[15:45:53.732] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:45:53.732] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:45:53.732] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.8028, RMS = 1.25387
[15:45:53.732] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:45:53.733] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:45:53.733] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.8268, RMS = 1.6223
[15:45:53.733] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:45:53.733] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:45:53.733] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.2581, RMS = 1.68917
[15:45:53.733] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[15:45:53.734] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:45:53.734] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 73.4898, RMS = 1.51635
[15:45:53.734] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:45:53.734] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:45:53.734] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.3263, RMS = 1.86849
[15:45:53.734] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 81
[15:45:53.737] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:45:53.737] <TB2>     INFO: number of dead bumps (per ROC):     0    0    2    0    1    3    0    0    0    0    0    0    0    0    1    1
[15:45:53.737] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:45:53.836] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:45:53.836] <TB2>     INFO: enter test to run
[15:45:53.836] <TB2>     INFO:   test:  no parameter change
[15:45:53.837] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:45:53.838] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[15:45:53.838] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 23.2 C
[15:45:53.838] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:45:54.339] <TB2>    QUIET: Connection to board 141 closed.
[15:45:54.345] <TB2>     INFO: pXar: this is the end, my friend
[15:45:54.345] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
