// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v5\HP_Butter_1st.v
// Created: 2021-05-04 15:19:18
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HP_Butter_1st
// Source Path: CustArch_v5/cust_architecture/process_and_retrieve/digital_filter/HP_Butter_1st
// Hierarchy Level: 3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HP_Butter_1st
          (Input_rsvd,
           Input1,
           Output_rsvd,
           Output1);


  input   signed [15:0] Input_rsvd;  // sfix16_En4
  input   signed [15:0] Input1;  // sfix16_En2
  output  signed [15:0] Output_rsvd;  // sfix16_En5
  output  signed [15:0] Output1;  // sfix16_En2


  wire signed [32:0] s_1_mul_temp;  // sfix33_En20
  wire signed [31:0] s_1_cast;  // sfix32_En20
  wire signed [15:0] s_1_out1;  // sfix16_En4
  wire signed [31:0] a_2_1_mul_temp;  // sfix32_En17
  wire signed [31:0] a_2_1_out1;  // sfix32_En18
  wire signed [33:0] SumA21_sub_cast;  // sfix34_En20
  wire signed [34:0] SumA21_sub_cast_1;  // sfix35_En20
  wire signed [34:0] SumA21_sub_cast_2;  // sfix35_En20
  wire signed [34:0] SumA21_sub_temp;  // sfix35_En20
  wire signed [33:0] SumA21_out1;  // sfix34_En20
  wire signed [15:0] CastState1_out1;  // sfix16_En2
  wire signed [34:0] SumB21_sub_cast;  // sfix35_En20
  wire signed [34:0] SumB21_sub_cast_1;  // sfix35_En20
  wire signed [34:0] SumB21_sub_temp;  // sfix35_En20
  wire signed [33:0] SumB21_cast;  // sfix34_En20
  wire signed [33:0] SumB21_out1;  // sfix34_En23
  wire signed [15:0] ConvertOut_out1;  // sfix16_En5


  assign s_1_mul_temp = 17'sb01111100000110011 * Input_rsvd;
  assign s_1_cast = s_1_mul_temp[31:0];
  assign s_1_out1 = ((s_1_cast[31] == 1'b0) && (s_1_cast[30:16] == 15'b111111111111111) ? 16'sb0111111111111111 :
              s_1_cast[31:16] + $signed({1'b0, s_1_cast[15] & (s_1_cast[16] | (|s_1_cast[14:0]))}));



  assign a_2_1_mul_temp = 16'sb1000011111001101 * Input1;
  assign a_2_1_out1 = ((a_2_1_mul_temp[31] == 1'b0) && (a_2_1_mul_temp[30] != 1'b0) ? 32'sb01111111111111111111111111111111 :
              ((a_2_1_mul_temp[31] == 1'b1) && (a_2_1_mul_temp[30] != 1'b1) ? 32'sb10000000000000000000000000000000 :
              {a_2_1_mul_temp[30:0], 1'b0}));



  assign SumA21_sub_cast = {{2{s_1_out1[15]}}, {s_1_out1, 16'b0000000000000000}};
  assign SumA21_sub_cast_1 = {SumA21_sub_cast[33], SumA21_sub_cast};
  assign SumA21_sub_cast_2 = {a_2_1_out1[31], {a_2_1_out1, 2'b00}};
  assign SumA21_sub_temp = SumA21_sub_cast_1 - SumA21_sub_cast_2;
  assign SumA21_out1 = ((SumA21_sub_temp[34] == 1'b0) && (SumA21_sub_temp[33] != 1'b0) ? 34'sh1FFFFFFFF :
              ((SumA21_sub_temp[34] == 1'b1) && (SumA21_sub_temp[33] != 1'b1) ? 34'sh200000000 :
              $signed(SumA21_sub_temp[33:0])));



  assign CastState1_out1 = ((SumA21_out1[33] == 1'b0) && (SumA21_out1[32:18] == 15'b111111111111111) ? 16'sb0111111111111111 :
              SumA21_out1[33:18] + $signed({1'b0, SumA21_out1[17] & (SumA21_out1[18] | (|SumA21_out1[16:0]))}));



  assign SumB21_sub_cast = {CastState1_out1[15], {CastState1_out1, 18'b000000000000000000}};
  assign SumB21_sub_cast_1 = {Input1[15], {Input1, 18'b000000000000000000}};
  assign SumB21_sub_temp = SumB21_sub_cast - SumB21_sub_cast_1;
  assign SumB21_cast = ((SumB21_sub_temp[34] == 1'b0) && (SumB21_sub_temp[33] != 1'b0) ? 34'sh1FFFFFFFF :
              ((SumB21_sub_temp[34] == 1'b1) && (SumB21_sub_temp[33] != 1'b1) ? 34'sh200000000 :
              $signed(SumB21_sub_temp[33:0])));
  assign SumB21_out1 = ((SumB21_cast[33] == 1'b0) && (SumB21_cast[32:30] != 3'b000) ? 34'sh1FFFFFFFF :
              ((SumB21_cast[33] == 1'b1) && (SumB21_cast[32:30] != 3'b111) ? 34'sh200000000 :
              {SumB21_cast[30:0], 3'b000}));



  assign ConvertOut_out1 = ((SumB21_out1[33] == 1'b0) && (SumB21_out1[32:18] == 15'b111111111111111) ? 16'sb0111111111111111 :
              SumB21_out1[33:18] + $signed({1'b0, SumB21_out1[17] & (SumB21_out1[18] | (|SumB21_out1[16:0]))}));



  assign Output_rsvd = ConvertOut_out1;

  assign Output1 = CastState1_out1;

endmodule  // HP_Butter_1st

