Fitter Place Stage Report for vexrisc_full
Fri Feb 26 15:46:21 2021
Quartus Prime Version 20.3.0 Build 158 09/24/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Global & Other Fast Signals Summary
  5. Global Signal Visualization
  6. Global & Other Fast Signals Details
  7. Fitter RAM Summary
  8. Fitter Physical RAM Information
  9. Fitter DSP Block Usage Summary
 10. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,666 / 207,360      ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 1,666                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,744 / 207,360      ; < 1 % ;
;         [a] ALMs used for LUT logic and register circuitry  ; 473                  ;       ;
;         [b] ALMs used for LUT logic                         ; 1,019                ;       ;
;         [c] ALMs used for register circuitry                ; 252                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 219 / 207,360        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 141 / 207,360        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 10                   ;       ;
;         [d] Due to virtual I/Os                             ; 131                  ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Medium               ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 201 / 20,736         ; < 1 % ;
;     -- Logic LABs                                           ; 201                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 2,295                ;       ;
;     -- 8 input functions                                    ; 87                   ;       ;
;     -- 7 input functions                                    ; 23                   ;       ;
;     -- 6 input functions                                    ; 464                  ;       ;
;     -- 5 input functions                                    ; 341                  ;       ;
;     -- 4 input functions                                    ; 458                  ;       ;
;     -- <=3 input functions                                  ; 922                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 198                  ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 1,495                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- LAB logic registers:                             ;                      ;       ;
;             -- Primary logic registers                      ; 1,449 / 414,720      ; < 1 % ;
;             -- Secondary logic registers                    ; 46 / 414,720         ; < 1 % ;
;         -- Hyper-Registers:                                 ; 0                    ;       ;
;                                                             ;                      ;       ;
; Register control circuitry for power estimation             ; 0                    ;       ;
;                                                             ;                      ;       ;
; ALMs adjustment for power estimation                        ; 164                  ;       ;
;                                                             ;                      ;       ;
; I/O pins                                                    ; 0 / 504              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 40               ; 0 %   ;
;     -- Dedicated input pins                                 ; 3 / 54               ; 6 %   ;
;                                                             ;                      ;       ;
; Hard processor system peripheral utilization                ;                      ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )        ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )        ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )        ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )        ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )        ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )        ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )        ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )        ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )        ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )        ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )        ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )        ;       ;
;     -- EMAC                                                 ; 0 / 3 ( 0 % )        ;       ;
;     -- I2C                                                  ; 0 / 5 ( 0 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )        ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )        ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )        ;       ;
;                                                             ;                      ;       ;
; M20K blocks                                                 ; 11 / 2,489           ; < 1 % ;
; Total MLAB memory bits                                      ; 0                    ;       ;
; Total block memory bits                                     ; 75,264 / 50,974,720  ; < 1 % ;
; Total block memory implementation bits                      ; 225,280 / 50,974,720 ; < 1 % ;
;                                                             ;                      ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,152            ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 4                    ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                    ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 2                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 8                ; 0 %   ;
; Global signals                                              ; 1                    ;       ;
; Impedance control blocks                                    ; 0 / 8                ; 0 %   ;
; Maximum fan-out                                             ; 1730                 ;       ;
; Highest non-global fan-out                                  ; 316                  ;       ;
; Total fan-out                                               ; 17828                ;       ;
; Average fan-out                                             ; 4.20                 ;       ;
+-------------------------------------------------------------+----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+-------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node         ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; IOPLLs ; Full Hierarchy Name                                                           ; Entity Name              ; Library Name ;
+------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+-------------------------------------------------------------------------------+--------------------------+--------------+
; |                                  ; 1665.4 (1472.0)      ; 1743.5 (1518.6)                  ; 219.0 (185.6)                                     ; 140.9 (139.0)                    ; 0.0 (0.0)            ; 2295 (1981)         ; 1495 (1254)               ; 0 (0)         ; 75264             ; 11    ; 4          ; 0    ; 0 (0)  ; |                                                                             ; vexrisc_full             ; altera_work  ;
;    |IBusCachedPlugin_cache|        ; 52.7 (52.7)          ; 64.5 (64.5)                      ; 12.8 (12.8)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 102 (102)                 ; 0 (0)         ; 35584             ; 3     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache                                                        ; InstructionCache         ; altera_work  ;
;       |ways_0_datas_rtl_0|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_datas_rtl_0                                     ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated                      ; altera_syncram_n8n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1 ; altera_syncram_impl_o1e4 ; altera_work  ;
;       |ways_0_tags_rtl_0|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_tags_rtl_0                                      ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated                       ; altera_syncram_93n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0 (0)  ; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1  ; altera_syncram_impl_asd4 ; altera_work  ;
;    |RegFilePlugin_regFile_rtl_0|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_0                                                   ; altera_syncram           ; work         ;
;       |auto_generated|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_0|auto_generated                                    ; altera_syncram_v2k1      ; work         ;
;          |altera_syncram_impl1|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_0sa4 ; altera_work  ;
;    |RegFilePlugin_regFile_rtl_1|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_1                                                   ; altera_syncram           ; work         ;
;       |auto_generated|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_1|auto_generated                                    ; altera_syncram_v2k1      ; work         ;
;          |altera_syncram_impl1|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1               ; altera_syncram_impl_0sa4 ; altera_work  ;
;    |_zz_74__rtl_0|                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0 (0)  ; _zz_74__rtl_0                                                                 ; altera_syncram           ; work         ;
;       |auto_generated|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0 (0)  ; _zz_74__rtl_0|auto_generated                                                  ; altera_syncram_h5n1      ; work         ;
;          |altera_syncram_impl1|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0 (0)  ; _zz_74__rtl_0|auto_generated|altera_syncram_impl1                             ; altera_syncram_impl_iud4 ; altera_work  ;
;    |dataCache_1_|                  ; 140.7 (140.7)        ; 160.4 (160.4)                    ; 20.7 (20.7)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 239 (239)           ; 139 (139)                 ; 0 (0)         ; 35584             ; 5     ; 0          ; 0    ; 0 (0)  ; dataCache_1_                                                                  ; DataCache                ; altera_work  ;
;       |ways_0_data_symbol0_rtl_0|  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol0_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_data_symbol1_rtl_0|  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol1_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_data_symbol2_rtl_0|  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol2_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_data_symbol3_rtl_0|  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol3_rtl_0                                        ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated                         ; altera_syncram_t5n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1    ; altera_syncram_impl_uud4 ; altera_work  ;
;       |ways_0_tags_rtl_0|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_tags_rtl_0                                                ; altera_syncram           ; work         ;
;          |auto_generated|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_tags_rtl_0|auto_generated                                 ; altera_syncram_93n1      ; work         ;
;             |altera_syncram_impl1| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 1     ; 0          ; 0    ; 0 (0)  ; dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1            ; altera_syncram_impl_asd4 ; altera_work  ;
+------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+-------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                ;
+-----------------------+-----------------------+---------+--------------------------+
; Name                  ; Location              ; Fan-Out ; Clock Region             ;
+-----------------------+-----------------------+---------+--------------------------+
; clk~FITTER_INSERTED_0 ; MLABCELL_X131_Y72_N18 ; 1681    ; Sectors (3, 1) to (3, 2) ;
+-----------------------+-----------------------+---------+--------------------------+


-------------------------------
; Global Signal Visualization ;
-------------------------------
This report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                              ;
+---------------------------------------------------+----------------------------------------------+
; Property                                          ; Value                                        ;
+---------------------------------------------------+----------------------------------------------+
; Name                                              ; clk~FITTER_INSERTED_0                        ;
;     -- SDC Name                                   ; clk                                          ;
;     -- Source Node                                ; clk~FITTER_INSERTED_0                        ;
;     -- Source Type                                ; Combinational cell                           ;
;     -- Source Location                            ; MLABCELL_X131_Y72_N18                        ;
;     -- Fan-Out                                    ; 1681                                         ;
;     -- Promotion Reason                           ; Automatically promoted                       ;
;     -- Clock Region                               ; Sectors (3, 1) to (3, 2)                     ;
;     -- Clock Partition Ownership for Preservation ; root_partition                               ;
;     -- Clock Region Size (in Sectors)             ; 1 x 2 (2 total)                              ;
;     -- Clock Region Bounding Box                  ; (96, 37) to (129, 108)                       ;
;     -- Clock Region Constraint                    ; SX3 SY1 SX3 SY2                              ;
;     -- Terminating Spine Index                    ; 3                                            ;
;     -- Path Length                                ; 0.5 clock sector wire(s) and 1 layer jump(s) ;
;         -- Length from Clock Source to Clock Tree ; 0.0 clock sector wire(s) and 1 layer jump(s) ;
;         -- Clock Tree Length                      ; 0.5 clock sector wire(s) and 0 layer jump(s) ;
+---------------------------------------------------+----------------------------------------------+
To visualize how these signals are routed, use the Chip Planner task "Report Clock Details".
To manually specify the size and placement of these signals, use the Assignment Editor to make Clock Region assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-------------------+
; Name                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs     ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-------------------+
; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X125_Y78_N0, M20K_X125_Y77_N0 ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 2816  ; 128                         ; 21                          ; 128                         ; 22                          ; 2816                ; 1           ; 0     ; None ; M20K_X125_Y76_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 31                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M20K_X115_Y78_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 31                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M20K_X115_Y79_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; _zz_74__rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 2            ; 1024         ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 1024                        ; 1                           ; 1024                        ; 2                           ; 2048                ; 1           ; 0     ; None ; M20K_X125_Y79_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 7                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M20K_X110_Y79_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 7                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M20K_X110_Y77_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 7                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M20K_X110_Y78_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 7                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M20K_X110_Y75_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
; dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 2816  ; 128                         ; 21                          ; 128                         ; 22                          ; 2816                ; 1           ; 0     ; None ; M20K_X110_Y80_N0                   ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Size Too Big ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                             ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------+
; M20K_X115_Y78_N0      ; 1024                    ; 5.0                           ; RegFilePlugin_regFile_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ;
; M20K_X115_Y79_N0      ; 1024                    ; 5.0                           ; RegFilePlugin_regFile_rtl_1|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM               ;
; M20K_X125_Y79_N0      ; 2048                    ; 10.0                          ; _zz_74__rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                             ;
; M20K_X110_Y80_N0      ; 2816                    ; 13.8                          ; dataCache_1_|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM            ;
; M20K_X125_Y76_N0      ; 2816                    ; 13.8                          ; IBusCachedPlugin_cache|ways_0_tags_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM  ;
; M20K_X110_Y75_N0      ; 8192                    ; 40.0                          ; dataCache_1_|ways_0_data_symbol3_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ;
; M20K_X110_Y77_N0      ; 8192                    ; 40.0                          ; dataCache_1_|ways_0_data_symbol1_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ;
; M20K_X110_Y78_N0      ; 8192                    ; 40.0                          ; dataCache_1_|ways_0_data_symbol2_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ;
; M20K_X110_Y79_N0      ; 8192                    ; 40.0                          ; dataCache_1_|ways_0_data_symbol0_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM    ;
; M20K_X125_Y77_N0      ; 12288                   ; 60.0                          ; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ;
; M20K_X125_Y78_N0      ; 20480                   ; 100.0                         ; IBusCachedPlugin_cache|ways_0_datas_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.3.0 Build 158 09/24/2020 SC Pro Edition
    Info: Processing started: Fri Feb 26 15:44:26 2021
    Info: System process ID: 5416
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off vexrisc_full -c vexrisc_full --plan --place --route --retime --finalize
Info: qfit2_default_script.tcl version: #1
Info: Project  = vexrisc_full
Info: Revision = vexrisc_full
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:26
Info (18252): The Fitter is using Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during Global Placement is 0.29 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11178): Promoted 1 clock 
    Info (18386): clk~FITTER_INSERTED_0 (1681 fanout) drives clock sectors (3, 1) to (3, 2)
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during Global Placement is 0.99 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


