\hypertarget{struct_____i2_s___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____i2_s___handle_type_def}\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}


I2S handle Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+i2s.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d}{Instance}}
\item 
\mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____i2_s___handle_type_def_a578c0cfc11e016a6ea29e052a9f652c7}{Init}}
\item 
uint16\+\_\+t $\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_a18ef962d60fea84ef86146de2f90d883}{p\+Tx\+Buff\+Ptr}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_s___handle_type_def_a1d38bf13df64f7bd58b6722b1fd8c2ab}{Tx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_s___handle_type_def_a1823437fbed80bdd1510782ced4e5532}{Tx\+Xfer\+Count}}
\item 
uint16\+\_\+t $\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_a5d6fc2bd3b9dae2d28fb939b32867a77}{p\+Rx\+Buff\+Ptr}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_s___handle_type_def_a0c194e8f6f444cce318dbd261e1d8ba4}{Rx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_s___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}{Rx\+Xfer\+Count}}
\item 
void($\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_af120a8e3205f47e21578e57c0b63c6a7}{Rx\+ISR}} )(struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
void($\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_ac1f7f1848e5c531e479cc99f215651f9}{Tx\+ISR}} )(struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____i2_s___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____i2_s___handle_type_def_a2fcaf7965ee94947d34e5dc6eb75c313}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___i2_s___exported___types_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\+\_\+\+I2\+S\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____i2_s___handle_type_def_af312c98864464dac5591cbfe1b32bde3}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_s___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I2S handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00099}{99}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_____i2_s___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

I2S Error code This parameter can be a value of \mbox{\hyperlink{group___i2_s___error}{I2S Error}} 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00134}{134}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_abd0aeec20298a55d89a440320e35634f}\label{struct_____i2_s___handle_type_def_abd0aeec20298a55d89a440320e35634f}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmarx}

I2S Rx DMA handle parameters 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00128}{128}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\label{struct_____i2_s___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmatx}

I2S Tx DMA handle parameters 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00126}{126}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a578c0cfc11e016a6ea29e052a9f652c7}\label{struct_____i2_s___handle_type_def_a578c0cfc11e016a6ea29e052a9f652c7}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} Init}

I2S communication parameters 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00103}{103}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d}\label{struct_____i2_s___handle_type_def_aa5c715deaf693cc2dbfa90f40681ee1d}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}$\ast$ Instance}

I2S registers base address 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00101}{101}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a2fcaf7965ee94947d34e5dc6eb75c313}\label{struct_____i2_s___handle_type_def_a2fcaf7965ee94947d34e5dc6eb75c313}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

I2S locking object 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a5d6fc2bd3b9dae2d28fb939b32867a77}\label{struct_____i2_s___handle_type_def_a5d6fc2bd3b9dae2d28fb939b32867a77}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pRxBuffPtr}{pRxBuffPtr}}
{\footnotesize\ttfamily uint16\+\_\+t$\ast$ p\+Rx\+Buff\+Ptr}

Pointer to I2S Rx transfer buffer 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a18ef962d60fea84ef86146de2f90d883}\label{struct_____i2_s___handle_type_def_a18ef962d60fea84ef86146de2f90d883}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pTxBuffPtr}{pTxBuffPtr}}
{\footnotesize\ttfamily uint16\+\_\+t$\ast$ p\+Tx\+Buff\+Ptr}

Pointer to I2S Tx transfer buffer 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_af120a8e3205f47e21578e57c0b63c6a7}\label{struct_____i2_s___handle_type_def_af120a8e3205f47e21578e57c0b63c6a7}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!RxISR@{RxISR}}
\index{RxISR@{RxISR}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxISR}{RxISR}}
{\footnotesize\ttfamily void($\ast$ Rx\+ISR) (struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)}

function pointer on Rx ISR 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00122}{122}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}\label{struct_____i2_s___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferCount}{RxXferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Rx\+Xfer\+Count}

I2S Rx transfer counter (This field is initialized at the same value as transfer size at the beginning of the transfer and decremented when a sample is received Nb\+Samples\+Received = Rx\+Buffer\+Size-\/\+Rx\+Buffer\+Count) 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a0c194e8f6f444cce318dbd261e1d8ba4}\label{struct_____i2_s___handle_type_def_a0c194e8f6f444cce318dbd261e1d8ba4}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferSize}{RxXferSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Rx\+Xfer\+Size}

I2S Rx transfer size 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_af312c98864464dac5591cbfe1b32bde3}\label{struct_____i2_s___handle_type_def_af312c98864464dac5591cbfe1b32bde3}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___i2_s___exported___types_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\+\_\+\+I2\+S\+\_\+\+State\+Type\+Def}} State}

I2S communication state 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_ac1f7f1848e5c531e479cc99f215651f9}\label{struct_____i2_s___handle_type_def_ac1f7f1848e5c531e479cc99f215651f9}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!TxISR@{TxISR}}
\index{TxISR@{TxISR}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxISR}{TxISR}}
{\footnotesize\ttfamily void($\ast$ Tx\+ISR) (struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} $\ast$hi2s)}

function pointer on Tx ISR 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00124}{124}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a1823437fbed80bdd1510782ced4e5532}\label{struct_____i2_s___handle_type_def_a1823437fbed80bdd1510782ced4e5532}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferCount}{TxXferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Tx\+Xfer\+Count}

I2S Tx transfer Counter 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00109}{109}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{struct_____i2_s___handle_type_def_a1d38bf13df64f7bd58b6722b1fd8c2ab}\label{struct_____i2_s___handle_type_def_a1d38bf13df64f7bd58b6722b1fd8c2ab}} 
\index{\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!\_\_I2S\_HandleTypeDef@{\_\_I2S\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferSize}{TxXferSize}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Tx\+Xfer\+Size}

I2S Tx transfer size 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00107}{107}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__i2s_8h}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}\end{DoxyCompactItemize}
