"D:/app/efinity/bin/efx_map" --project "Ti60_Demo" --root "example_top" --write-efx-verilog "C:/Users/pc/Desktop/file/eye/outflow/Ti60_Demo.map.v" --write-premap-module "C:/Users/pc/Desktop/file/eye/outflow/Ti60_Demo.elab.vdb" --binary-db "C:/Users/pc/Desktop/file/eye/outflow/Ti60_Demo.vdb" --device "Ti60F100S3F2" --family "Titanium" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Users/pc/Desktop/file/eye/work_syn" --output-dir "C:/Users/pc/Desktop/file/eye/outflow" --project-xml "C:/Users/pc/Desktop/file/eye/Ti60_Demo.xml" --I "C:/Users/pc/Desktop/file/eye" --I "C:/Users/pc/Desktop/file/eye/ip/csi_rx" --I "C:/Users/pc/Desktop/file/eye/ip/DdrCtrl" --I "C:/Users/pc/Desktop/file/eye/ip/dsi_tx" --I "C:/Users/pc/Desktop/file/eye/ip/FIFO_W48R24" --I "C:/Users/pc/Desktop/file/eye/ip/R0_FIFO" --I "C:/Users/pc/Desktop/file/eye/ip/R0_FIFO_16" --I "C:/Users/pc/Desktop/file/eye/ip/R0_FIFO_8" --I "C:/Users/pc/Desktop/file/eye/ip/W0_FIFO" --I "C:/Users/pc/Desktop/file/eye/ip/W0_FIFO_32" --I "C:/Users/pc/Desktop/file/eye/ip/W0_FIFO_64" --I "C:/Users/pc/Desktop/file/eye/ip/W0_FIFO_8" --I "C:/Users/pc/Desktop/file/eye/ip/hbram" --I "C:/Users/pc/Desktop/file/eye/ip/W0_FIFO_128"