

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Thu Jul  6 16:11:23 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.357|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   624|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|     -|    -|
|Register         |        -|      -|      -|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|      0|   624|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|      0|     7|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |select_ln320_10_fu_646_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln320_11_fu_692_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln320_12_fu_744_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln320_13_fu_790_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln320_14_fu_836_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln320_15_fu_882_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln320_1_fu_220_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_2_fu_266_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_3_fu_312_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_4_fu_364_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_5_fu_410_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_6_fu_456_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_7_fu_502_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_8_fu_554_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_9_fu_600_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln320_fu_174_p3     |  select  |      0|  0|   5|           1|           5|
    |xor_ln328_10_fu_522_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_11_fu_712_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_1_fu_148_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_2_fu_154_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_3_fu_338_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_4_fu_344_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_5_fu_528_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_6_fu_534_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_7_fu_718_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_8_fu_724_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_9_fu_332_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_fu_142_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_10_fu_758_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_11_fu_764_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_1_fu_188_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_2_fu_194_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_3_fu_372_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_4_fu_378_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_5_fu_384_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_6_fu_562_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_7_fu_568_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_8_fu_574_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_9_fu_752_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_fu_182_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_1_fu_390_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_2_fu_580_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_3_fu_770_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_fu_200_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_10_fu_804_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_11_fu_810_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_1_fu_234_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_2_fu_240_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_3_fu_418_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_4_fu_424_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_5_fu_430_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_6_fu_608_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_7_fu_614_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_8_fu_620_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_9_fu_798_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln334_fu_228_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln335_1_fu_436_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln335_2_fu_626_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln335_3_fu_816_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln335_fu_246_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_10_fu_850_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_11_fu_856_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_1_fu_280_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_2_fu_286_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_3_fu_464_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_4_fu_470_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_5_fu_476_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_6_fu_654_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_7_fu_660_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_8_fu_666_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_9_fu_844_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln337_fu_274_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln338_1_fu_482_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln338_2_fu_672_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln338_3_fu_862_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln338_fu_292_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_1_fu_326_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_2_fu_510_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_3_fu_516_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_4_fu_700_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_5_fu_706_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_6_fu_890_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_7_fu_896_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln340_fu_320_p2        |    xor   |      0|  0|   8|           8|           8|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 624|         560|         624|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_0     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_1     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_2     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_3     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_4     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_5     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_6     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_7     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_8     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_9     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_10    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_11    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_12    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_13    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_14    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_15    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|state_0_0_read  |  in |    8|   ap_none  | state_0_0_read |    scalar    |
|state_0_1_read  |  in |    8|   ap_none  | state_0_1_read |    scalar    |
|state_0_2_read  |  in |    8|   ap_none  | state_0_2_read |    scalar    |
|state_0_3_read  |  in |    8|   ap_none  | state_0_3_read |    scalar    |
|state_1_0_read  |  in |    8|   ap_none  | state_1_0_read |    scalar    |
|state_1_1_read  |  in |    8|   ap_none  | state_1_1_read |    scalar    |
|state_1_2_read  |  in |    8|   ap_none  | state_1_2_read |    scalar    |
|state_1_3_read  |  in |    8|   ap_none  | state_1_3_read |    scalar    |
|state_2_0_read  |  in |    8|   ap_none  | state_2_0_read |    scalar    |
|state_2_1_read  |  in |    8|   ap_none  | state_2_1_read |    scalar    |
|state_2_2_read  |  in |    8|   ap_none  | state_2_2_read |    scalar    |
|state_2_3_read  |  in |    8|   ap_none  | state_2_3_read |    scalar    |
|state_3_0_read  |  in |    8|   ap_none  | state_3_0_read |    scalar    |
|state_3_1_read  |  in |    8|   ap_none  | state_3_1_read |    scalar    |
|state_3_2_read  |  in |    8|   ap_none  | state_3_2_read |    scalar    |
|state_3_3_read  |  in |    8|   ap_none  | state_3_3_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

