
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.60000000000000000000;
2.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39  225744.9      1.75     781.0   26437.5                          
    0:00:39  225744.9      1.75     781.0   26437.5                          
    0:00:39  226080.0      1.75     781.0   26437.5                          
    0:00:39  226407.2      1.75     781.0   26437.5                          
    0:00:39  226734.4      1.75     781.0   26437.5                          
    0:00:40  227061.6      1.75     781.0   26437.5                          
    0:00:40  227388.8      1.75     781.0   26437.5                          
    0:00:40  227715.9      1.75     781.0   26437.5                          
    0:00:40  228349.3      1.75     779.6   24220.1                          
    0:01:11  238261.5      1.28     590.9     339.7                          
    0:01:11  238229.6      1.28     590.9     339.7                          
    0:01:11  238229.6      1.28     590.9     339.7                          
    0:01:12  238230.1      1.28     590.9     339.7                          
    0:01:12  238230.1      1.28     590.9     339.7                          
    0:01:35  196981.2      1.67     579.6     338.1                          
    0:01:37  196957.3      1.30     561.1     335.8                          
    0:01:42  196959.7      1.28     558.8     328.5                          
    0:01:43  196960.2      1.25     556.6     318.7                          
    0:01:47  196968.2      1.25     552.9     313.9                          
    0:01:48  196972.7      1.24     551.6     306.6                          
    0:01:49  196982.0      1.24     548.0     296.8                          
    0:01:50  196985.8      1.23     547.1     294.4                          
    0:01:51  196982.3      1.23     546.2     294.4                          
    0:01:52  196977.0      1.23     545.7     294.4                          
    0:01:53  196974.3      1.23     545.0     294.4                          
    0:01:54  196761.3      1.23     545.0     294.4                          
    0:01:54  196761.3      1.23     545.0     294.4                          
    0:01:55  196783.3      1.23     544.2     245.7                          
    0:01:55  196805.4      1.23     544.2     197.1                          
    0:01:56  196818.2      1.23     543.9     148.4                          
    0:01:57  196833.3      1.23     543.9      99.8                          
    0:01:58  196852.0      1.23     543.9      51.1                          
    0:01:58  196863.7      1.23     543.8       4.9                          
    0:01:59  196864.7      1.23     543.8       0.0                          
    0:01:59  196864.7      1.23     543.8       0.0                          
    0:01:59  196864.7      1.23     543.8       0.0                          
    0:01:59  196864.7      1.23     543.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:59  196864.7      1.23     543.8       0.0                          
    0:01:59  196901.2      1.22     541.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  196955.2      1.22     535.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:59  196968.7      1.21     532.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:59  196977.5      1.21     532.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:00  196997.7      1.20     530.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197035.2      1.19     526.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  197069.3      1.18     523.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  197088.4      1.18     522.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197101.2      1.17     520.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197128.3      1.17     519.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197140.0      1.17     518.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197159.5      1.17     517.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:00  197176.2      1.16     516.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197199.6      1.16     515.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:01  197217.2      1.15     514.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197220.9      1.15     514.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197230.5      1.15     513.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197239.3      1.15     513.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  197264.0      1.15     511.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197287.1      1.15     510.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197298.6      1.15     510.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197402.3      1.15     505.4     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  197469.1      1.14     502.8     193.7 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  197484.2      1.14     502.1     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197511.1      1.14     500.4     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  197568.6      1.14     494.8     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  197629.2      1.14     488.8     193.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  197636.1      1.13     488.6     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197658.2      1.13     487.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197658.2      1.13     487.9     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197671.2      1.13     487.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197685.9      1.13     486.9     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197696.8      1.13     486.3     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:02  197708.8      1.12     485.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197726.0      1.12     484.9     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  197726.0      1.12     484.9     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197737.2      1.12     484.2     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197748.4      1.12     483.5     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197754.2      1.12     483.1     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197794.7      1.11     482.6     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  197839.4      1.11     481.9     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197853.5      1.10     481.4     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197883.0      1.10     478.7     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  197912.5      1.10     476.0     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197958.0      1.10     472.2     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  197991.5      1.10     469.3     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  198016.5      1.10     467.3     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198024.5      1.10     467.1     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198031.4      1.09     466.7     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198054.8      1.09     465.6     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198068.9      1.09     464.6     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198072.9      1.09     464.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:03  198091.8      1.09     463.1     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198103.0      1.09     462.9     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198105.4      1.08     462.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198122.6      1.08     462.0     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198138.9      1.08     461.1     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198149.8      1.08     460.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198151.1      1.08     460.7     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198180.9      1.08     458.2     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  198186.2      1.08     458.0     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198195.3      1.08     457.6     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:04  198201.7      1.08     457.2     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:04  198217.6      1.08     456.4     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198235.4      1.08     455.7     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05  198251.4      1.07     454.3     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198283.8      1.07     451.7     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198296.6      1.07     451.1     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198301.1      1.07     450.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198319.2      1.07     450.2     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198324.8      1.07     449.9     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198353.3      1.07     447.7     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198381.7      1.07     445.5     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198402.7      1.06     444.3     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198406.2      1.06     444.2     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198420.3      1.06     442.9     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198441.8      1.06     441.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198442.6      1.05     441.1     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198449.6      1.05     440.9     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198456.2      1.05     440.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198468.7      1.05     439.8     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198483.1      1.05     438.6     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198513.4      1.05     436.9     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198529.6      1.05     435.5     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198563.7      1.05     432.7     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198574.1      1.05     432.4     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198584.4      1.05     431.9     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198601.7      1.04     430.6     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198614.2      1.04     429.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198619.8      1.04     429.3     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198621.9      1.04     429.1     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198624.1      1.04     429.0     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198640.3      1.03     428.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198652.3      1.03     427.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198662.9      1.03     427.3     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198673.0      1.02     426.5     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198683.9      1.02     425.9     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198695.9      1.02     424.9     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198708.4      1.02     424.2     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198723.3      1.02     423.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198731.8      1.01     423.2     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198743.2      1.01     422.3     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198756.0      1.01     421.4     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198767.2      1.01     420.7     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198780.7      1.01     420.0     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198793.2      1.01     419.3     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198794.0      1.01     419.0     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198807.1      1.00     418.3     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198815.8      1.00     417.6     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198832.3      1.00     416.3     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198843.2      1.00     415.4     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198851.8      1.00     414.9     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198864.8      1.00     414.1     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198873.6      1.00     413.5     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  198884.2      0.99     413.0     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198896.2      0.99     411.9     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198906.6      0.99     411.3     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198915.3      0.99     410.6     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198923.6      0.99     409.9     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:09  198929.7      0.99     409.3     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198939.8      0.99     408.5     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198949.1      0.99     407.9     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198959.8      0.98     407.2     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198970.4      0.98     406.7     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198981.3      0.98     406.2     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198990.6      0.98     405.6     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198991.4      0.98     405.5     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:10  198991.4      0.98     405.5     411.7                          
    0:02:14  194183.2      0.98     405.5     411.7                          
    0:02:14  194183.2      0.98     405.5     411.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:14  194183.2      0.98     405.5     411.7                          
    0:02:14  194167.8      0.98     404.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  194189.6      0.98     402.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  194199.7      0.98     401.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  194220.4      0.98     400.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:14  194221.0      0.98     399.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194251.0      0.98     397.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  194264.6      0.98     396.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  194264.6      0.98     396.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194280.8      0.98     395.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:15  194296.5      0.98     395.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194305.3      0.98     394.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  194305.3      0.98     394.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194320.7      0.98     392.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194323.9      0.98     392.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:15  194350.0      0.98     390.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  194364.6      0.98     390.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194365.1      0.98     390.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:15  194387.7      0.98     388.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:16  194421.0      0.98     385.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  194434.0      0.98     385.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:16  194450.0      0.98     384.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:16  194469.9      0.98     384.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:16  194483.8      0.98     383.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:16  194497.6      0.98     382.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  194524.7      0.97     379.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  194536.7      0.97     378.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:16  194562.2      0.97     376.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  194570.5      0.97     376.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  194581.7      0.97     375.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:16  194586.4      0.97     375.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17  194593.6      0.97     375.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:17  194600.0      0.97     375.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:17  194620.0      0.97     374.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:17  194629.5      0.97     373.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:17  194635.7      0.96     373.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  194645.2      0.96     373.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:17  194659.6      0.95     372.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  194668.1      0.95     372.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17  194668.1      0.95     372.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17  194671.8      0.95     372.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  194683.5      0.95     371.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:18  194703.2      0.94     369.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:18  194703.8      0.94     369.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  194703.8      0.94     369.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:18  194703.8      0.94     369.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  194715.5      0.94     368.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:19  194715.2      0.94     368.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  194725.3      0.94     368.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19  194749.2      0.94     366.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  194758.8      0.94     365.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  194784.9      0.94     363.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:19  194787.8      0.94     363.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:19  194794.2      0.94     362.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  194809.9      0.94     361.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  194826.1      0.94     361.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:19  194826.1      0.94     361.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  194834.4      0.94     361.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:20  194839.9      0.94     360.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:20  194843.7      0.93     360.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:20  194853.0      0.93     360.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:20  194853.8      0.93     360.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:20  194858.8      0.93     359.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:20  194865.5      0.93     359.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  194874.3      0.93     359.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:20  194885.4      0.93     358.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  194898.2      0.93     358.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  194903.8      0.93     357.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:20  194913.4      0.93     357.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  194938.6      0.93     355.3      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  194953.0      0.93     354.3      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  194953.0      0.93     354.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:21  194969.2      0.92     353.0      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  194983.8      0.92     352.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:21  194989.4      0.92     352.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:21  194999.8      0.92     351.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:21  195007.8      0.92     351.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:21  195017.4      0.92     350.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:21  195026.4      0.92     349.7      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  195045.8      0.92     348.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:21  195049.8      0.92     348.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:22  195062.1      0.91     348.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:22  195067.6      0.91     347.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  195071.6      0.91     347.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:22  195081.5      0.91     347.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:22  195092.9      0.91     346.2      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  195100.1      0.91     346.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:22  195103.3      0.91     346.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:22  195133.1      0.91     344.8      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:22  195151.7      0.91     344.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  195170.0      0.91     342.8      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  195170.0      0.91     342.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:22  195170.0      0.91     342.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  195170.0      0.90     342.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:23  195177.0      0.90     342.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:23  195192.9      0.90     341.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  195206.5      0.90     340.4      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  195206.5      0.90     340.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:23  195220.1      0.90     339.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  195220.1      0.90     339.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  195220.1      0.90     339.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:23  195235.0      0.90     339.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:23  195235.2      0.90     338.9      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:23  195244.3      0.90     338.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  195249.6      0.90     338.4      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:23  195252.5      0.90     338.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:23  195269.8      0.90     337.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  195273.3      0.90     336.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:24  195273.3      0.90     336.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:24  195276.2      0.90     336.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:24  195276.2      0.89     336.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  195292.4      0.89     335.3      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  195294.8      0.89     335.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:24  195294.8      0.89     335.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:24  195310.2      0.89     334.1      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  195319.5      0.89     333.3      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  195337.4      0.89     331.8      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  195338.2      0.89     331.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  195338.2      0.89     331.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:25  195351.7      0.89     330.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:25  195360.8      0.89     330.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  195374.3      0.89     329.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  195374.1      0.89     329.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:25  195374.6      0.89     329.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:25  195374.6      0.89     329.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:25  195374.6      0.88     329.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:25  195384.2      0.88     328.4      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  195388.4      0.88     328.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:25  195388.7      0.88     328.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:25  195406.8      0.88     327.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  195410.0      0.88     326.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:26  195412.6      0.88     326.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:26  195412.6      0.88     326.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:26  195412.6      0.88     326.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:26  195420.1      0.88     326.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:26  195436.3      0.88     325.8      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:26  195447.2      0.88     325.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:26  195457.3      0.88     324.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:27  195458.4      0.88     324.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:27  195464.0      0.88     324.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:27  195463.7      0.88     324.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:27  195480.7      0.88     323.2      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  195480.7      0.88     323.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  195485.5      0.88     322.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:28  195486.1      0.88     322.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:28  195488.7      0.87     322.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  195497.2      0.87     322.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:29  195497.2      0.87     322.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:29  195507.6      0.87     321.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  195513.7      0.87     321.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:29  195515.1      0.87     321.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:29  195521.7      0.87     321.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:29  195536.3      0.87     320.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:29  195551.0      0.87     319.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  195551.8      0.87     319.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195568.5      0.87     319.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195578.1      0.86     318.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:30  195587.9      0.86     318.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  195599.9      0.86     317.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:30  195613.2      0.86     316.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  195622.0      0.85     316.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195636.9      0.85     316.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195649.1      0.85     315.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195662.9      0.85     314.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195671.7      0.85     314.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:30  195685.3      0.85     313.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195695.7      0.85     312.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195708.7      0.84     312.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195722.0      0.84     311.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  195731.0      0.84     311.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195741.9      0.84     310.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195747.5      0.84     310.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:31  195758.2      0.84     309.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195766.7      0.84     309.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195780.3      0.84     309.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195787.2      0.84     308.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195799.4      0.84     308.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195811.1      0.84     307.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  195818.3      0.83     306.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195823.6      0.83     306.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:32  195834.0      0.83     306.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195848.6      0.83     305.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195855.3      0.83     304.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195865.9      0.83     304.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195875.2      0.83     303.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:32  195881.9      0.83     303.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195883.5      0.83     303.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195892.2      0.83     302.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195896.0      0.83     302.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:32  195896.0      0.83     302.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:33  195896.0      0.83     302.3       0.0                          
    0:02:33  195896.0      0.83     302.3       0.0                          
    0:02:39  193124.2      0.83     302.2       0.0                          
    0:02:42  191194.7      0.83     302.2       0.0                          
    0:02:43  190953.7      0.83     302.2       0.0                          
    0:02:44  190707.4      0.83     302.3       0.0                          
    0:02:46  190439.8      0.83     302.6       0.0                          
    0:02:46  190247.2      0.83     302.6       0.0                          
    0:02:47  190054.6      0.83     302.6       0.0                          
    0:02:48  189862.0      0.83     302.6       0.0                          
    0:02:48  189669.4      0.83     302.6       0.0                          
    0:02:49  189477.4      0.83     302.6       0.0                          
    0:02:50  189285.3      0.83     302.6       0.0                          
    0:02:51  189029.4      0.83     302.6       0.0                          
    0:02:52  188879.4      0.83     302.6       0.0                          
    0:02:52  188724.1      0.83     302.6       0.0                          
    0:02:53  188638.4      0.83     302.6       0.0                          
    0:02:54  188542.7      0.83     302.6       0.0                          
    0:02:54  188542.7      0.83     302.6       0.0                          
    0:02:55  188542.7      0.83     302.6       0.0                          
    0:02:56  188433.9      0.84     303.9       0.0                          
    0:02:56  188431.5      0.84     304.0       0.0                          
    0:02:56  188431.5      0.84     304.0       0.0                          
    0:02:56  188431.5      0.84     304.0       0.0                          
    0:02:56  188431.5      0.84     304.0       0.0                          
    0:02:57  188431.5      0.84     304.0       0.0                          
    0:02:57  188431.5      0.84     304.0       0.0                          
    0:02:57  188449.6      0.83     302.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  188450.1      0.83     302.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  188458.1      0.83     301.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  188458.6      0.83     301.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:57  188471.6      0.83     301.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  188473.0      0.83     301.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  188476.2      0.83     300.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:57  188476.2      0.83     300.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  188476.4      0.83     300.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:57  188476.2      0.83     300.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:57  188477.5      0.83     300.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  188477.8      0.83     300.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:58  188489.5      0.83     299.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  188493.7      0.83     299.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:58  188494.8      0.83     299.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:58  188494.8      0.83     299.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  188494.8      0.83     299.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  188498.0      0.83     299.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:58  188500.4      0.83     299.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:58  188502.0      0.83     299.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:58  188502.2      0.83     298.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:58  188508.6      0.83     298.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:59  188515.0      0.82     298.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  188513.9      0.82     298.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188514.5      0.82     297.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188527.0      0.82     296.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188527.0      0.82     296.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188528.6      0.82     296.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:59  188529.9      0.82     296.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  188529.9      0.82     296.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:59  188539.7      0.82     295.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188540.3      0.82     295.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188542.7      0.82     295.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188547.4      0.82     294.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188550.4      0.82     294.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  188553.0      0.82     294.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  188553.8      0.82     294.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:00  188557.0      0.82     294.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:00  188569.5      0.82     293.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:00  188570.3      0.82     293.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:00  188570.6      0.82     293.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:00  188581.5      0.82     293.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188592.9      0.82     291.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188600.4      0.82     291.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188613.4      0.82     290.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188617.1      0.82     290.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:00  188617.1      0.82     289.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188617.1      0.82     289.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188627.0      0.82     289.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  188627.0      0.82     289.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:01  188629.1      0.82     289.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:01  188594.5      0.82     289.0       0.0                          
    0:03:02  188517.9      0.82     289.0       0.0                          
    0:03:04  188370.6      0.82     289.0       0.0                          
    0:03:05  188327.7      0.82     289.0       0.0                          
    0:03:05  188265.2      0.82     288.9       0.0                          
    0:03:05  188199.5      0.82     288.7       0.0                          
    0:03:05  188137.5      0.82     288.7       0.0                          
    0:03:06  188077.4      0.82     288.6       0.0                          
    0:03:06  188018.6      0.82     288.6       0.0                          
    0:03:06  187956.9      0.82     288.5       0.0                          
    0:03:06  187892.8      0.82     288.5       0.0                          
    0:03:07  187825.3      0.82     288.5       0.0                          
    0:03:07  187760.9      0.82     288.5       0.0                          
    0:03:07  187610.1      0.82     288.5       0.0                          
    0:03:08  187457.6      0.82     288.5       0.0                          
    0:03:08  187305.2      0.82     288.5       0.0                          
    0:03:09  187152.0      0.82     288.5       0.0                          
    0:03:09  186999.6      0.82     288.5       0.0                          
    0:03:09  186847.2      0.82     288.5       0.0                          
    0:03:10  186694.0      0.82     288.5       0.0                          
    0:03:10  186541.5      0.82     288.5       0.0                          
    0:03:10  186396.0      0.82     288.5       0.0                          
    0:03:11  186261.7      0.82     288.5       0.0                          
    0:03:11  186131.9      0.82     288.5       0.0                          
    0:03:12  185997.6      0.82     288.5       0.0                          
    0:03:12  185871.0      0.82     288.5       0.0                          
    0:03:13  185768.8      0.82     288.5       0.0                          
    0:03:13  185739.3      0.82     288.5       0.0                          
    0:03:14  185680.2      0.82     288.5       0.0                          
    0:03:14  185575.7      0.82     288.5       0.0                          
    0:03:15  185513.5      0.82     288.5       0.0                          
    0:03:15  185498.3      0.82     288.4       0.0                          
    0:03:15  185496.7      0.82     288.4       0.0                          
    0:03:15  185494.0      0.82     288.4       0.0                          
    0:03:16  185492.4      0.82     288.4       0.0                          
    0:03:19  185484.7      0.82     288.4       0.0                          
    0:03:19  185471.4      0.83     289.3       0.0                          
    0:03:19  185471.4      0.83     289.3       0.0                          
    0:03:19  185471.4      0.83     289.3       0.0                          
    0:03:19  185471.4      0.83     289.3       0.0                          
    0:03:19  185471.4      0.83     289.3       0.0                          
    0:03:19  185471.4      0.83     289.3       0.0                          
    0:03:19  185471.7      0.83     289.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:19  185472.5      0.82     289.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:20  185473.0      0.82     288.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:20  185473.0      0.82     288.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:20  185476.2      0.82     288.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:20  185488.2      0.82     287.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  185488.4      0.82     287.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:20  185487.9      0.82     287.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:20  185488.7      0.82     287.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:20  185497.2      0.82     287.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  185497.5      0.82     287.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:21  185502.3      0.82     286.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  185505.5      0.82     286.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:21  185516.9      0.82     285.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  185516.9      0.81     285.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:21  185525.2      0.81     285.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  185531.5      0.81     284.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:21  185531.5      0.81     284.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:21  185531.5      0.81     284.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:21  185531.5      0.81     284.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:21  185533.4      0.81     284.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:21  185533.4      0.81     284.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:21  185540.1      0.81     284.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:21  185540.3      0.81     284.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:22  185541.1      0.81     284.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:23  185541.4      0.81     284.2       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Vec_x_Mem/Mem/reset': 2003 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:11:42 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              82325.936657
Buf/Inv area:                     3162.208001
Noncombinational area:          103215.444421
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                185541.381078
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:11:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  46.0988 mW   (93%)
  Net Switching Power  =   3.3913 mW    (7%)
                         ---------
Total Dynamic Power    =  49.4901 mW  (100%)

Cell Leakage Power     =   3.8597 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.4685e+04          486.3154        1.7439e+06        4.6914e+04  (  87.94%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4144e+03        2.9050e+03        2.1159e+06        6.4351e+03  (  12.06%)
--------------------------------------------------------------------------------------------------
Total          4.6100e+04 uW     3.3913e+03 uW     3.8597e+06 nW     5.3349e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:11:51 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)     0.13       0.22 f
  path/path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE20_LOGSIZE5_0)
                                                          0.00       0.22 f
  path/path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE20_0)
                                                          0.00       0.22 f
  path/path/path/in0[1] (mac_b20_g1_0)                    0.00       0.22 f
  path/path/path/mult_21/a[1] (mac_b20_g1_0_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/path/path/mult_21/U1010/ZN (INV_X1)                0.05       0.27 r
  path/path/path/mult_21/U1017/Z (XOR2_X1)                0.08       0.35 r
  path/path/path/mult_21/U973/ZN (AND2_X1)                0.06       0.41 r
  path/path/path/mult_21/U1095/ZN (INV_X1)                0.03       0.44 f
  path/path/path/mult_21/U1170/ZN (OAI22_X1)              0.05       0.49 r
  path/path/path/mult_21/U273/S (HA_X1)                   0.05       0.54 f
  path/path/path/mult_21/U892/ZN (NAND2_X1)               0.04       0.58 r
  path/path/path/mult_21/U812/ZN (NAND3_X1)               0.04       0.63 f
  path/path/path/mult_21/U921/ZN (NAND2_X1)               0.04       0.67 r
  path/path/path/mult_21/U902/ZN (NAND3_X1)               0.04       0.71 f
  path/path/path/mult_21/U941/ZN (NAND2_X1)               0.04       0.74 r
  path/path/path/mult_21/U938/ZN (NAND3_X1)               0.04       0.78 f
  path/path/path/mult_21/U947/ZN (NAND2_X1)               0.04       0.82 r
  path/path/path/mult_21/U820/ZN (NAND3_X1)               0.04       0.86 f
  path/path/path/mult_21/U825/ZN (NAND2_X1)               0.03       0.89 r
  path/path/path/mult_21/U828/ZN (NAND3_X1)               0.03       0.92 f
  path/path/path/mult_21/U94/CO (FA_X1)                   0.10       1.02 f
  path/path/path/mult_21/U1086/ZN (NAND2_X1)              0.03       1.05 r
  path/path/path/mult_21/U1088/ZN (NAND3_X1)              0.04       1.09 f
  path/path/path/mult_21/U92/CO (FA_X1)                   0.10       1.18 f
  path/path/path/mult_21/U1125/ZN (NAND2_X1)              0.04       1.22 r
  path/path/path/mult_21/U1127/ZN (NAND3_X1)              0.04       1.26 f
  path/path/path/mult_21/U1092/ZN (NAND2_X1)              0.04       1.30 r
  path/path/path/mult_21/U1094/ZN (NAND3_X1)              0.04       1.34 f
  path/path/path/mult_21/U838/ZN (NAND2_X1)               0.03       1.38 r
  path/path/path/mult_21/U804/ZN (NAND3_X1)               0.04       1.42 f
  path/path/path/mult_21/U1057/ZN (NAND2_X1)              0.03       1.45 r
  path/path/path/mult_21/U1060/ZN (NAND3_X1)              0.04       1.49 f
  path/path/path/mult_21/U857/ZN (NAND2_X1)               0.04       1.52 r
  path/path/path/mult_21/U817/ZN (NAND3_X1)               0.04       1.57 f
  path/path/path/mult_21/U883/ZN (NAND2_X1)               0.03       1.60 r
  path/path/path/mult_21/U886/ZN (NAND3_X1)               0.04       1.64 f
  path/path/path/mult_21/U1022/ZN (NAND2_X1)              0.04       1.69 r
  path/path/path/mult_21/U871/ZN (NAND3_X1)               0.04       1.73 f
  path/path/path/mult_21/U1031/ZN (NAND2_X1)              0.04       1.77 r
  path/path/path/mult_21/U1034/ZN (NAND3_X1)              0.04       1.80 f
  path/path/path/mult_21/U928/ZN (NAND2_X1)               0.03       1.83 r
  path/path/path/mult_21/U870/ZN (NAND3_X1)               0.04       1.87 f
  path/path/path/mult_21/U1050/ZN (NAND2_X1)              0.03       1.90 r
  path/path/path/mult_21/U1053/ZN (NAND3_X1)              0.04       1.94 f
  path/path/path/mult_21/U851/ZN (NAND2_X1)               0.03       1.98 r
  path/path/path/mult_21/U853/ZN (NAND3_X1)               0.05       2.03 f
  path/path/path/mult_21/U897/ZN (NAND2_X1)               0.04       2.07 r
  path/path/path/mult_21/U899/ZN (NAND3_X1)               0.04       2.11 f
  path/path/path/mult_21/U1114/ZN (NAND2_X1)              0.04       2.16 r
  path/path/path/mult_21/U906/ZN (NAND3_X1)               0.04       2.19 f
  path/path/path/mult_21/U1120/ZN (NAND2_X1)              0.04       2.23 r
  path/path/path/mult_21/U1121/ZN (NAND3_X1)              0.04       2.27 f
  path/path/path/mult_21/U1068/ZN (NAND2_X1)              0.04       2.31 r
  path/path/path/mult_21/U1070/ZN (NAND3_X1)              0.04       2.35 f
  path/path/path/mult_21/U1073/ZN (NAND2_X1)              0.04       2.38 r
  path/path/path/mult_21/U1074/ZN (NAND3_X1)              0.04       2.43 f
  path/path/path/mult_21/U1077/ZN (NAND2_X1)              0.04       2.47 r
  path/path/path/mult_21/U1078/ZN (NAND3_X1)              0.04       2.51 f
  path/path/path/mult_21/U1081/ZN (NAND2_X1)              0.03       2.54 r
  path/path/path/mult_21/U1082/ZN (NAND3_X1)              0.05       2.59 f
  path/path/path/mult_21/U809/ZN (NAND2_X1)               0.04       2.62 r
  path/path/path/mult_21/U811/ZN (NAND3_X1)               0.05       2.67 f
  path/path/path/mult_21/U865/ZN (NAND2_X1)               0.04       2.70 r
  path/path/path/mult_21/U867/ZN (NAND3_X1)               0.04       2.75 f
  path/path/path/mult_21/U1026/ZN (NAND2_X1)              0.04       2.79 r
  path/path/path/mult_21/U935/ZN (NAND3_X1)               0.04       2.83 f
  path/path/path/mult_21/U1042/ZN (NAND2_X1)              0.04       2.87 r
  path/path/path/mult_21/U1043/ZN (NAND3_X1)              0.04       2.91 f
  path/path/path/mult_21/U1046/ZN (NAND2_X1)              0.04       2.95 r
  path/path/path/mult_21/U1047/ZN (NAND3_X1)              0.04       2.98 f
  path/path/path/mult_21/U844/ZN (NAND2_X1)               0.03       3.02 r
  path/path/path/mult_21/U846/ZN (NAND3_X1)               0.04       3.06 f
  path/path/path/mult_21/U1102/ZN (NAND2_X1)              0.04       3.10 r
  path/path/path/mult_21/U1103/ZN (NAND3_X1)              0.04       3.14 f
  path/path/path/mult_21/U1107/ZN (NAND2_X1)              0.04       3.18 r
  path/path/path/mult_21/U903/ZN (NAND3_X1)               0.04       3.21 f
  path/path/path/mult_21/U911/ZN (NAND2_X1)               0.03       3.25 r
  path/path/path/mult_21/U913/ZN (NAND3_X1)               0.04       3.29 f
  path/path/path/mult_21/U918/ZN (NAND2_X1)               0.03       3.32 r
  path/path/path/mult_21/U798/ZN (AND3_X1)                0.05       3.37 r
  path/path/path/mult_21/product[39] (mac_b20_g1_0_DW_mult_tc_0)
                                                          0.00       3.37 r
  path/path/path/genblk1.add_in_reg[39]/D (DFF_X2)        0.01       3.38 r
  data arrival time                                                  3.38

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  path/path/path/genblk1.add_in_reg[39]/CK (DFF_X2)       0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
