// Seed: 2957028714
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    output wor id_4,
    input tri1 id_5,
    input tri0 id_6
    , id_20,
    input supply1 id_7,
    output wand id_8,
    output wand id_9,
    input uwire id_10,
    inout tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    output wand id_14,
    output supply0 id_15,
    output tri1 id_16,
    input wire id_17,
    output wand id_18
);
  wire id_21;
endmodule
module module_0 (
    output tri id_0,
    input wor id_1,
    input tri0 id_2,
    input tri module_1,
    input supply1 id_4,
    input uwire id_5
    , id_7
);
  generate
    if (id_5) assign id_7 = id_2 - id_3;
  endgenerate
  always @(negedge 1 or negedge 1) id_7 = id_5;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_2,
      id_7,
      id_0,
      id_4,
      id_5,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
