/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [52:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  reg [4:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [6:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  reg [15:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [16:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_69z;
  reg [20:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [6:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  reg [12:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  reg [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~in_data[53];
  assign celloutsig_1_0z = ~in_data[181];
  assign celloutsig_0_1z = ~celloutsig_0_0z[0];
  assign celloutsig_0_27z = ~celloutsig_0_26z;
  assign celloutsig_0_51z = ~((celloutsig_0_4z | celloutsig_0_43z[4]) & celloutsig_0_11z[10]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[150]);
  assign celloutsig_0_35z = celloutsig_0_13z[34] ^ celloutsig_0_26z;
  assign celloutsig_0_38z = in_data[55] ^ celloutsig_0_28z;
  assign celloutsig_0_80z = celloutsig_0_48z ^ celloutsig_0_39z[2];
  assign celloutsig_0_8z = celloutsig_0_7z[2] ^ celloutsig_0_5z;
  assign celloutsig_1_8z = celloutsig_1_4z[9] ^ celloutsig_1_4z[3];
  assign celloutsig_1_17z = celloutsig_1_8z ^ celloutsig_1_9z[0];
  assign celloutsig_0_28z = celloutsig_0_26z ^ celloutsig_0_20z;
  assign celloutsig_0_31z = celloutsig_0_24z[1] ^ celloutsig_0_28z;
  assign celloutsig_0_0z = in_data[27:24] & in_data[82:79];
  assign celloutsig_0_45z = { celloutsig_0_11z[8:6], celloutsig_0_21z } & { celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_38z };
  assign celloutsig_0_47z = { celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_20z } & { celloutsig_0_39z[4:3], celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_19z, celloutsig_0_44z };
  assign celloutsig_0_9z = celloutsig_0_0z[3:1] & { celloutsig_0_0z[1:0], celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_4z[16:13], celloutsig_1_0z } & celloutsig_1_6z[5:1];
  assign celloutsig_0_3z = in_data[16:1] & { celloutsig_0_2z[5:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = celloutsig_0_22z[11:6] >= { celloutsig_0_33z[6], celloutsig_0_7z };
  assign celloutsig_0_5z = celloutsig_0_3z[8:6] >= { celloutsig_0_0z[3:2], celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[16:12] >= { in_data[162:161], celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[101:99], celloutsig_1_5z, celloutsig_1_1z } >= { celloutsig_1_6z[8:7], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_14z[11:2], celloutsig_1_7z, celloutsig_1_0z } >= { in_data[182:181], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_6z[8:6], celloutsig_1_17z, celloutsig_1_8z } >= celloutsig_1_4z[8:4];
  assign celloutsig_0_12z = celloutsig_0_11z[13:3] >= { in_data[25:19], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_17z[16:4], celloutsig_0_15z } >= { celloutsig_0_11z[13:0], celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_16z[11:9] >= celloutsig_0_6z[14:12];
  assign celloutsig_0_21z = celloutsig_0_2z[4:0] >= celloutsig_0_7z;
  assign celloutsig_0_33z = celloutsig_0_3z[12:0] * { celloutsig_0_2z[4:1], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_29z };
  assign celloutsig_0_43z = { celloutsig_0_13z[17:2], celloutsig_0_21z } * { celloutsig_0_40z[10:0], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_1_4z = in_data[167:144] * { in_data[102:101], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_6z[1:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z } * celloutsig_1_2z[9:5];
  assign celloutsig_0_22z = { celloutsig_0_3z[14:0], celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_10z } * { celloutsig_0_6z[19:12], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_39z = celloutsig_0_2z[0] ? celloutsig_0_11z[10:5] : { celloutsig_0_9z[1:0], celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_38z, celloutsig_0_35z };
  assign celloutsig_0_7z = celloutsig_0_3z[3] ? celloutsig_0_6z[19:15] : { celloutsig_0_6z[6:3], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[150] ? in_data[149:147] : { in_data[111:110], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[181] ? { in_data[110:106], celloutsig_1_1z, celloutsig_1_3z } : celloutsig_1_4z[23:15];
  assign celloutsig_1_9z = celloutsig_1_1z[1] ? celloutsig_1_6z[6:3] : in_data[182:179];
  assign celloutsig_1_13z = celloutsig_1_1z[2] ? { celloutsig_1_12z[12], celloutsig_1_11z, celloutsig_1_3z } : celloutsig_1_6z[7:1];
  assign celloutsig_1_18z = celloutsig_1_14z[19] ? { celloutsig_1_7z, celloutsig_1_6z } : { celloutsig_1_14z[18:10], celloutsig_1_15z };
  assign celloutsig_0_13z = celloutsig_0_8z ? { celloutsig_0_11z[8:6], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z, 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z } : { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z, 1'h0, celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_6z[6] ? { celloutsig_0_9z, celloutsig_0_8z } : celloutsig_0_13z[46:43];
  assign celloutsig_0_16z = celloutsig_0_0z[0] ? celloutsig_0_6z[11:0] : { celloutsig_0_3z[12:2], celloutsig_0_12z };
  assign celloutsig_0_4z = ~^ in_data[76:69];
  assign celloutsig_0_44z = ~^ celloutsig_0_34z[4:1];
  assign celloutsig_0_48z = ~^ { celloutsig_0_29z[6:4], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_36z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z[3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = ~^ celloutsig_0_3z[9:6];
  assign celloutsig_0_26z = ~^ celloutsig_0_17z[15:12];
  assign celloutsig_0_30z = ~^ { celloutsig_0_13z[17:4], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_34z = { celloutsig_0_11z[10:7], celloutsig_0_19z, celloutsig_0_8z } >>> celloutsig_0_17z[8:3];
  assign celloutsig_0_69z = { celloutsig_0_47z[5:2], celloutsig_0_31z } >>> { celloutsig_0_2z[4:2], celloutsig_0_51z, celloutsig_0_21z };
  assign celloutsig_0_81z = { celloutsig_0_69z[0], celloutsig_0_39z } >>> { celloutsig_0_40z[12:7], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_12z[12:1], celloutsig_1_8z, celloutsig_1_13z } >>> { celloutsig_1_2z[14:5], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_13z[51:42], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_12z } >>> celloutsig_0_13z[32:16];
  assign celloutsig_0_2z = { in_data[53:50], celloutsig_0_1z, celloutsig_0_1z } >>> { in_data[17], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_6z[9:6] >>> in_data[54:51];
  always_latch
    if (clkin_data[32]) celloutsig_0_40z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_40z = { celloutsig_0_3z[14:1], celloutsig_0_4z, celloutsig_0_18z };
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 21'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_6z = in_data[65:45];
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[144:127];
  always_latch
    if (!clkin_data[96]) celloutsig_1_12z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_9z[2], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 17'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_6z[16:2], celloutsig_0_8z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_24z = celloutsig_0_17z[9:5];
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_13z[15:14], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_5z };
  assign { out_data[137:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
