Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Feb 19 19:21:36 2020
| Host             : Jonas-Laptop-A515 running 64-bit major release  (build 9200)
| Command          : report_power -file MB_NoCache_MIG_wrapper_power_routed.rpt -pb MB_NoCache_MIG_wrapper_power_summary_routed.pb -rpx MB_NoCache_MIG_wrapper_power_routed.rpx
| Design           : MB_NoCache_MIG_wrapper
| Device           : xc7a35tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.285        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.209        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 81.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.059 |       38 |       --- |             --- |
| Slice Logic              |     0.025 |    17598 |       --- |             --- |
|   LUT as Logic           |     0.021 |     6555 |     20800 |           31.51 |
|   LUT as Distributed RAM |     0.002 |      792 |      9600 |            8.25 |
|   Register               |     0.001 |     6461 |     41600 |           15.53 |
|   CARRY4                 |    <0.001 |      162 |      8150 |            1.99 |
|   F7/F8 Muxes            |    <0.001 |      262 |     32600 |            0.80 |
|   LUT as Shift Register  |    <0.001 |      384 |      9600 |            4.00 |
|   Others                 |    <0.001 |      672 |       --- |             --- |
| Signals                  |     0.038 |    13515 |       --- |             --- |
| Block RAM                |     0.006 |       16 |        50 |           32.00 |
| MMCM                     |     0.195 |        2 |         5 |           40.00 |
| PLL                      |     0.117 |        1 |         5 |           20.00 |
| I/O                      |     0.531 |       79 |       250 |           31.60 |
| PHASER                   |     0.233 |       28 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     1.285 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.213 |       0.202 |      0.011 |
| Vccaux    |       1.800 |     0.389 |       0.376 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.219 |       0.218 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clk166_66M_design_1_clk_wiz_0_0                                                                                                                           | MB_NoCache_MIG_i/clk_wiz_0/inst/Clk166_66M_design_1_clk_wiz_0_0                                                                                                                                                                        |             6.0 |
| Clk200M_design_1_clk_wiz_0_0                                                                                                                              | MB_NoCache_MIG_i/clk_wiz_0/inst/Clk200M_design_1_clk_wiz_0_0                                                                                                                                                                           |             5.0 |
| Clk50M                                                                                                                                                    | Clk50M                                                                                                                                                                                                                                 |            20.0 |
| MB_NoCache_MIG_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                            | MB_NoCache_MIG_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                          |            33.3 |
| MB_NoCache_MIG_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                          | MB_NoCache_MIG_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                               |            33.3 |
| clk_pll_i                                                                                                                                                 | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |             6.0 |
| clkfbout_design_1_clk_wiz_0_0                                                                                                                             | MB_NoCache_MIG_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                          |            20.0 |
| freq_refclk                                                                                                                                               | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv                                                                                                                                            | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_2                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_3                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            12.0 |
| mem_refclk                                                                                                                                                | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             3.0 |
| oserdes_clk                                                                                                                                               | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.0 |
| oserdes_clk_1                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.0 |
| oserdes_clk_2                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.0 |
| oserdes_clk_3                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.0 |
| oserdes_clk_4                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.0 |
| oserdes_clk_5                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.0 |
| oserdes_clk_6                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.0 |
| oserdes_clk_7                                                                                                                                             | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.0 |
| oserdes_clkdiv                                                                                                                                            | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_1                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_2                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_4                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_5                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_6                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_7                                                                                                                                          | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             6.0 |
| pll_clk3_out                                                                                                                                              | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |             6.0 |
| pll_clkfbout                                                                                                                                              | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             6.0 |
| sync_pulse                                                                                                                                                | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            48.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | MB_NoCache_MIG_i/mig_7series_0/u_MB_NoCache_MIG_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| MB_NoCache_MIG_wrapper                     |     1.209 |
|   MB_NoCache_MIG_i                         |     1.209 |
|     axi_uartlite_0                         |     0.001 |
|       U0                                   |     0.001 |
|     clk_wiz_0                              |     0.107 |
|       inst                                 |     0.107 |
|     mdm_1                                  |     0.001 |
|       U0                                   |     0.001 |
|     microblaze_0                           |     0.021 |
|       U0                                   |     0.021 |
|     microblaze_0_axi_intc                  |     0.002 |
|       U0                                   |     0.002 |
|     microblaze_0_axi_periph                |     0.009 |
|       m02_couplers                         |     0.006 |
|       xbar                                 |     0.002 |
|     microblaze_0_local_memory              |     0.007 |
|       lmb_bram                             |     0.007 |
|     mig_7series_0                          |     1.060 |
|       u_MB_NoCache_MIG_mig_7series_0_1_mig |     1.058 |
+--------------------------------------------+-----------+


