Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd
COMP96 Compile Package "system_cache_pkg"
COMP96 Compile Package Body "system_cache_pkg"
COMP96 Compile Package "system_cache_queue_pkg"
COMP96 Compile Package Body "system_cache_queue_pkg"
COMP96 Compile Entity "carry_and_di"
COMP96 Compile Architecture "IMP" of Entity "carry_and_di"
COMP96 Compile Entity "carry_and"
COMP96 Compile Architecture "IMP" of Entity "carry_and"
COMP96 Compile Entity "carry_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_and_n"
COMP96 Compile Entity "carry_or"
COMP96 Compile Architecture "IMP" of Entity "carry_or"
COMP96 Compile Entity "carry_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_or_n"
COMP96 Compile Entity "carry_vec_or"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_or"
COMP96 Compile Entity "carry_vec_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_and_n"
COMP96 Compile Entity "carry_latch_and"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and"
COMP96 Compile Entity "carry_latch_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and_n"
COMP96 Compile Entity "carry_latch_or"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or"
COMP96 Compile Entity "carry_latch_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or_n"
COMP96 Compile Entity "carry_piperun_step"
COMP96 Compile Architecture "IMP" of Entity "carry_piperun_step"
COMP96 Compile Entity "carry_compare"
COMP96 Compile Architecture "IMP" of Entity "carry_compare"
COMP96 Compile Entity "carry_prio_mux"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux"
COMP96 Compile Entity "carry_prio_mux_enable"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux_enable"
COMP96 Compile Entity "carry_select_and"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and"
COMP96 Compile Entity "carry_select_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and_n"
COMP96 Compile Entity "carry_select_or"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or"
COMP96 Compile Entity "carry_select_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or_n"
COMP96 Compile Entity "carry_compare_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_const"
COMP96 Compile Entity "carry_compare_mask"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask"
COMP96 Compile Entity "carry_compare_mask_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask_const"
COMP96 Compile Entity "comparator"
COMP96 Compile Architecture "IMP" of Entity "comparator"
COMP96 Compile Entity "reg_ce"
COMP96 Compile Architecture "IMP" of Entity "reg_ce"
COMP96 Compile Entity "reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "reg_ce_kill"
COMP96 Compile Entity "bit_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce"
COMP96 Compile Entity "bit_reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce_kill"
COMP96 Compile Entity "sc_statistics_counters"
COMP96 Compile Architecture "IMP" of Entity "sc_statistics_counters"
COMP96 Compile Entity "sc_stat_latency"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_latency"
COMP96 Compile Entity "sc_srl_fifo_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_srl_fifo_counter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_stat_counter". (No entity named "sc_stat_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd" 6701 0
COMP96 Compile Entity "sc_stat_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_counter"
COMP96 Compile Entity "sc_stat_event"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_event"
COMP96 Compile Entity "sc_m_axi_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_axi_interface"
COMP96 Compile Entity "sc_m_ace_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_ace_interface"
COMP96 Compile Entity "sc_transaction_ordering"
COMP96 Compile Architecture "IMP" of Entity "sc_transaction_ordering"
COMP96 Compile Entity "sc_crossbar"
COMP96 Compile Architecture "IMP" of Entity "sc_crossbar"
COMP96 Compile Entity "sc_back_end"
COMP96 Compile Architecture "IMP" of Entity "sc_back_end"
COMP96 Compile Entity "sc_ram_module"
COMP96 Compile Architecture "IMP" of Entity "sc_ram_module"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd" 17801 0
COMP96 Compile Entity "sc_lru_calculate"
COMP96 Compile Architecture "RTL" of Entity "sc_lru_calculate"
COMP96 Compile Entity "sc_lru_module"
COMP96 Compile Architecture "IMP" of Entity "sc_lru_module"
COMP96 Compile Entity "sc_update"
COMP96 Compile Architecture "IMP" of Entity "sc_update"
COMP96 Compile Entity "sc_lookup"
COMP96 Compile Architecture "IMP" of Entity "sc_lookup"
COMP96 Compile Entity "sc_cache_core"
COMP96 Compile Architecture "IMP" of Entity "sc_cache_core"
COMP96 Compile Entity "sc_s_axi_length_generation"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_length_generation"
COMP96 Compile Entity "sc_s_axi_a_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_a_channel"
COMP96 Compile Entity "sc_s_axi_w_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_w_channel"
COMP96 Compile Entity "sc_s_axi_b_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_b_channel"
COMP96 Compile Entity "sc_s_axi_r_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_r_channel"
COMP96 Compile Entity "sc_s_axi_opt_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_opt_interface"
COMP96 Compile Entity "sc_s_axi_gen_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_gen_interface"
COMP96 Compile Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Entity "sc_access"
COMP96 Compile Architecture "IMP" of Entity "sc_access"
COMP96 Compile Entity "sc_arbiter"
COMP96 Compile Architecture "IMP" of Entity "sc_arbiter"
COMP96 Compile Entity "sc_front_end"
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Compile Entity "system_cache"
COMP96 Compile Architecture "IMP" of Entity "system_cache"
COMP96 Compile success 0 Errors 2 Warnings  Analysis time :  2.0 [s]
