@W: BN137 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd":277:0:277:6|Found combinational loop during mapping at net RingOscillator_0.AO14_15_Y
@W: MT532 :"c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\smartgen\common\vhdl\flashfreeze_fsm.vhd":63:6:63:7|Found signal identified as System clock which controls 15 sequential elements including FFCtrl_0/FFCtrl_wrapper_inst/U0/FlashFreeze_FSM_inst/housekeeping_request.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
