{"vcs1":{"timestamp_begin":1747204875.431630429, "rt":8.50, "ut":8.70, "st":0.56}}
{"vcselab":{"timestamp_begin":1747204884.012958993, "rt":0.37, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747204884.445540824, "rt":0.43, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747204874.801353664}
{"VCS_COMP_START_TIME": 1747204874.801353664}
{"VCS_COMP_END_TIME": 1747204885.027405123}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483160}}
{"vcselab": {"peak_mem": 183884}}
