[11:20:31.857] <TB2>     INFO: *** Welcome to pxar ***
[11:20:31.857] <TB2>     INFO: *** Today: 2016/06/13
[11:20:31.864] <TB2>     INFO: *** Version: b2a7-dirty
[11:20:31.864] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:20:31.865] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:20:31.865] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//defaultMaskFile.dat
[11:20:31.865] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C15.dat
[11:20:31.943] <TB2>     INFO:         clk: 4
[11:20:31.943] <TB2>     INFO:         ctr: 4
[11:20:31.943] <TB2>     INFO:         sda: 19
[11:20:31.943] <TB2>     INFO:         tin: 9
[11:20:31.943] <TB2>     INFO:         level: 15
[11:20:31.943] <TB2>     INFO:         triggerdelay: 0
[11:20:31.943] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:20:31.943] <TB2>     INFO: Log level: DEBUG
[11:20:31.954] <TB2>     INFO: Found DTB DTB_WWXLHF
[11:20:31.961] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[11:20:31.965] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[11:20:31.968] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[11:20:33.529] <TB2>     INFO: DUT info: 
[11:20:33.530] <TB2>     INFO: The DUT currently contains the following objects:
[11:20:33.530] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:20:33.530] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[11:20:33.530] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[11:20:33.530] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:20:33.530] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:20:33.530] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:33.531] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:33.532] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:33.540] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32161792
[11:20:33.541] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1327f90
[11:20:33.541] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x129c770
[11:20:33.541] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f44d1d94010
[11:20:33.541] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f44d7fff510
[11:20:33.541] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32227328 fPxarMemory = 0x7f44d1d94010
[11:20:33.545] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[11:20:33.546] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[11:20:33.546] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[11:20:33.546] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:20:33.947] <TB2>     INFO: enter 'restricted' command line mode
[11:20:33.947] <TB2>     INFO: enter test to run
[11:20:33.947] <TB2>     INFO:   test: FPIXTest no parameter change
[11:20:33.947] <TB2>     INFO:   running: fpixtest
[11:20:33.947] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:20:33.950] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:20:33.951] <TB2>     INFO: ######################################################################
[11:20:33.951] <TB2>     INFO: PixTestFPIXTest::doTest()
[11:20:33.951] <TB2>     INFO: ######################################################################
[11:20:33.954] <TB2>     INFO: ######################################################################
[11:20:33.954] <TB2>     INFO: PixTestPretest::doTest()
[11:20:33.954] <TB2>     INFO: ######################################################################
[11:20:33.957] <TB2>     INFO:    ----------------------------------------------------------------------
[11:20:33.957] <TB2>     INFO:    PixTestPretest::programROC() 
[11:20:33.957] <TB2>     INFO:    ----------------------------------------------------------------------
[11:20:51.974] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:20:51.974] <TB2>     INFO: IA differences per ROC:  19.3 19.3 18.5 20.9 19.3 17.7 16.1 20.9 18.5 17.7 19.3 17.7 19.3 19.3 20.1 18.5
[11:20:52.042] <TB2>     INFO:    ----------------------------------------------------------------------
[11:20:52.042] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:20:52.042] <TB2>     INFO:    ----------------------------------------------------------------------
[11:20:52.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[11:20:52.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.8188 mA
[11:20:52.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  74 Ia 23.2188 mA
[11:20:52.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 24.8188 mA
[11:20:52.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  75 Ia 23.2188 mA
[11:20:52.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 24.8188 mA
[11:20:52.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  76 Ia 24.0187 mA
[11:20:52.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[11:20:52.955] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.2188 mA
[11:20:53.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.8188 mA
[11:20:53.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.2188 mA
[11:20:53.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  84 Ia 24.8188 mA
[11:20:53.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 24.0187 mA
[11:20:53.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.6188 mA
[11:20:53.564] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  69 Ia 24.0187 mA
[11:20:53.666] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.0187 mA
[11:20:53.767] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.4188 mA
[11:20:53.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.0187 mA
[11:20:53.970] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.6187 mA
[11:20:54.070] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  92 Ia 24.0187 mA
[11:20:54.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.6188 mA
[11:20:54.272] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  69 Ia 24.0187 mA
[11:20:54.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.2188 mA
[11:20:54.474] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.8188 mA
[11:20:54.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  79 Ia 23.2188 mA
[11:20:54.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  84 Ia 24.8188 mA
[11:20:54.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  80 Ia 24.0187 mA
[11:20:54.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.4188 mA
[11:20:54.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.0187 mA
[11:20:55.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.0187 mA
[11:20:55.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.4188 mA
[11:20:55.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.8188 mA
[11:20:55.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  84 Ia 24.0187 mA
[11:20:55.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.0187 mA
[11:20:55.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.0187 mA
[11:20:55.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.8188 mA
[11:20:55.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 24.0187 mA
[11:20:55.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[11:20:55.998] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.8188 mA
[11:20:56.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  79 Ia 24.0187 mA
[11:20:56.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  76
[11:20:56.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[11:20:56.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  69
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  88
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  92
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  69
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  88
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[11:20:56.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[11:20:56.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[11:20:56.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[11:20:56.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[11:20:56.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[11:20:57.954] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[11:20:57.955] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5
[11:20:57.986] <TB2>     INFO:    ----------------------------------------------------------------------
[11:20:57.986] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[11:20:57.986] <TB2>     INFO:    ----------------------------------------------------------------------
[11:20:58.122] <TB2>     INFO: Expecting 231680 events.
[11:21:06.468] <TB2>     INFO: 231680 events read in total (7629ms).
[11:21:06.624] <TB2>     INFO: Test took 8635ms.
[11:21:06.824] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 72 and Delta(CalDel) = 62
[11:21:06.833] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 59
[11:21:06.837] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 78 and Delta(CalDel) = 64
[11:21:06.840] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 61
[11:21:06.844] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 87 and Delta(CalDel) = 63
[11:21:06.848] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[11:21:06.851] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 61
[11:21:06.855] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 61
[11:21:06.863] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 96 and Delta(CalDel) = 61
[11:21:06.868] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 64
[11:21:06.872] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 85 and Delta(CalDel) = 63
[11:21:06.875] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 62
[11:21:06.879] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 76 and Delta(CalDel) = 62
[11:21:06.883] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 61
[11:21:06.887] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 120 and Delta(CalDel) = 59
[11:21:06.891] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 63
[11:21:06.946] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:21:06.985] <TB2>     INFO:    ----------------------------------------------------------------------
[11:21:06.985] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:21:06.985] <TB2>     INFO:    ----------------------------------------------------------------------
[11:21:07.124] <TB2>     INFO: Expecting 231680 events.
[11:21:15.337] <TB2>     INFO: 231680 events read in total (7498ms).
[11:21:15.342] <TB2>     INFO: Test took 8353ms.
[11:21:15.366] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:21:15.685] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[11:21:15.688] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[11:21:15.692] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[11:21:15.696] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[11:21:15.699] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[11:21:15.703] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[11:21:15.712] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[11:21:15.715] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[11:21:15.719] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 32
[11:21:15.722] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[11:21:15.726] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[11:21:15.729] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[11:21:15.733] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 30.5
[11:21:15.736] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[11:21:15.740] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 31.5
[11:21:15.774] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:21:15.774] <TB2>     INFO: CalDel:      144   124   138   141   140   132   137   143   127   156   140   142   145   146   123   158
[11:21:15.774] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:21:15.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat
[11:21:15.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C1.dat
[11:21:15.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C2.dat
[11:21:15.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C3.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C4.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C5.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C6.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C7.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C8.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C9.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C10.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C11.dat
[11:21:15.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C12.dat
[11:21:15.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C13.dat
[11:21:15.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C14.dat
[11:21:15.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:21:15.780] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:21:15.780] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:21:15.780] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[11:21:15.780] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:21:15.868] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:21:15.868] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:21:15.868] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:21:15.868] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:21:15.870] <TB2>     INFO: ######################################################################
[11:21:15.870] <TB2>     INFO: PixTestTiming::doTest()
[11:21:15.870] <TB2>     INFO: ######################################################################
[11:21:15.871] <TB2>     INFO:    ----------------------------------------------------------------------
[11:21:15.871] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[11:21:15.871] <TB2>     INFO:    ----------------------------------------------------------------------
[11:21:15.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:21:17.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:21:19.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:21:21.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:21:24.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:21:26.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:21:28.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:21:33.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:21:35.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:21:38.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:21:40.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:21:42.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:21:45.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:21:47.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:21:49.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:21:54.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:21:56.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:21:58.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:21:59.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:22:01.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:22:02.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:22:04.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:22:05.932] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:22:09.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:22:10.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:22:12.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:22:13.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:22:15.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:22:16.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:22:18.461] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:22:19.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:22:26.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:22:27.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:22:29.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:22:30.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:22:32.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:22:34.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:22:35.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:22:37.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:22:42.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:22:43.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:22:46.245] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:22:47.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:22:49.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:22:50.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:22:52.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:22:53.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:22:57.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:22:59.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:23:01.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:23:03.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:23:06.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:23:08.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:23:10.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:23:12.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:23:17.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:23:20.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:23:22.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:23:24.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:23:26.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:23:29.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:23:31.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:23:33.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:23:37.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:23:40.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:23:42.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:23:44.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:23:46.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:23:49.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:23:51.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:23:53.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:24:02.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:24:05.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:24:07.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:24:09.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:24:12.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:24:14.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:24:16.559] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:24:18.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:24:38.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:24:40.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:24:42.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:24:43.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:24:45.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:24:46.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:24:48.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:24:49.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:25:00.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:25:02.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:25:03.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:25:05.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:25:06.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:25:08.469] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:25:09.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:25:11.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:25:15.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:25:17.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:25:18.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:25:20.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:25:22.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:25:23.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:25:25.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:25:26.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:25:30.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:25:32.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:25:34.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:25:36.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:25:37.643] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:25:39.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:25:40.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:25:42.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:25:46.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:25:48.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:25:50.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:25:52.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:25:54.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:25:57.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:25:59.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:26:01.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:26:23.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:26:25.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:26:27.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:26:29.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:26:32.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:26:34.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:26:36.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:26:38.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:26:42.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:26:44.845] <TB2>     INFO: TBM Phase Settings: 236
[11:26:44.845] <TB2>     INFO: 400MHz Phase: 3
[11:26:44.845] <TB2>     INFO: 160MHz Phase: 7
[11:26:44.845] <TB2>     INFO: Functional Phase Area: 4
[11:26:44.848] <TB2>     INFO: Test took 328977 ms.
[11:26:44.848] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:26:44.852] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:44.852] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[11:26:44.852] <TB2>     INFO:    ----------------------------------------------------------------------
[11:26:44.852] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:26:46.026] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:26:47.935] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:26:49.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:26:51.728] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:26:53.624] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:26:55.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:26:57.416] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:26:59.877] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:27:01.396] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:27:02.916] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:27:04.437] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:27:05.957] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:27:07.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:27:08.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:27:10.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:27:12.040] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:27:13.559] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:27:15.080] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:27:17.353] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:27:19.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:27:21.900] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:27:24.173] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:27:26.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:27:27.972] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:27:29.491] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:27:31.012] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:27:33.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:27:35.560] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:27:37.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:27:40.127] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:27:42.401] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:27:43.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:27:45.442] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:27:46.962] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:27:49.239] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:27:51.513] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:27:53.786] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:27:56.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:27:58.338] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:27:59.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:28:01.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:28:02.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:28:05.176] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:28:07.449] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:28:09.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:28:11.995] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:28:14.269] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:28:15.791] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:28:17.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:28:18.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:28:21.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:28:23.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:28:25.662] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:28:27.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:28:30.212] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:28:31.734] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:28:33.253] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:28:34.774] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:28:36.293] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:28:37.816] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:28:39.335] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:28:41.609] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:28:43.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:28:45.030] <TB2>     INFO: ROC Delay Settings: 228
[11:28:45.030] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[11:28:45.030] <TB2>     INFO: ROC Port 0 Delay: 4
[11:28:45.030] <TB2>     INFO: ROC Port 1 Delay: 4
[11:28:45.030] <TB2>     INFO: Functional ROC Area: 5
[11:28:45.034] <TB2>     INFO: Test took 120182 ms.
[11:28:45.034] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[11:28:45.034] <TB2>     INFO:    ----------------------------------------------------------------------
[11:28:45.034] <TB2>     INFO:    PixTestTiming::TimingTest()
[11:28:45.034] <TB2>     INFO:    ----------------------------------------------------------------------
[11:28:46.173] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 402b 4028 4028 4028 4028 402b 402b 402b e062 c000 a101 80b1 4028 4028 4028 4028 4028 4028 4028 402b e062 c000 
[11:28:46.173] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4029 4029 4028 4028 4028 e022 c000 a102 80c0 4028 4028 4028 4028 4028 4029 4029 4029 e022 c000 
[11:28:46.173] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4029 4029 4028 4029 4029 4029 e022 c000 a103 8000 4029 4029 4028 4029 4029 402b 402b 4029 e022 c000 
[11:28:46.173] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:29:00.322] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:00.322] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:29:14.513] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:14.513] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:29:28.752] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:28.752] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:29:42.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:42.824] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:29:57.366] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:57.366] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:30:12.110] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:12.110] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:30:26.447] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:26.447] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:30:40.751] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:40.751] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:30:55.058] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:55.059] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:31:09.227] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:09.606] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:09.619] <TB2>     INFO: Decoding statistics:
[11:31:09.619] <TB2>     INFO:   General information:
[11:31:09.619] <TB2>     INFO: 	 16bit words read:         240000000
[11:31:09.619] <TB2>     INFO: 	 valid events total:       20000000
[11:31:09.619] <TB2>     INFO: 	 empty events:             20000000
[11:31:09.619] <TB2>     INFO: 	 valid events with pixels: 0
[11:31:09.619] <TB2>     INFO: 	 valid pixel hits:         0
[11:31:09.619] <TB2>     INFO:   Event errors: 	           0
[11:31:09.619] <TB2>     INFO: 	 start marker:             0
[11:31:09.619] <TB2>     INFO: 	 stop marker:              0
[11:31:09.619] <TB2>     INFO: 	 overflow:                 0
[11:31:09.619] <TB2>     INFO: 	 invalid 5bit words:       0
[11:31:09.620] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[11:31:09.620] <TB2>     INFO:   TBM errors: 		           0
[11:31:09.620] <TB2>     INFO: 	 flawed TBM headers:       0
[11:31:09.620] <TB2>     INFO: 	 flawed TBM trailers:      0
[11:31:09.620] <TB2>     INFO: 	 event ID mismatches:      0
[11:31:09.620] <TB2>     INFO:   ROC errors: 		           0
[11:31:09.620] <TB2>     INFO: 	 missing ROC header(s):    0
[11:31:09.620] <TB2>     INFO: 	 misplaced readback start: 0
[11:31:09.620] <TB2>     INFO:   Pixel decoding errors:	   0
[11:31:09.620] <TB2>     INFO: 	 pixel data incomplete:    0
[11:31:09.620] <TB2>     INFO: 	 pixel address:            0
[11:31:09.620] <TB2>     INFO: 	 pulse height fill bit:    0
[11:31:09.620] <TB2>     INFO: 	 buffer corruption:        0
[11:31:09.620] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.620] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:31:09.620] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.620] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.620] <TB2>     INFO:    Read back bit status: 1
[11:31:09.620] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.620] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.620] <TB2>     INFO:    Timings are good!
[11:31:09.620] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.620] <TB2>     INFO: Test took 144586 ms.
[11:31:09.620] <TB2>     INFO: PixTestTiming::TimingTest() done.
[11:31:09.620] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:31:09.620] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:31:09.620] <TB2>     INFO: PixTestTiming::doTest took 593752 ms.
[11:31:09.620] <TB2>     INFO: PixTestTiming::doTest() done
[11:31:09.620] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:31:09.620] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[11:31:09.621] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[11:31:09.621] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[11:31:09.621] <TB2>     INFO: Write out ROCDelayScan3_V0
[11:31:09.622] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[11:31:09.622] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:31:09.973] <TB2>     INFO: ######################################################################
[11:31:09.973] <TB2>     INFO: PixTestAlive::doTest()
[11:31:09.973] <TB2>     INFO: ######################################################################
[11:31:09.976] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.976] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:31:09.976] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:09.978] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:31:10.321] <TB2>     INFO: Expecting 41600 events.
[11:31:14.423] <TB2>     INFO: 41600 events read in total (3387ms).
[11:31:14.424] <TB2>     INFO: Test took 4446ms.
[11:31:14.432] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:14.432] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:31:14.432] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:31:14.807] <TB2>     INFO: PixTestAlive::aliveTest() done
[11:31:14.807] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:31:14.807] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:31:14.811] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:14.812] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:31:14.812] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:14.813] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:31:15.164] <TB2>     INFO: Expecting 41600 events.
[11:31:18.136] <TB2>     INFO: 41600 events read in total (2254ms).
[11:31:18.136] <TB2>     INFO: Test took 3323ms.
[11:31:18.136] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:18.136] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:31:18.136] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:31:18.137] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:31:18.545] <TB2>     INFO: PixTestAlive::maskTest() done
[11:31:18.545] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:31:18.548] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:18.548] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:31:18.548] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:18.550] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:31:18.892] <TB2>     INFO: Expecting 41600 events.
[11:31:22.971] <TB2>     INFO: 41600 events read in total (3364ms).
[11:31:22.972] <TB2>     INFO: Test took 4422ms.
[11:31:22.980] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:31:22.980] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:31:22.980] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:31:23.353] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[11:31:23.354] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:31:23.354] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:31:23.354] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[11:31:23.362] <TB2>     INFO: ######################################################################
[11:31:23.362] <TB2>     INFO: PixTestTrim::doTest()
[11:31:23.362] <TB2>     INFO: ######################################################################
[11:31:23.365] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:23.365] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:31:23.365] <TB2>     INFO:    ----------------------------------------------------------------------
[11:31:23.443] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:31:23.443] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:31:23.538] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:31:23.538] <TB2>     INFO:     run 1 of 1
[11:31:23.538] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:31:23.881] <TB2>     INFO: Expecting 5025280 events.
[11:32:08.991] <TB2>     INFO: 1400976 events read in total (44395ms).
[11:32:55.637] <TB2>     INFO: 2787616 events read in total (91042ms).
[11:33:45.096] <TB2>     INFO: 4185264 events read in total (140500ms).
[11:34:13.533] <TB2>     INFO: 5025280 events read in total (168937ms).
[11:34:13.577] <TB2>     INFO: Test took 170039ms.
[11:34:13.635] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:13.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:34:15.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:34:16.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:34:17.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:34:19.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:34:20.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:34:22.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:34:23.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:34:24.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:34:26.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:34:27.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:34:29.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:34:30.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:34:31.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:34:33.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:34:34.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:34:36.196] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296181760
[11:34:36.199] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9337 minThrLimit = 86.9306 minThrNLimit = 103.303 -> result = 86.9337 -> 86
[11:34:36.199] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4445 minThrLimit = 94.4269 minThrNLimit = 118.589 -> result = 94.4445 -> 94
[11:34:36.200] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4482 minThrLimit = 87.3846 minThrNLimit = 110.212 -> result = 87.4482 -> 87
[11:34:36.200] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.575 minThrLimit = 94.5622 minThrNLimit = 117.555 -> result = 94.575 -> 94
[11:34:36.200] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2005 minThrLimit = 87.1722 minThrNLimit = 109.323 -> result = 87.2005 -> 87
[11:34:36.201] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8962 minThrLimit = 95.8389 minThrNLimit = 121.687 -> result = 95.8962 -> 95
[11:34:36.201] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0534 minThrLimit = 89.047 minThrNLimit = 111.384 -> result = 89.0534 -> 89
[11:34:36.202] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8325 minThrLimit = 90.7958 minThrNLimit = 112.879 -> result = 90.8325 -> 90
[11:34:36.202] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.05 minThrLimit = 100.043 minThrNLimit = 123.917 -> result = 100.05 -> 100
[11:34:36.202] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5485 minThrLimit = 95.546 minThrNLimit = 117.76 -> result = 95.5485 -> 95
[11:34:36.203] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2448 minThrLimit = 90.2136 minThrNLimit = 111.49 -> result = 90.2448 -> 90
[11:34:36.203] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.907 minThrLimit = 85.8524 minThrNLimit = 109.004 -> result = 85.907 -> 85
[11:34:36.204] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7939 minThrLimit = 89.7863 minThrNLimit = 112.084 -> result = 89.7939 -> 89
[11:34:36.204] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0489 minThrLimit = 97.0102 minThrNLimit = 121.495 -> result = 97.0489 -> 97
[11:34:36.204] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.424 minThrLimit = 104.414 minThrNLimit = 135.309 -> result = 104.424 -> 104
[11:34:36.205] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3242 minThrLimit = 86.3221 minThrNLimit = 105.676 -> result = 86.3242 -> 86
[11:34:36.205] <TB2>     INFO: ROC 0 VthrComp = 86
[11:34:36.205] <TB2>     INFO: ROC 1 VthrComp = 94
[11:34:36.205] <TB2>     INFO: ROC 2 VthrComp = 87
[11:34:36.205] <TB2>     INFO: ROC 3 VthrComp = 94
[11:34:36.205] <TB2>     INFO: ROC 4 VthrComp = 87
[11:34:36.205] <TB2>     INFO: ROC 5 VthrComp = 95
[11:34:36.206] <TB2>     INFO: ROC 6 VthrComp = 89
[11:34:36.206] <TB2>     INFO: ROC 7 VthrComp = 90
[11:34:36.206] <TB2>     INFO: ROC 8 VthrComp = 100
[11:34:36.206] <TB2>     INFO: ROC 9 VthrComp = 95
[11:34:36.206] <TB2>     INFO: ROC 10 VthrComp = 90
[11:34:36.207] <TB2>     INFO: ROC 11 VthrComp = 85
[11:34:36.207] <TB2>     INFO: ROC 12 VthrComp = 89
[11:34:36.207] <TB2>     INFO: ROC 13 VthrComp = 97
[11:34:36.207] <TB2>     INFO: ROC 14 VthrComp = 104
[11:34:36.207] <TB2>     INFO: ROC 15 VthrComp = 86
[11:34:36.207] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:34:36.207] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:34:36.228] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:34:36.229] <TB2>     INFO:     run 1 of 1
[11:34:36.229] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:34:36.572] <TB2>     INFO: Expecting 5025280 events.
[11:35:13.932] <TB2>     INFO: 885176 events read in total (36645ms).
[11:35:49.424] <TB2>     INFO: 1769016 events read in total (72137ms).
[11:36:25.762] <TB2>     INFO: 2653264 events read in total (108475ms).
[11:37:01.788] <TB2>     INFO: 3527992 events read in total (144501ms).
[11:37:41.461] <TB2>     INFO: 4397808 events read in total (184174ms).
[11:38:07.182] <TB2>     INFO: 5025280 events read in total (209895ms).
[11:38:07.252] <TB2>     INFO: Test took 211023ms.
[11:38:07.448] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:38:07.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:38:09.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:38:11.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:38:12.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:38:14.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:38:16.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:38:17.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:38:19.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:38:21.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:38:22.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:38:24.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:38:26.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:38:27.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:38:29.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:38:30.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:38:32.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:38:34.244] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290807808
[11:38:34.248] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.7941 for pixel 10/77 mean/min/max = 46.8807/31.9636/61.7977
[11:38:34.248] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.6214 for pixel 6/9 mean/min/max = 45.2494/32.7417/57.7572
[11:38:34.249] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.6973 for pixel 11/26 mean/min/max = 43.5478/31.9453/55.1504
[11:38:34.249] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.5721 for pixel 0/20 mean/min/max = 45.4054/33.1318/57.6789
[11:38:34.249] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.9354 for pixel 51/1 mean/min/max = 44.6026/32.2262/56.979
[11:38:34.250] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.5455 for pixel 2/7 mean/min/max = 44.718/32.5407/56.8954
[11:38:34.250] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.9466 for pixel 20/79 mean/min/max = 44.9424/33.824/56.0607
[11:38:34.251] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.725 for pixel 11/2 mean/min/max = 45.2881/34.6087/55.9675
[11:38:34.251] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.2861 for pixel 24/4 mean/min/max = 43.5461/31.486/55.6063
[11:38:34.251] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.2477 for pixel 18/16 mean/min/max = 44.5281/32.5968/56.4594
[11:38:34.252] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.6246 for pixel 4/3 mean/min/max = 46.5777/32.3739/60.7815
[11:38:34.252] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.183 for pixel 7/29 mean/min/max = 44.783/33.1094/56.4566
[11:38:34.253] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.9076 for pixel 51/9 mean/min/max = 45.3486/34.6482/56.049
[11:38:34.253] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.2532 for pixel 10/3 mean/min/max = 44.3916/31.4703/57.3128
[11:38:34.253] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.8235 for pixel 1/78 mean/min/max = 45.9987/34.0464/57.9511
[11:38:34.254] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.0329 for pixel 2/9 mean/min/max = 45.3061/32.4842/58.1279
[11:38:34.254] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:38:34.386] <TB2>     INFO: Expecting 411648 events.
[11:38:42.105] <TB2>     INFO: 411648 events read in total (7004ms).
[11:38:42.111] <TB2>     INFO: Expecting 411648 events.
[11:38:50.161] <TB2>     INFO: 411648 events read in total (7371ms).
[11:38:50.170] <TB2>     INFO: Expecting 411648 events.
[11:38:58.437] <TB2>     INFO: 411648 events read in total (7604ms).
[11:38:58.448] <TB2>     INFO: Expecting 411648 events.
[11:39:06.454] <TB2>     INFO: 411648 events read in total (7345ms).
[11:39:06.467] <TB2>     INFO: Expecting 411648 events.
[11:39:14.276] <TB2>     INFO: 411648 events read in total (7150ms).
[11:39:14.292] <TB2>     INFO: Expecting 411648 events.
[11:39:22.277] <TB2>     INFO: 411648 events read in total (7321ms).
[11:39:22.296] <TB2>     INFO: Expecting 411648 events.
[11:39:30.335] <TB2>     INFO: 411648 events read in total (7387ms).
[11:39:30.354] <TB2>     INFO: Expecting 411648 events.
[11:39:38.241] <TB2>     INFO: 411648 events read in total (7230ms).
[11:39:38.264] <TB2>     INFO: Expecting 411648 events.
[11:39:46.152] <TB2>     INFO: 411648 events read in total (7235ms).
[11:39:46.179] <TB2>     INFO: Expecting 411648 events.
[11:39:54.523] <TB2>     INFO: 411648 events read in total (7696ms).
[11:39:54.551] <TB2>     INFO: Expecting 411648 events.
[11:40:02.536] <TB2>     INFO: 411648 events read in total (7336ms).
[11:40:02.566] <TB2>     INFO: Expecting 411648 events.
[11:40:10.554] <TB2>     INFO: 411648 events read in total (7344ms).
[11:40:10.586] <TB2>     INFO: Expecting 411648 events.
[11:40:18.189] <TB2>     INFO: 411648 events read in total (6960ms).
[11:40:18.224] <TB2>     INFO: Expecting 411648 events.
[11:40:25.946] <TB2>     INFO: 411648 events read in total (7082ms).
[11:40:25.982] <TB2>     INFO: Expecting 411648 events.
[11:40:33.629] <TB2>     INFO: 411648 events read in total (7011ms).
[11:40:33.668] <TB2>     INFO: Expecting 411648 events.
[11:40:41.416] <TB2>     INFO: 411648 events read in total (7114ms).
[11:40:41.459] <TB2>     INFO: Test took 127205ms.
[11:40:41.945] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0376 < 35 for itrim = 95; old thr = 34.5491 ... break
[11:40:41.980] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1703 < 35 for itrim = 107; old thr = 34.4718 ... break
[11:40:42.014] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0824 < 35 for itrim = 86; old thr = 34.4442 ... break
[11:40:42.051] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6554 < 35 for itrim = 114; old thr = 33.8986 ... break
[11:40:42.088] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0139 < 35 for itrim = 95; old thr = 34.8724 ... break
[11:40:42.126] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3219 < 35 for itrim+1 = 102; old thr = 34.8086 ... break
[11:40:42.155] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0808 < 35 for itrim = 87; old thr = 34.3898 ... break
[11:40:42.193] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1386 < 35 for itrim = 97; old thr = 33.4523 ... break
[11:40:42.236] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4712 < 35 for itrim = 99; old thr = 33.8465 ... break
[11:40:42.272] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1703 < 35 for itrim = 100; old thr = 34.3864 ... break
[11:40:42.307] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0483 < 35 for itrim = 113; old thr = 34.727 ... break
[11:40:42.341] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0599 < 35 for itrim = 98; old thr = 33.8585 ... break
[11:40:42.377] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2225 < 35 for itrim = 93; old thr = 34.5114 ... break
[11:40:42.418] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0594 < 35 for itrim = 107; old thr = 34.0424 ... break
[11:40:42.460] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0204 < 35 for itrim = 95; old thr = 34.1853 ... break
[11:40:42.496] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1381 < 35 for itrim = 97; old thr = 34.1984 ... break
[11:40:42.575] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:40:42.588] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:40:42.588] <TB2>     INFO:     run 1 of 1
[11:40:42.588] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:40:42.934] <TB2>     INFO: Expecting 5025280 events.
[11:41:19.006] <TB2>     INFO: 869136 events read in total (35356ms).
[11:41:55.390] <TB2>     INFO: 1737632 events read in total (71740ms).
[11:42:31.763] <TB2>     INFO: 2607696 events read in total (108114ms).
[11:43:07.928] <TB2>     INFO: 3466640 events read in total (144278ms).
[11:43:49.736] <TB2>     INFO: 4320320 events read in total (186087ms).
[11:44:20.307] <TB2>     INFO: 5025280 events read in total (216657ms).
[11:44:20.390] <TB2>     INFO: Test took 217802ms.
[11:44:20.577] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:44:21.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:44:22.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:44:24.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:44:25.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:44:27.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:44:29.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:44:30.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:44:32.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:44:33.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:44:35.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:44:37.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:44:38.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:44:40.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:44:41.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:44:43.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:44:45.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:44:46.673] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298774528
[11:44:46.674] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.549533 .. 255.000000
[11:44:46.749] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 255 (-1/-1) hits flags = 528 (plus default)
[11:44:46.760] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:44:46.760] <TB2>     INFO:     run 1 of 1
[11:44:46.760] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:44:47.105] <TB2>     INFO: Expecting 8220160 events.
[11:45:24.691] <TB2>     INFO: 811600 events read in total (36872ms).
[11:46:01.682] <TB2>     INFO: 1623152 events read in total (73863ms).
[11:46:41.606] <TB2>     INFO: 2434656 events read in total (113787ms).
[11:47:22.523] <TB2>     INFO: 3246128 events read in total (154704ms).
[11:47:58.129] <TB2>     INFO: 4057664 events read in total (190310ms).
[11:48:35.468] <TB2>     INFO: 4868568 events read in total (227649ms).
[11:49:10.967] <TB2>     INFO: 5678352 events read in total (263148ms).
[11:49:46.917] <TB2>     INFO: 6487256 events read in total (299098ms).
[11:50:20.819] <TB2>     INFO: 7295192 events read in total (333000ms).
[11:50:56.107] <TB2>     INFO: 8103304 events read in total (368288ms).
[11:51:01.394] <TB2>     INFO: 8220160 events read in total (373575ms).
[11:51:01.496] <TB2>     INFO: Test took 374737ms.
[11:51:01.822] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:51:02.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:51:04.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:51:06.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:51:08.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:51:10.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:51:12.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:51:14.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:51:15.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:51:17.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:51:19.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:51:21.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:51:23.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:51:25.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:51:27.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:51:29.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:51:31.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:51:33.557] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258297856
[11:51:33.642] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.962234 .. 45.788738
[11:51:33.717] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:51:33.728] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:51:33.728] <TB2>     INFO:     run 1 of 1
[11:51:33.728] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:51:34.076] <TB2>     INFO: Expecting 1664000 events.
[11:52:16.517] <TB2>     INFO: 1158672 events read in total (41726ms).
[11:52:34.690] <TB2>     INFO: 1664000 events read in total (59899ms).
[11:52:34.706] <TB2>     INFO: Test took 60978ms.
[11:52:34.740] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:34.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:35.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:36.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:37.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:38.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:39.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:40.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:41.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:42.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:43.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:44.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:45.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:46.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:47.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:48.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:49.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:50.264] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296697856
[11:52:50.347] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.816941 .. 44.101009
[11:52:50.424] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[11:52:50.434] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:52:50.434] <TB2>     INFO:     run 1 of 1
[11:52:50.435] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:52:50.781] <TB2>     INFO: Expecting 1497600 events.
[11:53:33.516] <TB2>     INFO: 1135168 events read in total (42021ms).
[11:53:46.705] <TB2>     INFO: 1497600 events read in total (55210ms).
[11:53:46.721] <TB2>     INFO: Test took 56286ms.
[11:53:46.752] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:46.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:47.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:48.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:49.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:50.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:51.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:53:52.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:53:53.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:53:54.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:53:55.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:53:56.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:53:57.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:53:58.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:53:59.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:54:00.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:54:01.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:54:02.343] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258297856
[11:54:02.426] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.511116 .. 43.854035
[11:54:02.501] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:54:02.512] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:54:02.512] <TB2>     INFO:     run 1 of 1
[11:54:02.512] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:54:02.855] <TB2>     INFO: Expecting 1364480 events.
[11:54:44.521] <TB2>     INFO: 1122352 events read in total (40951ms).
[11:54:53.844] <TB2>     INFO: 1364480 events read in total (50274ms).
[11:54:53.858] <TB2>     INFO: Test took 51346ms.
[11:54:53.910] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:54:53.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:54:54.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:54:55.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:54:56.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:54:57.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:54:58.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:59.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:55:00.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:55:01.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:55:02.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:55:03.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:55:04.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:55:05.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:55:06.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:55:07.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:55:08.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:55:09.219] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310333440
[11:55:09.307] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:55:09.307] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:55:09.321] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:55:09.321] <TB2>     INFO:     run 1 of 1
[11:55:09.321] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:55:09.663] <TB2>     INFO: Expecting 1364480 events.
[11:55:51.116] <TB2>     INFO: 1075168 events read in total (40738ms).
[11:56:02.502] <TB2>     INFO: 1364480 events read in total (52125ms).
[11:56:02.517] <TB2>     INFO: Test took 53197ms.
[11:56:02.554] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:02.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:56:03.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:56:05.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:56:06.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:56:07.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:56:08.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:56:10.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:56:12.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:56:14.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:56:16.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:56:18.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:56:19.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:56:20.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:56:21.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:56:22.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:56:23.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:56:24.877] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358076416
[11:56:24.914] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[11:56:24.914] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[11:56:24.915] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[11:56:24.916] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[11:56:24.916] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[11:56:24.916] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[11:56:24.916] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[11:56:24.916] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[11:56:24.916] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C0.dat
[11:56:24.925] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C1.dat
[11:56:24.933] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C2.dat
[11:56:24.941] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C3.dat
[11:56:24.949] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C4.dat
[11:56:24.957] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C5.dat
[11:56:24.965] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C6.dat
[11:56:24.973] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C7.dat
[11:56:24.981] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C8.dat
[11:56:24.989] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C9.dat
[11:56:24.997] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C10.dat
[11:56:25.005] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C11.dat
[11:56:25.013] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C12.dat
[11:56:25.021] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C13.dat
[11:56:25.029] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C14.dat
[11:56:25.036] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C15.dat
[11:56:25.044] <TB2>     INFO: PixTestTrim::trimTest() done
[11:56:25.044] <TB2>     INFO: vtrim:      95 107  86 114  95 102  87  97  99 100 113  98  93 107  95  97 
[11:56:25.044] <TB2>     INFO: vthrcomp:   86  94  87  94  87  95  89  90 100  95  90  85  89  97 104  86 
[11:56:25.044] <TB2>     INFO: vcal mean:  34.93  35.04  34.98  34.99  34.95  34.96  34.95  34.99  34.95  35.01  34.96  34.96  34.99  34.92  34.99  34.95 
[11:56:25.044] <TB2>     INFO: vcal RMS:    0.89   0.81   0.80   0.76   0.81   0.80   0.81   0.80   0.82   0.85   0.82   0.79   0.77   0.91   0.79   0.85 
[11:56:25.044] <TB2>     INFO: bits mean:   9.52   9.43  10.22   9.30   9.34   9.75   9.48   9.29  10.36   9.97   9.29   9.46   8.52  10.16   8.65   9.69 
[11:56:25.044] <TB2>     INFO: bits RMS:    2.56   2.68   2.47   2.70   2.87   2.59   2.55   2.48   2.52   2.53   2.70   2.67   2.75   2.58   2.77   2.64 
[11:56:25.054] <TB2>     INFO:    ----------------------------------------------------------------------
[11:56:25.054] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:56:25.054] <TB2>     INFO:    ----------------------------------------------------------------------
[11:56:25.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:56:25.057] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:56:25.069] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:56:25.069] <TB2>     INFO:     run 1 of 1
[11:56:25.069] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:56:25.422] <TB2>     INFO: Expecting 4160000 events.
[11:57:20.137] <TB2>     INFO: 1139870 events read in total (53996ms).
[11:58:07.205] <TB2>     INFO: 2266025 events read in total (101064ms).
[11:59:02.322] <TB2>     INFO: 3378255 events read in total (156181ms).
[11:59:34.690] <TB2>     INFO: 4160000 events read in total (188549ms).
[11:59:34.753] <TB2>     INFO: Test took 189684ms.
[11:59:34.890] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:59:35.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:59:37.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:59:39.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:59:41.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:59:43.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:59:45.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:59:47.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:59:49.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:59:51.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:59:53.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:59:55.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:59:57.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:59:59.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:00:02.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:00:04.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:00:06.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:00:08.142] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310390784
[12:00:08.143] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:00:08.222] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:00:08.222] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[12:00:08.233] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:00:08.233] <TB2>     INFO:     run 1 of 1
[12:00:08.234] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:00:08.596] <TB2>     INFO: Expecting 3702400 events.
[12:00:56.720] <TB2>     INFO: 1159550 events read in total (47410ms).
[12:01:47.082] <TB2>     INFO: 2302785 events read in total (97771ms).
[12:02:36.922] <TB2>     INFO: 3431390 events read in total (147611ms).
[12:02:48.541] <TB2>     INFO: 3702400 events read in total (159230ms).
[12:02:48.615] <TB2>     INFO: Test took 160381ms.
[12:02:48.742] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:49.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:02:50.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:02:52.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:02:54.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:02:57.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:02:58.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:00.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:02.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:04.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:03:06.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:03:08.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:03:10.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:03:11.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:03:13.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:03:15.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:17.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:19.135] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339251200
[12:03:19.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:03:19.214] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:03:19.214] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[12:03:19.226] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:19.226] <TB2>     INFO:     run 1 of 1
[12:03:19.227] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:19.584] <TB2>     INFO: Expecting 3369600 events.
[12:04:11.448] <TB2>     INFO: 1222915 events read in total (51140ms).
[12:05:03.088] <TB2>     INFO: 2420160 events read in total (102780ms).
[12:05:43.283] <TB2>     INFO: 3369600 events read in total (142975ms).
[12:05:43.325] <TB2>     INFO: Test took 144098ms.
[12:05:43.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:43.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:05:45.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:05:47.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:05:48.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:05:50.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:05:52.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:05:55.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:05:56.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:05:58.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:00.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:01.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:06:03.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:06:05.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:06:07.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:06:08.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:06:10.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:06:12.156] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310390784
[12:06:12.157] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:06:12.231] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:06:12.231] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[12:06:12.243] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:06:12.243] <TB2>     INFO:     run 1 of 1
[12:06:12.243] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:06:12.591] <TB2>     INFO: Expecting 3369600 events.
[12:07:04.386] <TB2>     INFO: 1221835 events read in total (51080ms).
[12:07:55.774] <TB2>     INFO: 2418560 events read in total (102468ms).
[12:08:35.558] <TB2>     INFO: 3369600 events read in total (142252ms).
[12:08:35.605] <TB2>     INFO: Test took 143362ms.
[12:08:35.694] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:08:35.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:08:37.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:08:39.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:08:40.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:08:42.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:08:44.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:08:45.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:08:47.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:08:49.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:08:51.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:08:52.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:08:54.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:08:56.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:08:57.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:08:59.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:09:01.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:09:02.776] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311197696
[12:09:02.777] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:09:02.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:09:02.852] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[12:09:02.864] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:09:02.864] <TB2>     INFO:     run 1 of 1
[12:09:02.864] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:09:03.208] <TB2>     INFO: Expecting 3369600 events.
[12:09:55.042] <TB2>     INFO: 1220855 events read in total (51119ms).
[12:10:43.447] <TB2>     INFO: 2417255 events read in total (99524ms).
[12:11:22.045] <TB2>     INFO: 3369600 events read in total (138122ms).
[12:11:22.094] <TB2>     INFO: Test took 139231ms.
[12:11:22.187] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:11:22.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:11:24.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:11:25.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:11:27.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:11:29.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:11:30.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:11:32.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:11:34.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:11:35.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:11:37.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:11:39.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:11:40.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:11:42.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:11:44.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:11:45.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:11:47.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:11:49.256] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312279040
[12:11:49.257] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.144, thr difference RMS: 2.04497
[12:11:49.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.93277, thr difference RMS: 1.57257
[12:11:49.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.26823, thr difference RMS: 1.25148
[12:11:49.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.48357, thr difference RMS: 1.63366
[12:11:49.258] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.3455, thr difference RMS: 1.60809
[12:11:49.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.38786, thr difference RMS: 1.70051
[12:11:49.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.9226, thr difference RMS: 1.51941
[12:11:49.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.75432, thr difference RMS: 1.62516
[12:11:49.259] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.60023, thr difference RMS: 1.71807
[12:11:49.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.40486, thr difference RMS: 1.60828
[12:11:49.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.37876, thr difference RMS: 1.57447
[12:11:49.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.843, thr difference RMS: 1.2657
[12:11:49.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.55868, thr difference RMS: 1.32903
[12:11:49.260] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.06912, thr difference RMS: 1.84297
[12:11:49.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.46736, thr difference RMS: 1.71999
[12:11:49.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.52155, thr difference RMS: 1.56692
[12:11:49.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.1554, thr difference RMS: 1.96702
[12:11:49.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.85728, thr difference RMS: 1.56534
[12:11:49.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.29809, thr difference RMS: 1.25847
[12:11:49.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.28988, thr difference RMS: 1.61839
[12:11:49.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.23754, thr difference RMS: 1.59924
[12:11:49.262] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.39699, thr difference RMS: 1.66039
[12:11:49.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.96504, thr difference RMS: 1.51931
[12:11:49.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.74822, thr difference RMS: 1.59532
[12:11:49.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.61867, thr difference RMS: 1.71858
[12:11:49.263] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.46512, thr difference RMS: 1.60619
[12:11:49.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.27737, thr difference RMS: 1.55556
[12:11:49.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.76599, thr difference RMS: 1.26002
[12:11:49.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.48203, thr difference RMS: 1.34647
[12:11:49.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.00391, thr difference RMS: 1.84101
[12:11:49.264] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.57189, thr difference RMS: 1.71046
[12:11:49.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.49968, thr difference RMS: 1.54653
[12:11:49.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.2635, thr difference RMS: 2.03397
[12:11:49.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.87545, thr difference RMS: 1.54165
[12:11:49.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.48483, thr difference RMS: 1.26365
[12:11:49.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.31356, thr difference RMS: 1.58989
[12:11:49.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.3747, thr difference RMS: 1.57781
[12:11:49.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.50979, thr difference RMS: 1.67164
[12:11:49.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.1732, thr difference RMS: 1.48971
[12:11:49.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.78169, thr difference RMS: 1.62357
[12:11:49.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.65302, thr difference RMS: 1.70365
[12:11:49.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.63383, thr difference RMS: 1.60193
[12:11:49.267] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.21934, thr difference RMS: 1.54944
[12:11:49.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.75229, thr difference RMS: 1.25139
[12:11:49.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.50358, thr difference RMS: 1.33593
[12:11:49.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.14831, thr difference RMS: 1.83939
[12:11:49.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.72874, thr difference RMS: 1.70004
[12:11:49.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.63055, thr difference RMS: 1.5188
[12:11:49.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.3914, thr difference RMS: 2.05101
[12:11:49.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.87632, thr difference RMS: 1.53457
[12:11:49.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.58734, thr difference RMS: 1.2404
[12:11:49.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.36587, thr difference RMS: 1.60089
[12:11:49.270] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.40422, thr difference RMS: 1.58188
[12:11:49.270] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.7072, thr difference RMS: 1.67218
[12:11:49.270] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.4012, thr difference RMS: 1.46976
[12:11:49.270] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.84179, thr difference RMS: 1.60283
[12:11:49.271] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.73152, thr difference RMS: 1.71867
[12:11:49.271] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.84553, thr difference RMS: 1.59954
[12:11:49.271] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.12242, thr difference RMS: 1.55145
[12:11:49.271] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.83326, thr difference RMS: 1.25119
[12:11:49.272] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.48068, thr difference RMS: 1.3415
[12:11:49.272] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.12678, thr difference RMS: 1.87137
[12:11:49.272] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.91968, thr difference RMS: 1.71945
[12:11:49.272] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.7753, thr difference RMS: 1.49419
[12:11:49.397] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[12:11:49.401] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2426 seconds
[12:11:49.401] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:11:50.130] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:11:50.130] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:11:50.133] <TB2>     INFO: ######################################################################
[12:11:50.133] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[12:11:50.133] <TB2>     INFO: ######################################################################
[12:11:50.134] <TB2>     INFO:    ----------------------------------------------------------------------
[12:11:50.134] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:11:50.134] <TB2>     INFO:    ----------------------------------------------------------------------
[12:11:50.134] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:11:50.146] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:11:50.146] <TB2>     INFO:     run 1 of 1
[12:11:50.146] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:11:50.489] <TB2>     INFO: Expecting 59072000 events.
[12:12:19.872] <TB2>     INFO: 1072400 events read in total (28668ms).
[12:12:48.579] <TB2>     INFO: 2141200 events read in total (57375ms).
[12:13:18.731] <TB2>     INFO: 3209600 events read in total (87527ms).
[12:13:48.330] <TB2>     INFO: 4282000 events read in total (117126ms).
[12:14:17.911] <TB2>     INFO: 5350600 events read in total (146707ms).
[12:14:47.708] <TB2>     INFO: 6419800 events read in total (176504ms).
[12:15:19.291] <TB2>     INFO: 7491400 events read in total (208087ms).
[12:15:48.599] <TB2>     INFO: 8560200 events read in total (237395ms).
[12:16:17.786] <TB2>     INFO: 9629600 events read in total (266582ms).
[12:16:46.819] <TB2>     INFO: 10701200 events read in total (295615ms).
[12:17:15.963] <TB2>     INFO: 11769200 events read in total (324759ms).
[12:17:45.881] <TB2>     INFO: 12836800 events read in total (354677ms).
[12:18:15.343] <TB2>     INFO: 13908400 events read in total (384139ms).
[12:18:45.234] <TB2>     INFO: 14977200 events read in total (414030ms).
[12:19:19.039] <TB2>     INFO: 16045400 events read in total (447835ms).
[12:19:49.260] <TB2>     INFO: 17118600 events read in total (478056ms).
[12:20:20.112] <TB2>     INFO: 18186600 events read in total (508908ms).
[12:20:48.836] <TB2>     INFO: 19255000 events read in total (537632ms).
[12:21:17.581] <TB2>     INFO: 20327200 events read in total (566377ms).
[12:21:46.088] <TB2>     INFO: 21395600 events read in total (594884ms).
[12:22:14.853] <TB2>     INFO: 22463800 events read in total (623649ms).
[12:22:43.517] <TB2>     INFO: 23535600 events read in total (652313ms).
[12:23:12.171] <TB2>     INFO: 24604600 events read in total (680967ms).
[12:23:40.694] <TB2>     INFO: 25673400 events read in total (709490ms).
[12:24:09.372] <TB2>     INFO: 26745800 events read in total (738168ms).
[12:24:38.030] <TB2>     INFO: 27814400 events read in total (766826ms).
[12:25:06.585] <TB2>     INFO: 28882800 events read in total (795381ms).
[12:25:35.246] <TB2>     INFO: 29955400 events read in total (824042ms).
[12:26:08.558] <TB2>     INFO: 31024200 events read in total (857354ms).
[12:26:37.923] <TB2>     INFO: 32092800 events read in total (886719ms).
[12:27:07.479] <TB2>     INFO: 33164800 events read in total (916275ms).
[12:27:36.253] <TB2>     INFO: 34232800 events read in total (945049ms).
[12:28:04.938] <TB2>     INFO: 35300800 events read in total (973734ms).
[12:28:33.690] <TB2>     INFO: 36372000 events read in total (1002486ms).
[12:29:02.450] <TB2>     INFO: 37441200 events read in total (1031246ms).
[12:29:31.178] <TB2>     INFO: 38509000 events read in total (1059974ms).
[12:29:59.872] <TB2>     INFO: 39578800 events read in total (1088668ms).
[12:30:28.675] <TB2>     INFO: 40649200 events read in total (1117471ms).
[12:30:57.405] <TB2>     INFO: 41716800 events read in total (1146201ms).
[12:31:26.134] <TB2>     INFO: 42785400 events read in total (1174930ms).
[12:31:55.646] <TB2>     INFO: 43856400 events read in total (1204442ms).
[12:32:24.043] <TB2>     INFO: 44924800 events read in total (1232839ms).
[12:32:52.622] <TB2>     INFO: 45992200 events read in total (1261418ms).
[12:33:20.994] <TB2>     INFO: 47059000 events read in total (1289790ms).
[12:33:51.567] <TB2>     INFO: 48130800 events read in total (1320363ms).
[12:34:21.039] <TB2>     INFO: 49198800 events read in total (1349835ms).
[12:34:51.471] <TB2>     INFO: 50266600 events read in total (1380267ms).
[12:35:20.047] <TB2>     INFO: 51334200 events read in total (1408843ms).
[12:35:48.659] <TB2>     INFO: 52405000 events read in total (1437455ms).
[12:36:17.198] <TB2>     INFO: 53473000 events read in total (1465994ms).
[12:36:45.754] <TB2>     INFO: 54541000 events read in total (1494550ms).
[12:37:14.326] <TB2>     INFO: 55611600 events read in total (1523122ms).
[12:37:42.884] <TB2>     INFO: 56680400 events read in total (1551680ms).
[12:38:11.384] <TB2>     INFO: 57748000 events read in total (1580180ms).
[12:38:39.994] <TB2>     INFO: 58815800 events read in total (1608790ms).
[12:38:47.140] <TB2>     INFO: 59072000 events read in total (1615936ms).
[12:38:47.168] <TB2>     INFO: Test took 1617022ms.
[12:38:47.226] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:38:47.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:38:47.385] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:48.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:38:48.615] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:49.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:38:49.845] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:51.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:38:51.059] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:52.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:38:52.330] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:53.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:38:53.549] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:54.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:38:54.786] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:56.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:38:56.034] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:57.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:38:57.297] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:58.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:38:58.544] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:38:59.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:38:59.787] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:00.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:39:00.000] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:02.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:39:02.221] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:03.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:39:03.486] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:04.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:04.742] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:06.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:06.031] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[12:39:07.313] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495923200
[12:39:07.353] <TB2>     INFO: PixTestScurves::scurves() done 
[12:39:07.353] <TB2>     INFO: Vcal mean:  35.10  35.16  35.06  35.07  35.08  35.05  35.09  35.27  35.02  35.01  35.05  35.06  35.06  35.03  35.07  35.05 
[12:39:07.353] <TB2>     INFO: Vcal RMS:    0.78   0.68   0.66   0.65   0.68   0.69   0.68   0.67   0.70   0.74   0.71   0.67   0.64   0.80   0.66   0.73 
[12:39:07.353] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:39:07.433] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:39:07.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:39:07.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:39:07.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:39:07.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:39:07.433] <TB2>     INFO: ######################################################################
[12:39:07.433] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:39:07.433] <TB2>     INFO: ######################################################################
[12:39:07.437] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:39:07.790] <TB2>     INFO: Expecting 41600 events.
[12:39:11.899] <TB2>     INFO: 41600 events read in total (3386ms).
[12:39:11.899] <TB2>     INFO: Test took 4462ms.
[12:39:11.907] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:11.907] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:39:11.907] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:39:11.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 47, 51] has eff 0/10
[12:39:11.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 47, 51]
[12:39:11.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[12:39:11.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:39:11.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:39:11.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:39:12.256] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:39:12.600] <TB2>     INFO: Expecting 41600 events.
[12:39:16.839] <TB2>     INFO: 41600 events read in total (3525ms).
[12:39:16.840] <TB2>     INFO: Test took 4584ms.
[12:39:16.848] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:16.848] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[12:39:16.848] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:39:16.852] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.241
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [26 ,5] phvalue 177
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.084
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.393
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.056
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [18 ,8] phvalue 159
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.259
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.559
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 177
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.534
[12:39:16.853] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 166
[12:39:16.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.971
[12:39:16.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[12:39:16.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.129
[12:39:16.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.909
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 183
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.731
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,8] phvalue 171
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.888
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 164
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.062
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.776
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.713
[12:39:16.855] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[12:39:16.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.647
[12:39:16.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[12:39:16.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:39:16.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:39:16.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:39:16.940] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:39:17.287] <TB2>     INFO: Expecting 41600 events.
[12:39:21.434] <TB2>     INFO: 41600 events read in total (3432ms).
[12:39:21.435] <TB2>     INFO: Test took 4495ms.
[12:39:21.443] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:21.443] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[12:39:21.443] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:39:21.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:39:21.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 8
[12:39:21.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8547
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 79
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0384
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 68
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0737
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 65
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.2286
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 57
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1544
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 68
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1626
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,20] phvalue 69
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.2073
[12:39:21.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 58
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3756
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,44] phvalue 69
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.5305
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 48
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4187
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 83
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8053
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 64
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.4807
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 54
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4552
[12:39:21.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 77
[12:39:21.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2578
[12:39:21.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 71
[12:39:21.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.3717
[12:39:21.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,49] phvalue 50
[12:39:21.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.4083
[12:39:21.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[12:39:21.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[12:39:21.871] <TB2>     INFO: Expecting 2560 events.
[12:39:22.834] <TB2>     INFO: 2560 events read in total (248ms).
[12:39:22.835] <TB2>     INFO: Test took 1383ms.
[12:39:22.835] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:22.835] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 1 1
[12:39:23.343] <TB2>     INFO: Expecting 2560 events.
[12:39:24.302] <TB2>     INFO: 2560 events read in total (244ms).
[12:39:24.303] <TB2>     INFO: Test took 1468ms.
[12:39:24.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:24.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[12:39:24.810] <TB2>     INFO: Expecting 2560 events.
[12:39:25.773] <TB2>     INFO: 2560 events read in total (248ms).
[12:39:25.773] <TB2>     INFO: Test took 1470ms.
[12:39:25.773] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:25.773] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[12:39:26.283] <TB2>     INFO: Expecting 2560 events.
[12:39:27.242] <TB2>     INFO: 2560 events read in total (245ms).
[12:39:27.242] <TB2>     INFO: Test took 1469ms.
[12:39:27.242] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:27.242] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 4 4
[12:39:27.750] <TB2>     INFO: Expecting 2560 events.
[12:39:28.706] <TB2>     INFO: 2560 events read in total (241ms).
[12:39:28.707] <TB2>     INFO: Test took 1465ms.
[12:39:28.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:28.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 20, 5 5
[12:39:29.215] <TB2>     INFO: Expecting 2560 events.
[12:39:30.188] <TB2>     INFO: 2560 events read in total (258ms).
[12:39:30.188] <TB2>     INFO: Test took 1481ms.
[12:39:30.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:30.188] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 6 6
[12:39:30.697] <TB2>     INFO: Expecting 2560 events.
[12:39:31.655] <TB2>     INFO: 2560 events read in total (243ms).
[12:39:31.656] <TB2>     INFO: Test took 1468ms.
[12:39:31.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:31.657] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 44, 7 7
[12:39:32.164] <TB2>     INFO: Expecting 2560 events.
[12:39:33.122] <TB2>     INFO: 2560 events read in total (243ms).
[12:39:33.122] <TB2>     INFO: Test took 1465ms.
[12:39:33.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:33.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 8 8
[12:39:33.632] <TB2>     INFO: Expecting 2560 events.
[12:39:34.594] <TB2>     INFO: 2560 events read in total (247ms).
[12:39:34.594] <TB2>     INFO: Test took 1471ms.
[12:39:34.594] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:34.594] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[12:39:35.102] <TB2>     INFO: Expecting 2560 events.
[12:39:36.062] <TB2>     INFO: 2560 events read in total (243ms).
[12:39:36.063] <TB2>     INFO: Test took 1468ms.
[12:39:36.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:36.063] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[12:39:36.571] <TB2>     INFO: Expecting 2560 events.
[12:39:37.530] <TB2>     INFO: 2560 events read in total (244ms).
[12:39:37.530] <TB2>     INFO: Test took 1467ms.
[12:39:37.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:37.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 11 11
[12:39:38.038] <TB2>     INFO: Expecting 2560 events.
[12:39:38.000] <TB2>     INFO: 2560 events read in total (247ms).
[12:39:38.000] <TB2>     INFO: Test took 1469ms.
[12:39:38.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:38.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[12:39:39.508] <TB2>     INFO: Expecting 2560 events.
[12:39:40.467] <TB2>     INFO: 2560 events read in total (244ms).
[12:39:40.468] <TB2>     INFO: Test took 1467ms.
[12:39:40.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:40.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 13 13
[12:39:40.976] <TB2>     INFO: Expecting 2560 events.
[12:39:41.934] <TB2>     INFO: 2560 events read in total (243ms).
[12:39:41.934] <TB2>     INFO: Test took 1466ms.
[12:39:41.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:41.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 49, 14 14
[12:39:42.442] <TB2>     INFO: Expecting 2560 events.
[12:39:43.401] <TB2>     INFO: 2560 events read in total (244ms).
[12:39:43.401] <TB2>     INFO: Test took 1466ms.
[12:39:43.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:43.402] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[12:39:43.909] <TB2>     INFO: Expecting 2560 events.
[12:39:44.869] <TB2>     INFO: 2560 events read in total (244ms).
[12:39:44.870] <TB2>     INFO: Test took 1468ms.
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[12:39:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[12:39:44.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[12:39:44.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[12:39:44.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[12:39:44.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[12:39:44.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[12:39:44.874] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:39:45.379] <TB2>     INFO: Expecting 655360 events.
[12:39:57.180] <TB2>     INFO: 655360 events read in total (11086ms).
[12:39:57.191] <TB2>     INFO: Expecting 655360 events.
[12:40:08.861] <TB2>     INFO: 655360 events read in total (11105ms).
[12:40:08.877] <TB2>     INFO: Expecting 655360 events.
[12:40:20.601] <TB2>     INFO: 655360 events read in total (11163ms).
[12:40:20.621] <TB2>     INFO: Expecting 655360 events.
[12:40:32.290] <TB2>     INFO: 655360 events read in total (11110ms).
[12:40:32.321] <TB2>     INFO: Expecting 655360 events.
[12:40:43.002] <TB2>     INFO: 655360 events read in total (11132ms).
[12:40:44.031] <TB2>     INFO: Expecting 655360 events.
[12:40:55.725] <TB2>     INFO: 655360 events read in total (11143ms).
[12:40:55.757] <TB2>     INFO: Expecting 655360 events.
[12:41:07.490] <TB2>     INFO: 655360 events read in total (11184ms).
[12:41:07.527] <TB2>     INFO: Expecting 655360 events.
[12:41:19.241] <TB2>     INFO: 655360 events read in total (11173ms).
[12:41:19.282] <TB2>     INFO: Expecting 655360 events.
[12:41:30.996] <TB2>     INFO: 655360 events read in total (11175ms).
[12:41:31.042] <TB2>     INFO: Expecting 655360 events.
[12:41:42.859] <TB2>     INFO: 655360 events read in total (11280ms).
[12:41:42.908] <TB2>     INFO: Expecting 655360 events.
[12:41:54.616] <TB2>     INFO: 655360 events read in total (11175ms).
[12:41:54.669] <TB2>     INFO: Expecting 655360 events.
[12:42:06.342] <TB2>     INFO: 655360 events read in total (11146ms).
[12:42:06.401] <TB2>     INFO: Expecting 655360 events.
[12:42:18.084] <TB2>     INFO: 655360 events read in total (11157ms).
[12:42:18.145] <TB2>     INFO: Expecting 655360 events.
[12:42:29.650] <TB2>     INFO: 655360 events read in total (10978ms).
[12:42:29.718] <TB2>     INFO: Expecting 655360 events.
[12:42:41.582] <TB2>     INFO: 655360 events read in total (11338ms).
[12:42:41.669] <TB2>     INFO: Expecting 655360 events.
[12:42:53.625] <TB2>     INFO: 655360 events read in total (11429ms).
[12:42:53.717] <TB2>     INFO: Test took 188843ms.
[12:42:53.879] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:42:54.180] <TB2>     INFO: Expecting 655360 events.
[12:43:05.967] <TB2>     INFO: 655360 events read in total (11072ms).
[12:43:05.978] <TB2>     INFO: Expecting 655360 events.
[12:43:17.783] <TB2>     INFO: 655360 events read in total (11235ms).
[12:43:17.798] <TB2>     INFO: Expecting 655360 events.
[12:43:29.569] <TB2>     INFO: 655360 events read in total (11205ms).
[12:43:29.589] <TB2>     INFO: Expecting 655360 events.
[12:43:41.205] <TB2>     INFO: 655360 events read in total (11059ms).
[12:43:41.228] <TB2>     INFO: Expecting 655360 events.
[12:43:52.909] <TB2>     INFO: 655360 events read in total (11121ms).
[12:43:52.937] <TB2>     INFO: Expecting 655360 events.
[12:44:04.286] <TB2>     INFO: 655360 events read in total (10792ms).
[12:44:04.317] <TB2>     INFO: Expecting 655360 events.
[12:44:15.810] <TB2>     INFO: 655360 events read in total (10938ms).
[12:44:15.848] <TB2>     INFO: Expecting 655360 events.
[12:44:27.198] <TB2>     INFO: 655360 events read in total (10804ms).
[12:44:27.240] <TB2>     INFO: Expecting 655360 events.
[12:44:38.920] <TB2>     INFO: 655360 events read in total (11139ms).
[12:44:38.965] <TB2>     INFO: Expecting 655360 events.
[12:44:50.589] <TB2>     INFO: 655360 events read in total (11086ms).
[12:44:50.637] <TB2>     INFO: Expecting 655360 events.
[12:45:02.243] <TB2>     INFO: 655360 events read in total (11074ms).
[12:45:02.298] <TB2>     INFO: Expecting 655360 events.
[12:45:14.069] <TB2>     INFO: 655360 events read in total (11245ms).
[12:45:14.127] <TB2>     INFO: Expecting 655360 events.
[12:45:25.931] <TB2>     INFO: 655360 events read in total (11277ms).
[12:45:25.998] <TB2>     INFO: Expecting 655360 events.
[12:45:37.341] <TB2>     INFO: 655360 events read in total (10816ms).
[12:45:37.408] <TB2>     INFO: Expecting 655360 events.
[12:45:49.121] <TB2>     INFO: 655360 events read in total (11186ms).
[12:45:49.191] <TB2>     INFO: Expecting 655360 events.
[12:46:00.870] <TB2>     INFO: 655360 events read in total (11153ms).
[12:46:00.944] <TB2>     INFO: Test took 187065ms.
[12:46:01.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:46:01.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.121] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:46:01.121] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.121] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:46:01.121] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:46:01.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:46:01.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:46:01.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:46:01.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:46:01.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:46:01.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:46:01.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.125] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:46:01.125] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.125] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:46:01.125] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.125] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:46:01.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:46:01.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:46:01.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:46:01.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:46:01.127] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.134] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:01.142] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:01.150] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:01.157] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.165] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.172] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.180] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.187] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.195] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:01.202] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:01.210] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:01.218] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:46:01.225] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:46:01.233] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:46:01.240] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.248] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.269] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:01.276] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:01.283] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.290] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.297] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.304] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.312] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:46:01.319] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:46:01.326] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:46:01.333] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:46:01.340] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[12:46:01.347] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[12:46:01.354] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[12:46:01.361] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.369] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:46:01.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:46:01.407] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[12:46:01.407] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[12:46:01.407] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[12:46:01.408] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[12:46:01.409] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[12:46:01.409] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[12:46:01.409] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[12:46:01.409] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[12:46:01.409] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[12:46:01.757] <TB2>     INFO: Expecting 41600 events.
[12:46:05.593] <TB2>     INFO: 41600 events read in total (3121ms).
[12:46:05.593] <TB2>     INFO: Test took 4181ms.
[12:46:06.244] <TB2>     INFO: Expecting 41600 events.
[12:46:10.089] <TB2>     INFO: 41600 events read in total (3130ms).
[12:46:10.090] <TB2>     INFO: Test took 4189ms.
[12:46:10.747] <TB2>     INFO: Expecting 41600 events.
[12:46:14.597] <TB2>     INFO: 41600 events read in total (3135ms).
[12:46:14.598] <TB2>     INFO: Test took 4199ms.
[12:46:14.908] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:15.040] <TB2>     INFO: Expecting 2560 events.
[12:46:15.998] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:15.999] <TB2>     INFO: Test took 1091ms.
[12:46:15.000] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:16.507] <TB2>     INFO: Expecting 2560 events.
[12:46:17.468] <TB2>     INFO: 2560 events read in total (246ms).
[12:46:17.468] <TB2>     INFO: Test took 1468ms.
[12:46:17.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:17.976] <TB2>     INFO: Expecting 2560 events.
[12:46:18.935] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:18.935] <TB2>     INFO: Test took 1463ms.
[12:46:18.938] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:19.443] <TB2>     INFO: Expecting 2560 events.
[12:46:20.402] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:20.402] <TB2>     INFO: Test took 1464ms.
[12:46:20.404] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:20.910] <TB2>     INFO: Expecting 2560 events.
[12:46:21.870] <TB2>     INFO: 2560 events read in total (245ms).
[12:46:21.870] <TB2>     INFO: Test took 1466ms.
[12:46:21.872] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:22.379] <TB2>     INFO: Expecting 2560 events.
[12:46:23.339] <TB2>     INFO: 2560 events read in total (245ms).
[12:46:23.339] <TB2>     INFO: Test took 1467ms.
[12:46:23.341] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:23.849] <TB2>     INFO: Expecting 2560 events.
[12:46:24.807] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:24.807] <TB2>     INFO: Test took 1466ms.
[12:46:24.809] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:25.316] <TB2>     INFO: Expecting 2560 events.
[12:46:26.274] <TB2>     INFO: 2560 events read in total (243ms).
[12:46:26.275] <TB2>     INFO: Test took 1466ms.
[12:46:26.277] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:26.784] <TB2>     INFO: Expecting 2560 events.
[12:46:27.743] <TB2>     INFO: 2560 events read in total (245ms).
[12:46:27.743] <TB2>     INFO: Test took 1466ms.
[12:46:27.745] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:28.252] <TB2>     INFO: Expecting 2560 events.
[12:46:29.211] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:29.211] <TB2>     INFO: Test took 1466ms.
[12:46:29.215] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:29.720] <TB2>     INFO: Expecting 2560 events.
[12:46:30.680] <TB2>     INFO: 2560 events read in total (245ms).
[12:46:30.680] <TB2>     INFO: Test took 1466ms.
[12:46:30.682] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:31.189] <TB2>     INFO: Expecting 2560 events.
[12:46:32.146] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:32.146] <TB2>     INFO: Test took 1464ms.
[12:46:32.148] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:32.657] <TB2>     INFO: Expecting 2560 events.
[12:46:33.616] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:33.616] <TB2>     INFO: Test took 1468ms.
[12:46:33.618] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:34.125] <TB2>     INFO: Expecting 2560 events.
[12:46:35.086] <TB2>     INFO: 2560 events read in total (247ms).
[12:46:35.086] <TB2>     INFO: Test took 1468ms.
[12:46:35.088] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:35.594] <TB2>     INFO: Expecting 2560 events.
[12:46:36.553] <TB2>     INFO: 2560 events read in total (244ms).
[12:46:36.553] <TB2>     INFO: Test took 1465ms.
[12:46:36.555] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:37.062] <TB2>     INFO: Expecting 2560 events.
[12:46:38.020] <TB2>     INFO: 2560 events read in total (243ms).
[12:46:38.020] <TB2>     INFO: Test took 1465ms.
[12:46:38.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:38.529] <TB2>     INFO: Expecting 2560 events.
[12:46:39.486] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:39.487] <TB2>     INFO: Test took 1465ms.
[12:46:39.489] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:39.995] <TB2>     INFO: Expecting 2560 events.
[12:46:40.953] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:40.953] <TB2>     INFO: Test took 1464ms.
[12:46:40.957] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:41.463] <TB2>     INFO: Expecting 2560 events.
[12:46:42.421] <TB2>     INFO: 2560 events read in total (243ms).
[12:46:42.421] <TB2>     INFO: Test took 1464ms.
[12:46:42.423] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:42.932] <TB2>     INFO: Expecting 2560 events.
[12:46:43.889] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:43.889] <TB2>     INFO: Test took 1466ms.
[12:46:43.891] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:44.397] <TB2>     INFO: Expecting 2560 events.
[12:46:45.355] <TB2>     INFO: 2560 events read in total (243ms).
[12:46:45.355] <TB2>     INFO: Test took 1464ms.
[12:46:45.359] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:45.864] <TB2>     INFO: Expecting 2560 events.
[12:46:46.828] <TB2>     INFO: 2560 events read in total (250ms).
[12:46:46.828] <TB2>     INFO: Test took 1469ms.
[12:46:46.830] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:47.336] <TB2>     INFO: Expecting 2560 events.
[12:46:48.294] <TB2>     INFO: 2560 events read in total (243ms).
[12:46:48.294] <TB2>     INFO: Test took 1464ms.
[12:46:48.297] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:48.802] <TB2>     INFO: Expecting 2560 events.
[12:46:49.759] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:49.760] <TB2>     INFO: Test took 1463ms.
[12:46:49.763] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:50.269] <TB2>     INFO: Expecting 2560 events.
[12:46:51.225] <TB2>     INFO: 2560 events read in total (241ms).
[12:46:51.226] <TB2>     INFO: Test took 1463ms.
[12:46:51.228] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:51.736] <TB2>     INFO: Expecting 2560 events.
[12:46:52.692] <TB2>     INFO: 2560 events read in total (241ms).
[12:46:52.693] <TB2>     INFO: Test took 1466ms.
[12:46:52.695] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:53.201] <TB2>     INFO: Expecting 2560 events.
[12:46:54.158] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:54.159] <TB2>     INFO: Test took 1464ms.
[12:46:54.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:54.667] <TB2>     INFO: Expecting 2560 events.
[12:46:55.624] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:55.625] <TB2>     INFO: Test took 1465ms.
[12:46:55.628] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:56.133] <TB2>     INFO: Expecting 2560 events.
[12:46:57.090] <TB2>     INFO: 2560 events read in total (242ms).
[12:46:57.091] <TB2>     INFO: Test took 1463ms.
[12:46:57.093] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:57.599] <TB2>     INFO: Expecting 2560 events.
[12:46:58.556] <TB2>     INFO: 2560 events read in total (243ms).
[12:46:58.557] <TB2>     INFO: Test took 1464ms.
[12:46:58.560] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:46:59.065] <TB2>     INFO: Expecting 2560 events.
[12:47:00.025] <TB2>     INFO: 2560 events read in total (245ms).
[12:47:00.025] <TB2>     INFO: Test took 1465ms.
[12:47:00.027] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:47:00.534] <TB2>     INFO: Expecting 2560 events.
[12:47:01.491] <TB2>     INFO: 2560 events read in total (242ms).
[12:47:01.492] <TB2>     INFO: Test took 1465ms.
[12:47:02.517] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[12:47:02.517] <TB2>     INFO: PH scale (per ROC):    66  80  80  71  77  83  84  74  80  80  78  80  77  81  85  71
[12:47:02.517] <TB2>     INFO: PH offset (per ROC):  176 177 177 191 178 176 185 179 193 167 182 189 174 176 190 185
[12:47:02.688] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:47:02.693] <TB2>     INFO: ######################################################################
[12:47:02.693] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:47:02.693] <TB2>     INFO: ######################################################################
[12:47:02.693] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:47:02.704] <TB2>     INFO: scanning low vcal = 10
[12:47:03.051] <TB2>     INFO: Expecting 41600 events.
[12:47:06.760] <TB2>     INFO: 41600 events read in total (2994ms).
[12:47:06.760] <TB2>     INFO: Test took 4056ms.
[12:47:06.761] <TB2>     INFO: scanning low vcal = 20
[12:47:07.271] <TB2>     INFO: Expecting 41600 events.
[12:47:10.980] <TB2>     INFO: 41600 events read in total (2994ms).
[12:47:10.980] <TB2>     INFO: Test took 4219ms.
[12:47:10.981] <TB2>     INFO: scanning low vcal = 30
[12:47:11.489] <TB2>     INFO: Expecting 41600 events.
[12:47:15.201] <TB2>     INFO: 41600 events read in total (2997ms).
[12:47:15.202] <TB2>     INFO: Test took 4220ms.
[12:47:15.204] <TB2>     INFO: scanning low vcal = 40
[12:47:15.708] <TB2>     INFO: Expecting 41600 events.
[12:47:19.922] <TB2>     INFO: 41600 events read in total (3499ms).
[12:47:19.923] <TB2>     INFO: Test took 4719ms.
[12:47:19.926] <TB2>     INFO: scanning low vcal = 50
[12:47:20.352] <TB2>     INFO: Expecting 41600 events.
[12:47:24.575] <TB2>     INFO: 41600 events read in total (3508ms).
[12:47:24.576] <TB2>     INFO: Test took 4650ms.
[12:47:24.579] <TB2>     INFO: scanning low vcal = 60
[12:47:25.006] <TB2>     INFO: Expecting 41600 events.
[12:47:29.232] <TB2>     INFO: 41600 events read in total (3511ms).
[12:47:29.233] <TB2>     INFO: Test took 4654ms.
[12:47:29.236] <TB2>     INFO: scanning low vcal = 70
[12:47:29.664] <TB2>     INFO: Expecting 41600 events.
[12:47:33.886] <TB2>     INFO: 41600 events read in total (3507ms).
[12:47:33.886] <TB2>     INFO: Test took 4650ms.
[12:47:33.890] <TB2>     INFO: scanning low vcal = 80
[12:47:34.316] <TB2>     INFO: Expecting 41600 events.
[12:47:38.548] <TB2>     INFO: 41600 events read in total (3517ms).
[12:47:38.549] <TB2>     INFO: Test took 4659ms.
[12:47:38.552] <TB2>     INFO: scanning low vcal = 90
[12:47:38.978] <TB2>     INFO: Expecting 41600 events.
[12:47:43.199] <TB2>     INFO: 41600 events read in total (3505ms).
[12:47:43.200] <TB2>     INFO: Test took 4648ms.
[12:47:43.204] <TB2>     INFO: scanning low vcal = 100
[12:47:43.631] <TB2>     INFO: Expecting 41600 events.
[12:47:47.986] <TB2>     INFO: 41600 events read in total (3640ms).
[12:47:47.987] <TB2>     INFO: Test took 4783ms.
[12:47:47.990] <TB2>     INFO: scanning low vcal = 110
[12:47:48.417] <TB2>     INFO: Expecting 41600 events.
[12:47:52.636] <TB2>     INFO: 41600 events read in total (3505ms).
[12:47:52.636] <TB2>     INFO: Test took 4646ms.
[12:47:52.640] <TB2>     INFO: scanning low vcal = 120
[12:47:53.066] <TB2>     INFO: Expecting 41600 events.
[12:47:57.289] <TB2>     INFO: 41600 events read in total (3508ms).
[12:47:57.290] <TB2>     INFO: Test took 4650ms.
[12:47:57.293] <TB2>     INFO: scanning low vcal = 130
[12:47:57.720] <TB2>     INFO: Expecting 41600 events.
[12:48:01.940] <TB2>     INFO: 41600 events read in total (3505ms).
[12:48:01.941] <TB2>     INFO: Test took 4648ms.
[12:48:01.944] <TB2>     INFO: scanning low vcal = 140
[12:48:02.371] <TB2>     INFO: Expecting 41600 events.
[12:48:06.593] <TB2>     INFO: 41600 events read in total (3507ms).
[12:48:06.593] <TB2>     INFO: Test took 4649ms.
[12:48:06.597] <TB2>     INFO: scanning low vcal = 150
[12:48:07.024] <TB2>     INFO: Expecting 41600 events.
[12:48:11.249] <TB2>     INFO: 41600 events read in total (3510ms).
[12:48:11.250] <TB2>     INFO: Test took 4653ms.
[12:48:11.253] <TB2>     INFO: scanning low vcal = 160
[12:48:11.680] <TB2>     INFO: Expecting 41600 events.
[12:48:15.905] <TB2>     INFO: 41600 events read in total (3510ms).
[12:48:15.906] <TB2>     INFO: Test took 4652ms.
[12:48:15.909] <TB2>     INFO: scanning low vcal = 170
[12:48:16.336] <TB2>     INFO: Expecting 41600 events.
[12:48:20.560] <TB2>     INFO: 41600 events read in total (3509ms).
[12:48:20.560] <TB2>     INFO: Test took 4651ms.
[12:48:20.565] <TB2>     INFO: scanning low vcal = 180
[12:48:20.991] <TB2>     INFO: Expecting 41600 events.
[12:48:25.212] <TB2>     INFO: 41600 events read in total (3506ms).
[12:48:25.213] <TB2>     INFO: Test took 4648ms.
[12:48:25.216] <TB2>     INFO: scanning low vcal = 190
[12:48:25.644] <TB2>     INFO: Expecting 41600 events.
[12:48:29.866] <TB2>     INFO: 41600 events read in total (3507ms).
[12:48:29.867] <TB2>     INFO: Test took 4651ms.
[12:48:29.870] <TB2>     INFO: scanning low vcal = 200
[12:48:30.297] <TB2>     INFO: Expecting 41600 events.
[12:48:34.519] <TB2>     INFO: 41600 events read in total (3507ms).
[12:48:34.519] <TB2>     INFO: Test took 4649ms.
[12:48:34.523] <TB2>     INFO: scanning low vcal = 210
[12:48:34.950] <TB2>     INFO: Expecting 41600 events.
[12:48:39.175] <TB2>     INFO: 41600 events read in total (3510ms).
[12:48:39.176] <TB2>     INFO: Test took 4652ms.
[12:48:39.179] <TB2>     INFO: scanning low vcal = 220
[12:48:39.606] <TB2>     INFO: Expecting 41600 events.
[12:48:43.832] <TB2>     INFO: 41600 events read in total (3511ms).
[12:48:43.833] <TB2>     INFO: Test took 4654ms.
[12:48:43.836] <TB2>     INFO: scanning low vcal = 230
[12:48:44.264] <TB2>     INFO: Expecting 41600 events.
[12:48:48.491] <TB2>     INFO: 41600 events read in total (3512ms).
[12:48:48.491] <TB2>     INFO: Test took 4655ms.
[12:48:48.495] <TB2>     INFO: scanning low vcal = 240
[12:48:48.922] <TB2>     INFO: Expecting 41600 events.
[12:48:53.145] <TB2>     INFO: 41600 events read in total (3508ms).
[12:48:53.146] <TB2>     INFO: Test took 4651ms.
[12:48:53.149] <TB2>     INFO: scanning low vcal = 250
[12:48:53.575] <TB2>     INFO: Expecting 41600 events.
[12:48:57.798] <TB2>     INFO: 41600 events read in total (3508ms).
[12:48:57.799] <TB2>     INFO: Test took 4650ms.
[12:48:57.803] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:48:58.231] <TB2>     INFO: Expecting 41600 events.
[12:49:02.454] <TB2>     INFO: 41600 events read in total (3509ms).
[12:49:02.455] <TB2>     INFO: Test took 4652ms.
[12:49:02.458] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:49:02.886] <TB2>     INFO: Expecting 41600 events.
[12:49:07.108] <TB2>     INFO: 41600 events read in total (3507ms).
[12:49:07.108] <TB2>     INFO: Test took 4650ms.
[12:49:07.112] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:49:07.540] <TB2>     INFO: Expecting 41600 events.
[12:49:11.767] <TB2>     INFO: 41600 events read in total (3512ms).
[12:49:11.768] <TB2>     INFO: Test took 4656ms.
[12:49:11.771] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:49:12.199] <TB2>     INFO: Expecting 41600 events.
[12:49:16.420] <TB2>     INFO: 41600 events read in total (3507ms).
[12:49:16.420] <TB2>     INFO: Test took 4648ms.
[12:49:16.423] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:49:16.852] <TB2>     INFO: Expecting 41600 events.
[12:49:21.076] <TB2>     INFO: 41600 events read in total (3509ms).
[12:49:21.076] <TB2>     INFO: Test took 4653ms.
[12:49:21.614] <TB2>     INFO: PixTestGainPedestal::measure() done 
[12:49:21.616] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:49:21.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:49:21.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:49:21.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:49:21.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:49:21.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:49:21.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:49:21.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:49:21.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:49:21.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:50:00.580] <TB2>     INFO: PixTestGainPedestal::fit() done
[12:50:00.580] <TB2>     INFO: non-linearity mean:  0.965 0.967 0.957 0.955 0.962 0.970 0.957 0.957 0.962 0.964 0.965 0.962 0.961 0.959 0.957 0.962
[12:50:00.580] <TB2>     INFO: non-linearity RMS:   0.004 0.005 0.006 0.008 0.005 0.003 0.006 0.006 0.005 0.004 0.005 0.005 0.005 0.005 0.005 0.004
[12:50:00.580] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:50:00.602] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:50:00.625] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:50:00.648] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:50:00.670] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:50:00.693] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:50:00.715] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:50:00.738] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:50:00.760] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:50:00.782] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:50:00.805] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:50:00.828] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:50:00.850] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:50:00.873] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:50:00.895] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:50:00.918] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-03_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:50:00.940] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:50:00.940] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:50:00.948] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:50:00.948] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:50:00.951] <TB2>     INFO: ######################################################################
[12:50:00.951] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:50:00.951] <TB2>     INFO: ######################################################################
[12:50:00.954] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:50:00.965] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:50:00.965] <TB2>     INFO:     run 1 of 1
[12:50:00.965] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:50:01.307] <TB2>     INFO: Expecting 3120000 events.
[12:50:50.128] <TB2>     INFO: 1299925 events read in total (48106ms).
[12:51:38.428] <TB2>     INFO: 2598975 events read in total (96406ms).
[12:51:57.994] <TB2>     INFO: 3120000 events read in total (115972ms).
[12:51:58.038] <TB2>     INFO: Test took 117074ms.
[12:51:58.111] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:58.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:51:59.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:52:01.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:52:02.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:52:03.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:52:05.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:52:06.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:52:07.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:52:09.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:52:10.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:52:12.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:52:13.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:15.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:16.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:17.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:52:19.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:52:20.795] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437170176
[12:52:20.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:52:20.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3931, RMS = 2.14455
[12:52:20.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:52:20.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:52:20.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8236, RMS = 2.50764
[12:52:20.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:52:20.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:52:20.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8158, RMS = 1.61294
[12:52:20.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:52:20.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:52:20.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0738, RMS = 1.46371
[12:52:20.827] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:52:20.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:52:20.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8436, RMS = 1.25322
[12:52:20.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:20.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:52:20.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0531, RMS = 1.0679
[12:52:20.828] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:52:20.829] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:52:20.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9503, RMS = 1.73195
[12:52:20.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:52:20.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:52:20.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8072, RMS = 1.61821
[12:52:20.830] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[12:52:20.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:52:20.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3023, RMS = 1.10224
[12:52:20.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:20.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:52:20.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8848, RMS = 1.23524
[12:52:20.831] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:52:20.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:52:20.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0168, RMS = 1.09758
[12:52:20.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:52:20.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:52:20.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6294, RMS = 1.05628
[12:52:20.832] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:52:20.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:52:20.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8021, RMS = 1.60529
[12:52:20.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:20.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:52:20.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8983, RMS = 1.75413
[12:52:20.833] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:52:20.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:52:20.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.9376, RMS = 1.78046
[12:52:20.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:20.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:52:20.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1918, RMS = 1.30653
[12:52:20.834] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:52:20.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:52:20.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7919, RMS = 1.83311
[12:52:20.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[12:52:20.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:52:20.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1843, RMS = 1.85277
[12:52:20.835] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[12:52:20.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:52:20.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5925, RMS = 1.88357
[12:52:20.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[12:52:20.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:52:20.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9791, RMS = 2.04835
[12:52:20.836] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[12:52:20.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:52:20.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5108, RMS = 1.30311
[12:52:20.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:52:20.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:52:20.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.61, RMS = 1.3803
[12:52:20.837] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:52:20.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:52:20.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8939, RMS = 1.14392
[12:52:20.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:52:20.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:52:20.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7405, RMS = 1.29005
[12:52:20.838] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:52:20.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:52:20.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2094, RMS = 1.69287
[12:52:20.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[12:52:20.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:52:20.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2868, RMS = 1.60154
[12:52:20.840] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[12:52:20.841] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:52:20.841] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8446, RMS = 1.16419
[12:52:20.841] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:52:20.841] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:52:20.841] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0177, RMS = 1.22247
[12:52:20.841] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:52:20.842] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:52:20.842] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2646, RMS = 2.08711
[12:52:20.842] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:52:20.842] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:52:20.842] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.619, RMS = 2.07614
[12:52:20.842] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[12:52:20.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:52:20.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2494, RMS = 1.10251
[12:52:20.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:52:20.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:52:20.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1136, RMS = 1.1627
[12:52:20.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:52:20.846] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[12:52:20.846] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[12:52:20.846] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:52:20.944] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:52:20.944] <TB2>     INFO: enter test to run
[12:52:20.944] <TB2>     INFO:   test:  no parameter change
[12:52:20.945] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[12:52:20.945] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[12:52:20.946] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[12:52:20.946] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:52:21.443] <TB2>    QUIET: Connection to board 141 closed.
[12:52:21.444] <TB2>     INFO: pXar: this is the end, my friend
[12:52:21.444] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
