
Solenoid Board Embedded.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000186c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800192c  0800192c  0001192c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800195c  0800195c  0001195c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001960  08001960  00011960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000d0  20000004  08001968  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000d4  08001968  000200d4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c793  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001b25  00000000  00000000  0002c7bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002e7f  00000000  00000000  0002e2e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000528  00000000  00000000  00031168  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007e8  00000000  00000000  00031690  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000035a9  00000000  00000000  00031e78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002005  00000000  00000000  00035421  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00037426  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000e74  00000000  00000000  000374a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001914 	.word	0x08001914

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001914 	.word	0x08001914

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000220:	b510      	push	{r4, lr}
 8000222:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000224:	f000 fec8 	bl	8000fb8 <HAL_RCC_GetHCLKFreq>
 8000228:	21fa      	movs	r1, #250	; 0xfa
 800022a:	0089      	lsls	r1, r1, #2
 800022c:	f7ff ff6c 	bl	8000108 <__udivsi3>
 8000230:	f000 fad8 	bl	80007e4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000234:	2001      	movs	r0, #1
 8000236:	2200      	movs	r2, #0
 8000238:	0021      	movs	r1, r4
 800023a:	4240      	negs	r0, r0
 800023c:	f000 fa98 	bl	8000770 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000240:	2000      	movs	r0, #0
 8000242:	bd10      	pop	{r4, pc}

08000244 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000244:	2310      	movs	r3, #16
 8000246:	4a06      	ldr	r2, [pc, #24]	; (8000260 <HAL_Init+0x1c>)
{
 8000248:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800024c:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800024e:	430b      	orrs	r3, r1
 8000250:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000252:	f7ff ffe5 	bl	8000220 <HAL_InitTick>
  HAL_MspInit();
 8000256:	f001 fa29 	bl	80016ac <HAL_MspInit>
}
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	40022000 	.word	0x40022000

08000264 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000264:	4a02      	ldr	r2, [pc, #8]	; (8000270 <HAL_IncTick+0xc>)
 8000266:	6813      	ldr	r3, [r2, #0]
 8000268:	3301      	adds	r3, #1
 800026a:	6013      	str	r3, [r2, #0]
}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	20000024 	.word	0x20000024

08000274 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000274:	4b01      	ldr	r3, [pc, #4]	; (800027c <HAL_GetTick+0x8>)
 8000276:	6818      	ldr	r0, [r3, #0]
}
 8000278:	4770      	bx	lr
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	20000024 	.word	0x20000024

08000280 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *             the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8000280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000282:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  
  /* Check CAN handle */
  if(hcan == NULL)
  {
     return HAL_ERROR;
 8000284:	2001      	movs	r0, #1
  if(hcan == NULL)
 8000286:	2c00      	cmp	r4, #0
 8000288:	d070      	beq.n	800036c <HAL_CAN_Init+0xec>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 800028a:	0025      	movs	r5, r4
 800028c:	353d      	adds	r5, #61	; 0x3d
 800028e:	782b      	ldrb	r3, [r5, #0]
 8000290:	b2db      	uxtb	r3, r3
 8000292:	2b00      	cmp	r3, #0
 8000294:	d105      	bne.n	80002a2 <HAL_CAN_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 8000296:	0022      	movs	r2, r4
 8000298:	323c      	adds	r2, #60	; 0x3c
 800029a:	7013      	strb	r3, [r2, #0]
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 800029c:	0020      	movs	r0, r4
 800029e:	f001 fa1d 	bl	80016dc <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 80002a2:	2102      	movs	r1, #2
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80002a4:	2701      	movs	r7, #1
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80002a6:	6823      	ldr	r3, [r4, #0]
  hcan->State = HAL_CAN_STATE_BUSY;
 80002a8:	7029      	strb	r1, [r5, #0]
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	438a      	bics	r2, r1
 80002ae:	601a      	str	r2, [r3, #0]
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	433a      	orrs	r2, r7
 80002b4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();   
 80002b6:	f7ff ffdd 	bl	8000274 <HAL_GetTick>
 80002ba:	9001      	str	r0, [sp, #4]
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80002bc:	6823      	ldr	r3, [r4, #0]
 80002be:	685e      	ldr	r6, [r3, #4]
 80002c0:	403e      	ands	r6, r7
 80002c2:	d049      	beq.n	8000358 <HAL_CAN_Init+0xd8>
      return HAL_TIMEOUT;
    }
  }

  /* Check acknowledge */
  if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 80002c4:	685a      	ldr	r2, [r3, #4]
 80002c6:	423a      	tst	r2, r7
 80002c8:	d100      	bne.n	80002cc <HAL_CAN_Init+0x4c>
 80002ca:	e073      	b.n	80003b4 <HAL_CAN_Init+0x134>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 80002cc:	69a1      	ldr	r1, [r4, #24]
 80002ce:	2280      	movs	r2, #128	; 0x80
 80002d0:	2901      	cmp	r1, #1
 80002d2:	d14c      	bne.n	800036e <HAL_CAN_Init+0xee>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80002d4:	6819      	ldr	r1, [r3, #0]
 80002d6:	430a      	orrs	r2, r1
 80002d8:	601a      	str	r2, [r3, #0]
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 80002da:	69e1      	ldr	r1, [r4, #28]
 80002dc:	2240      	movs	r2, #64	; 0x40
 80002de:	2901      	cmp	r1, #1
 80002e0:	d149      	bne.n	8000376 <HAL_CAN_Init+0xf6>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80002e2:	6819      	ldr	r1, [r3, #0]
 80002e4:	430a      	orrs	r2, r1
 80002e6:	601a      	str	r2, [r3, #0]
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 80002e8:	6a21      	ldr	r1, [r4, #32]
 80002ea:	2220      	movs	r2, #32
 80002ec:	2901      	cmp	r1, #1
 80002ee:	d146      	bne.n	800037e <HAL_CAN_Init+0xfe>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80002f0:	6819      	ldr	r1, [r3, #0]
 80002f2:	430a      	orrs	r2, r1
 80002f4:	601a      	str	r2, [r3, #0]
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 80002f6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80002f8:	2210      	movs	r2, #16
 80002fa:	2901      	cmp	r1, #1
 80002fc:	d143      	bne.n	8000386 <HAL_CAN_Init+0x106>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80002fe:	6819      	ldr	r1, [r3, #0]
 8000300:	430a      	orrs	r2, r1
 8000302:	601a      	str	r2, [r3, #0]
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8000304:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000306:	2208      	movs	r2, #8
 8000308:	2901      	cmp	r1, #1
 800030a:	d140      	bne.n	800038e <HAL_CAN_Init+0x10e>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800030c:	6819      	ldr	r1, [r3, #0]
 800030e:	430a      	orrs	r2, r1
 8000310:	601a      	str	r2, [r3, #0]
    {
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8000312:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000314:	2204      	movs	r2, #4
 8000316:	2901      	cmp	r1, #1
 8000318:	d13d      	bne.n	8000396 <HAL_CAN_Init+0x116>
    {
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800031a:	6819      	ldr	r1, [r3, #0]
 800031c:	430a      	orrs	r2, r1
 800031e:	601a      	str	r2, [r3, #0]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000320:	2601      	movs	r6, #1
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000322:	68e1      	ldr	r1, [r4, #12]
 8000324:	68a2      	ldr	r2, [r4, #8]
 8000326:	430a      	orrs	r2, r1
 8000328:	6921      	ldr	r1, [r4, #16]
 800032a:	430a      	orrs	r2, r1
 800032c:	6961      	ldr	r1, [r4, #20]
 800032e:	430a      	orrs	r2, r1
 8000330:	6861      	ldr	r1, [r4, #4]
 8000332:	3901      	subs	r1, #1
 8000334:	430a      	orrs	r2, r1
 8000336:	61da      	str	r2, [r3, #28]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	43b2      	bics	r2, r6
 800033c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();   
 800033e:	f7ff ff99 	bl	8000274 <HAL_GetTick>
 8000342:	0007      	movs	r7, r0
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8000344:	6823      	ldr	r3, [r4, #0]
 8000346:	685a      	ldr	r2, [r3, #4]
 8000348:	4232      	tst	r2, r6
 800034a:	d128      	bne.n	800039e <HAL_CAN_Init+0x11e>
       return HAL_TIMEOUT;
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800034c:	6858      	ldr	r0, [r3, #4]
 800034e:	4030      	ands	r0, r6
 8000350:	d130      	bne.n	80003b4 <HAL_CAN_Init+0x134>
  }
 
  if(status == CAN_INITSTATUS_SUCCESS)
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000352:	6420      	str	r0, [r4, #64]	; 0x40
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8000354:	702e      	strb	r6, [r5, #0]
  
    /* Return function status */
    return HAL_OK;
 8000356:	e009      	b.n	800036c <HAL_CAN_Init+0xec>
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8000358:	f7ff ff8c 	bl	8000274 <HAL_GetTick>
 800035c:	9b01      	ldr	r3, [sp, #4]
 800035e:	1ac0      	subs	r0, r0, r3
 8000360:	280a      	cmp	r0, #10
 8000362:	d9ab      	bls.n	80002bc <HAL_CAN_Init+0x3c>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000364:	2003      	movs	r0, #3
      __HAL_UNLOCK(hcan);
 8000366:	343c      	adds	r4, #60	; 0x3c
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000368:	7028      	strb	r0, [r5, #0]
      __HAL_UNLOCK(hcan);
 800036a:	7026      	strb	r6, [r4, #0]
    hcan->State = HAL_CAN_STATE_ERROR;

    /* Return function status */
    return HAL_ERROR;
  }
}
 800036c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800036e:	6819      	ldr	r1, [r3, #0]
 8000370:	4391      	bics	r1, r2
 8000372:	6019      	str	r1, [r3, #0]
 8000374:	e7b1      	b.n	80002da <HAL_CAN_Init+0x5a>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000376:	6819      	ldr	r1, [r3, #0]
 8000378:	4391      	bics	r1, r2
 800037a:	6019      	str	r1, [r3, #0]
 800037c:	e7b4      	b.n	80002e8 <HAL_CAN_Init+0x68>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800037e:	6819      	ldr	r1, [r3, #0]
 8000380:	4391      	bics	r1, r2
 8000382:	6019      	str	r1, [r3, #0]
 8000384:	e7b7      	b.n	80002f6 <HAL_CAN_Init+0x76>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000386:	6819      	ldr	r1, [r3, #0]
 8000388:	4391      	bics	r1, r2
 800038a:	6019      	str	r1, [r3, #0]
 800038c:	e7ba      	b.n	8000304 <HAL_CAN_Init+0x84>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800038e:	6819      	ldr	r1, [r3, #0]
 8000390:	4391      	bics	r1, r2
 8000392:	6019      	str	r1, [r3, #0]
 8000394:	e7bd      	b.n	8000312 <HAL_CAN_Init+0x92>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000396:	6819      	ldr	r1, [r3, #0]
 8000398:	4391      	bics	r1, r2
 800039a:	6019      	str	r1, [r3, #0]
 800039c:	e7c0      	b.n	8000320 <HAL_CAN_Init+0xa0>
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800039e:	f7ff ff69 	bl	8000274 <HAL_GetTick>
 80003a2:	1bc0      	subs	r0, r0, r7
 80003a4:	280a      	cmp	r0, #10
 80003a6:	d9cd      	bls.n	8000344 <HAL_CAN_Init+0xc4>
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 80003a8:	2003      	movs	r0, #3
       __HAL_UNLOCK(hcan);
 80003aa:	2300      	movs	r3, #0
 80003ac:	343c      	adds	r4, #60	; 0x3c
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 80003ae:	7028      	strb	r0, [r5, #0]
       __HAL_UNLOCK(hcan);
 80003b0:	7023      	strb	r3, [r4, #0]
       return HAL_TIMEOUT;
 80003b2:	e7db      	b.n	800036c <HAL_CAN_Init+0xec>
    hcan->State = HAL_CAN_STATE_ERROR;
 80003b4:	2304      	movs	r3, #4
    return HAL_ERROR;
 80003b6:	2001      	movs	r0, #1
    hcan->State = HAL_CAN_STATE_ERROR;
 80003b8:	702b      	strb	r3, [r5, #0]
    return HAL_ERROR;
 80003ba:	e7d7      	b.n	800036c <HAL_CAN_Init+0xec>

080003bc <HAL_CAN_Receive_IT>:
  *         the configuration information for the specified CAN.  
  * @param  FIFONumber    FIFO number.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 80003bc:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  /* Process locked */
  __HAL_LOCK(hcan);
 80003be:	0004      	movs	r4, r0
 80003c0:	343c      	adds	r4, #60	; 0x3c
 80003c2:	7823      	ldrb	r3, [r4, #0]
{
 80003c4:	0005      	movs	r5, r0
  __HAL_LOCK(hcan);
 80003c6:	2002      	movs	r0, #2
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d014      	beq.n	80003f6 <HAL_CAN_Receive_IT+0x3a>
 80003cc:	2301      	movs	r3, #1
 80003ce:	7023      	strb	r3, [r4, #0]
 80003d0:	002b      	movs	r3, r5
 80003d2:	333d      	adds	r3, #61	; 0x3d

  /* Check if CAN state is not busy for RX FIFO0 */
  if ((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||        \
 80003d4:	2900      	cmp	r1, #0
 80003d6:	d10f      	bne.n	80003f8 <HAL_CAN_Receive_IT+0x3c>
 80003d8:	781a      	ldrb	r2, [r3, #0]
 80003da:	2a22      	cmp	r2, #34	; 0x22
 80003dc:	d008      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 80003de:	781a      	ldrb	r2, [r3, #0]
  if ((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||        \
 80003e0:	2a42      	cmp	r2, #66	; 0x42
 80003e2:	d005      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 80003e4:	781a      	ldrb	r2, [r3, #0]
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 80003e6:	2a62      	cmp	r2, #98	; 0x62
 80003e8:	d002      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 80003ea:	781a      	ldrb	r2, [r3, #0]
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 80003ec:	2a72      	cmp	r2, #114	; 0x72
 80003ee:	d11b      	bne.n	8000428 <HAL_CAN_Receive_IT+0x6c>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80003f0:	2300      	movs	r3, #0

    return HAL_BUSY;
 80003f2:	2002      	movs	r0, #2
    __HAL_UNLOCK(hcan);
 80003f4:	7023      	strb	r3, [r4, #0]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
  }
  
  /* Return function status */
  return HAL_OK;
}
 80003f6:	bd30      	pop	{r4, r5, pc}
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||        \
 80003f8:	2901      	cmp	r1, #1
 80003fa:	d10b      	bne.n	8000414 <HAL_CAN_Receive_IT+0x58>
 80003fc:	781a      	ldrb	r2, [r3, #0]
 80003fe:	2a32      	cmp	r2, #50	; 0x32
 8000400:	d0f6      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 8000402:	781a      	ldrb	r2, [r3, #0]
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||        \
 8000404:	2a52      	cmp	r2, #82	; 0x52
 8000406:	d0f3      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8000408:	781a      	ldrb	r2, [r3, #0]
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 800040a:	2a62      	cmp	r2, #98	; 0x62
 800040c:	d0f0      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 800040e:	781a      	ldrb	r2, [r3, #0]
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8000410:	2a72      	cmp	r2, #114	; 0x72
 8000412:	d0ed      	beq.n	80003f0 <HAL_CAN_Receive_IT+0x34>
    switch(hcan->State)
 8000414:	781a      	ldrb	r2, [r3, #0]
 8000416:	b2d2      	uxtb	r2, r2
 8000418:	2a22      	cmp	r2, #34	; 0x22
 800041a:	d022      	beq.n	8000462 <HAL_CAN_Receive_IT+0xa6>
 800041c:	2a42      	cmp	r2, #66	; 0x42
 800041e:	d022      	beq.n	8000466 <HAL_CAN_Receive_IT+0xaa>
 8000420:	2a12      	cmp	r2, #18
 8000422:	d122      	bne.n	800046a <HAL_CAN_Receive_IT+0xae>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8000424:	3240      	adds	r2, #64	; 0x40
 8000426:	e008      	b.n	800043a <HAL_CAN_Receive_IT+0x7e>
    switch(hcan->State)
 8000428:	781a      	ldrb	r2, [r3, #0]
 800042a:	b2d2      	uxtb	r2, r2
 800042c:	2a32      	cmp	r2, #50	; 0x32
 800042e:	d018      	beq.n	8000462 <HAL_CAN_Receive_IT+0xa6>
 8000430:	2a52      	cmp	r2, #82	; 0x52
 8000432:	d018      	beq.n	8000466 <HAL_CAN_Receive_IT+0xaa>
 8000434:	2a12      	cmp	r2, #18
 8000436:	d112      	bne.n	800045e <HAL_CAN_Receive_IT+0xa2>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8000438:	3230      	adds	r2, #48	; 0x30
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 800043a:	701a      	strb	r2, [r3, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800043c:	2300      	movs	r3, #0
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800043e:	208f      	movs	r0, #143	; 0x8f
 8000440:	682a      	ldr	r2, [r5, #0]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000442:	642b      	str	r3, [r5, #64]	; 0x40
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8000444:	6955      	ldr	r5, [r2, #20]
 8000446:	0200      	lsls	r0, r0, #8
 8000448:	4328      	orrs	r0, r5
 800044a:	6150      	str	r0, [r2, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 800044c:	6950      	ldr	r0, [r2, #20]
  __HAL_UNLOCK(hcan);
 800044e:	7023      	strb	r3, [r4, #0]
  if(FIFONumber == CAN_FIFO0)
 8000450:	4299      	cmp	r1, r3
 8000452:	d10c      	bne.n	800046e <HAL_CAN_Receive_IT+0xb2>
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8000454:	330a      	adds	r3, #10
 8000456:	4303      	orrs	r3, r0
 8000458:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 800045a:	0008      	movs	r0, r1
 800045c:	e7cb      	b.n	80003f6 <HAL_CAN_Receive_IT+0x3a>
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 800045e:	2222      	movs	r2, #34	; 0x22
 8000460:	e7eb      	b.n	800043a <HAL_CAN_Receive_IT+0x7e>
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8000462:	2262      	movs	r2, #98	; 0x62
 8000464:	e7e9      	b.n	800043a <HAL_CAN_Receive_IT+0x7e>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8000466:	2272      	movs	r2, #114	; 0x72
 8000468:	e7e7      	b.n	800043a <HAL_CAN_Receive_IT+0x7e>
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 800046a:	2232      	movs	r2, #50	; 0x32
 800046c:	e7e5      	b.n	800043a <HAL_CAN_Receive_IT+0x7e>
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 800046e:	2150      	movs	r1, #80	; 0x50
 8000470:	4301      	orrs	r1, r0
 8000472:	6151      	str	r1, [r2, #20]
  return HAL_OK;
 8000474:	0018      	movs	r0, r3
 8000476:	e7be      	b.n	80003f6 <HAL_CAN_Receive_IT+0x3a>

08000478 <HAL_CAN_TxCpltCallback>:
 8000478:	4770      	bx	lr
	...

0800047c <CAN_Receive_IT>:
  * @param  FIFONumber Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 800047c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  CanRxMsgTypeDef* pRxMsg = NULL;

  /* Set RxMsg pointer */
  if(FIFONumber == CAN_FIFO0)
 800047e:	2900      	cmp	r1, #0
 8000480:	d161      	bne.n	8000546 <CAN_Receive_IT+0xca>
  {
    pRxMsg = hcan->pRxMsg;
 8000482:	6b43      	ldr	r3, [r0, #52]	; 0x34
  {
    pRxMsg = hcan->pRx1Msg;
  }

  /* Get the Id */
  pRxMsg->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8000484:	26d8      	movs	r6, #216	; 0xd8
 8000486:	6802      	ldr	r2, [r0, #0]
 8000488:	010c      	lsls	r4, r1, #4
 800048a:	1915      	adds	r5, r2, r4
 800048c:	9401      	str	r4, [sp, #4]
 800048e:	2404      	movs	r4, #4
 8000490:	0076      	lsls	r6, r6, #1
 8000492:	59af      	ldr	r7, [r5, r6]
 8000494:	4027      	ands	r7, r4
 8000496:	609f      	str	r7, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 8000498:	d157      	bne.n	800054a <CAN_Receive_IT+0xce>
  {
    pRxMsg->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_TI0R_STID_Pos;
 800049a:	59af      	ldr	r7, [r5, r6]
 800049c:	0d7f      	lsrs	r7, r7, #21
 800049e:	601f      	str	r7, [r3, #0]
  {
    pRxMsg->ExtId = (0xFFFFFFF8U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_EXID_Pos;
  }
  pRxMsg->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_RTR_Pos;
  /* Get the DLC */
  pRxMsg->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 80004a0:	27da      	movs	r7, #218	; 0xda
 80004a2:	240f      	movs	r4, #15
  pRxMsg->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_RTR_Pos;
 80004a4:	59ae      	ldr	r6, [r5, r6]
  pRxMsg->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 80004a6:	007f      	lsls	r7, r7, #1
  pRxMsg->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_RTR_Pos;
 80004a8:	07b6      	lsls	r6, r6, #30
 80004aa:	0ff6      	lsrs	r6, r6, #31
 80004ac:	60de      	str	r6, [r3, #12]
  pRxMsg->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 80004ae:	59ee      	ldr	r6, [r5, r7]
  /* Get the FMI */
  pRxMsg->FMI = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_FMI_Pos;
 80004b0:	59ed      	ldr	r5, [r5, r7]
  pRxMsg->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 80004b2:	4026      	ands	r6, r4
  pRxMsg->FMI = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_FMI_Pos;
 80004b4:	0a2d      	lsrs	r5, r5, #8
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
  /* Get the data field */
  pRxMsg->Data[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80004b6:	010c      	lsls	r4, r1, #4
  pRxMsg->FMI = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_FMI_Pos;
 80004b8:	b2ed      	uxtb	r5, r5
  pRxMsg->Data[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80004ba:	1914      	adds	r4, r2, r4
  pRxMsg->FMI = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_FMI_Pos;
 80004bc:	61dd      	str	r5, [r3, #28]
  pRxMsg->Data[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80004be:	0025      	movs	r5, r4
 80004c0:	35b9      	adds	r5, #185	; 0xb9
 80004c2:	35ff      	adds	r5, #255	; 0xff
  pRxMsg->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 80004c4:	611e      	str	r6, [r3, #16]
  pRxMsg->Data[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80004c6:	682e      	ldr	r6, [r5, #0]
  pRxMsg->Data[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA1_Pos;
  pRxMsg->Data[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA2_Pos;
  pRxMsg->Data[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA3_Pos;
  pRxMsg->Data[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80004c8:	34bd      	adds	r4, #189	; 0xbd
  pRxMsg->Data[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80004ca:	751e      	strb	r6, [r3, #20]
  pRxMsg->Data[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80004cc:	682e      	ldr	r6, [r5, #0]
  pRxMsg->Data[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80004ce:	34ff      	adds	r4, #255	; 0xff
  pRxMsg->Data[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80004d0:	0a36      	lsrs	r6, r6, #8
 80004d2:	755e      	strb	r6, [r3, #21]
  pRxMsg->Data[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80004d4:	682e      	ldr	r6, [r5, #0]
  pRxMsg->FIFONumber = FIFONumber;
 80004d6:	6219      	str	r1, [r3, #32]
  pRxMsg->Data[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80004d8:	0c36      	lsrs	r6, r6, #16
 80004da:	759e      	strb	r6, [r3, #22]
  pRxMsg->Data[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA3_Pos;
 80004dc:	682d      	ldr	r5, [r5, #0]
 80004de:	0e2d      	lsrs	r5, r5, #24
 80004e0:	75dd      	strb	r5, [r3, #23]
  pRxMsg->Data[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80004e2:	6825      	ldr	r5, [r4, #0]
 80004e4:	761d      	strb	r5, [r3, #24]
  pRxMsg->Data[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA5_Pos;
 80004e6:	6825      	ldr	r5, [r4, #0]
 80004e8:	0a2d      	lsrs	r5, r5, #8
 80004ea:	765d      	strb	r5, [r3, #25]
  pRxMsg->Data[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA6_Pos;
 80004ec:	6825      	ldr	r5, [r4, #0]
 80004ee:	0c2d      	lsrs	r5, r5, #16
 80004f0:	769d      	strb	r5, [r3, #26]
  pRxMsg->Data[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA7_Pos;
 80004f2:	6824      	ldr	r4, [r4, #0]
 80004f4:	0e24      	lsrs	r4, r4, #24
 80004f6:	76dc      	strb	r4, [r3, #27]
 80004f8:	2320      	movs	r3, #32

  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 80004fa:	2900      	cmp	r1, #0
 80004fc:	d129      	bne.n	8000552 <CAN_Receive_IT+0xd6>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 80004fe:	68d4      	ldr	r4, [r2, #12]
 8000500:	4323      	orrs	r3, r4
    
    /* Disable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8000502:	240a      	movs	r4, #10
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8000504:	60d3      	str	r3, [r2, #12]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8000506:	6953      	ldr	r3, [r2, #20]
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
    
    /* Disable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8000508:	43a3      	bics	r3, r4
 800050a:	6153      	str	r3, [r2, #20]
  }
  
  if((hcan->State == HAL_CAN_STATE_BUSY_RX0) || (hcan->State == HAL_CAN_STATE_BUSY_RX1))
 800050c:	0003      	movs	r3, r0
 800050e:	333d      	adds	r3, #61	; 0x3d
 8000510:	781a      	ldrb	r2, [r3, #0]
 8000512:	2a22      	cmp	r2, #34	; 0x22
 8000514:	d002      	beq.n	800051c <CAN_Receive_IT+0xa0>
 8000516:	781a      	ldrb	r2, [r3, #0]
 8000518:	2a32      	cmp	r2, #50	; 0x32
 800051a:	d104      	bne.n	8000526 <CAN_Receive_IT+0xaa>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800051c:	6804      	ldr	r4, [r0, #0]
 800051e:	4d19      	ldr	r5, [pc, #100]	; (8000584 <CAN_Receive_IT+0x108>)
 8000520:	6962      	ldr	r2, [r4, #20]
 8000522:	402a      	ands	r2, r5
 8000524:	6162      	str	r2, [r4, #20]
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
  {
    switch(hcan->State)
 8000526:	781a      	ldrb	r2, [r3, #0]
 8000528:	b2d2      	uxtb	r2, r2
  if (FIFONumber == CAN_FIFO0)
 800052a:	2900      	cmp	r1, #0
 800052c:	d11b      	bne.n	8000566 <CAN_Receive_IT+0xea>
    switch(hcan->State)
 800052e:	2a62      	cmp	r2, #98	; 0x62
 8000530:	d015      	beq.n	800055e <CAN_Receive_IT+0xe2>
 8000532:	2a72      	cmp	r2, #114	; 0x72
 8000534:	d015      	beq.n	8000562 <CAN_Receive_IT+0xe6>
 8000536:	2a42      	cmp	r2, #66	; 0x42
 8000538:	d121      	bne.n	800057e <CAN_Receive_IT+0x102>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 800053a:	3a30      	subs	r2, #48	; 0x30
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
        break;
      default: /* HAL_CAN_STATE_BUSY_RX1 */
        hcan->State = HAL_CAN_STATE_READY;
 800053c:	701a      	strb	r2, [r3, #0]
        break;
    }
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 800053e:	f000 fff3 	bl	8001528 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 8000542:	2000      	movs	r0, #0
 8000544:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    pRxMsg = hcan->pRx1Msg;
 8000546:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8000548:	e79c      	b.n	8000484 <CAN_Receive_IT+0x8>
    pRxMsg->ExtId = (0xFFFFFFF8U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_EXID_Pos;
 800054a:	59af      	ldr	r7, [r5, r6]
 800054c:	08ff      	lsrs	r7, r7, #3
 800054e:	605f      	str	r7, [r3, #4]
 8000550:	e7a6      	b.n	80004a0 <CAN_Receive_IT+0x24>
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8000552:	6914      	ldr	r4, [r2, #16]
 8000554:	4323      	orrs	r3, r4
 8000556:	6113      	str	r3, [r2, #16]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8000558:	6953      	ldr	r3, [r2, #20]
 800055a:	2450      	movs	r4, #80	; 0x50
 800055c:	e7d4      	b.n	8000508 <CAN_Receive_IT+0x8c>
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 800055e:	2232      	movs	r2, #50	; 0x32
 8000560:	e7ec      	b.n	800053c <CAN_Receive_IT+0xc0>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8000562:	2252      	movs	r2, #82	; 0x52
 8000564:	e7ea      	b.n	800053c <CAN_Receive_IT+0xc0>
    switch(hcan->State)
 8000566:	2a62      	cmp	r2, #98	; 0x62
 8000568:	d005      	beq.n	8000576 <CAN_Receive_IT+0xfa>
 800056a:	2a72      	cmp	r2, #114	; 0x72
 800056c:	d005      	beq.n	800057a <CAN_Receive_IT+0xfe>
 800056e:	2a52      	cmp	r2, #82	; 0x52
 8000570:	d105      	bne.n	800057e <CAN_Receive_IT+0x102>
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 8000572:	3a40      	subs	r2, #64	; 0x40
 8000574:	e7e2      	b.n	800053c <CAN_Receive_IT+0xc0>
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8000576:	2222      	movs	r2, #34	; 0x22
 8000578:	e7e0      	b.n	800053c <CAN_Receive_IT+0xc0>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 800057a:	2242      	movs	r2, #66	; 0x42
 800057c:	e7de      	b.n	800053c <CAN_Receive_IT+0xc0>
        hcan->State = HAL_CAN_STATE_READY;
 800057e:	2201      	movs	r2, #1
 8000580:	e7dc      	b.n	800053c <CAN_Receive_IT+0xc0>
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	ffff70ff 	.word	0xffff70ff

08000588 <HAL_CAN_ErrorCallback>:
}
 8000588:	4770      	bx	lr
	...

0800058c <HAL_CAN_IRQHandler>:
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0))    &&
 800058c:	2210      	movs	r2, #16
 800058e:	6803      	ldr	r3, [r0, #0]
{
 8000590:	b570      	push	{r4, r5, r6, lr}
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0))    &&
 8000592:	68d9      	ldr	r1, [r3, #12]
{
 8000594:	0004      	movs	r4, r0
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000596:	2500      	movs	r5, #0
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0))    &&
 8000598:	4211      	tst	r1, r2
 800059a:	d005      	beq.n	80005a8 <HAL_CAN_IRQHandler+0x1c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV0)))
 800059c:	6959      	ldr	r1, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0))    &&
 800059e:	0709      	lsls	r1, r1, #28
 80005a0:	d502      	bpl.n	80005a8 <HAL_CAN_IRQHandler+0x1c>
    errorcode |= HAL_CAN_ERROR_FOV0;
 80005a2:	2580      	movs	r5, #128	; 0x80
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80005a4:	60da      	str	r2, [r3, #12]
    errorcode |= HAL_CAN_ERROR_FOV0;
 80005a6:	00ad      	lsls	r5, r5, #2
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1))    &&
 80005a8:	2210      	movs	r2, #16
 80005aa:	6919      	ldr	r1, [r3, #16]
 80005ac:	4211      	tst	r1, r2
 80005ae:	d006      	beq.n	80005be <HAL_CAN_IRQHandler+0x32>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV1)))
 80005b0:	6959      	ldr	r1, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1))    &&
 80005b2:	0649      	lsls	r1, r1, #25
 80005b4:	d503      	bpl.n	80005be <HAL_CAN_IRQHandler+0x32>
    errorcode |= HAL_CAN_ERROR_FOV1;
 80005b6:	2180      	movs	r1, #128	; 0x80
 80005b8:	00c9      	lsls	r1, r1, #3
 80005ba:	430d      	orrs	r5, r1
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80005bc:	611a      	str	r2, [r3, #16]
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80005be:	695a      	ldr	r2, [r3, #20]
 80005c0:	07d2      	lsls	r2, r2, #31
 80005c2:	d53a      	bpl.n	800063a <HAL_CAN_IRQHandler+0xae>
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80005c4:	689a      	ldr	r2, [r3, #8]
 80005c6:	4964      	ldr	r1, [pc, #400]	; (8000758 <HAL_CAN_IRQHandler+0x1cc>)
 80005c8:	400a      	ands	r2, r1
 80005ca:	428a      	cmp	r2, r1
 80005cc:	d009      	beq.n	80005e2 <HAL_CAN_IRQHandler+0x56>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80005ce:	689a      	ldr	r2, [r3, #8]
 80005d0:	4962      	ldr	r1, [pc, #392]	; (800075c <HAL_CAN_IRQHandler+0x1d0>)
 80005d2:	400a      	ands	r2, r1
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80005d4:	428a      	cmp	r2, r1
 80005d6:	d004      	beq.n	80005e2 <HAL_CAN_IRQHandler+0x56>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 80005d8:	689a      	ldr	r2, [r3, #8]
 80005da:	4961      	ldr	r1, [pc, #388]	; (8000760 <HAL_CAN_IRQHandler+0x1d4>)
 80005dc:	400a      	ands	r2, r1
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80005de:	428a      	cmp	r2, r1
 80005e0:	d12b      	bne.n	800063a <HAL_CAN_IRQHandler+0xae>
      if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0)) ||
 80005e2:	689a      	ldr	r2, [r3, #8]
 80005e4:	0792      	lsls	r2, r2, #30
 80005e6:	d406      	bmi.n	80005f6 <HAL_CAN_IRQHandler+0x6a>
         (__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1)) ||
 80005e8:	689a      	ldr	r2, [r3, #8]
      if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0)) ||
 80005ea:	0592      	lsls	r2, r2, #22
 80005ec:	d403      	bmi.n	80005f6 <HAL_CAN_IRQHandler+0x6a>
         (__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK2)))
 80005ee:	689a      	ldr	r2, [r3, #8]
         (__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1)) ||
 80005f0:	0392      	lsls	r2, r2, #14
 80005f2:	d400      	bmi.n	80005f6 <HAL_CAN_IRQHandler+0x6a>
 80005f4:	e092      	b.n	800071c <HAL_CAN_IRQHandler+0x190>
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 80005f6:	2101      	movs	r1, #1
 80005f8:	695a      	ldr	r2, [r3, #20]
 80005fa:	438a      	bics	r2, r1
 80005fc:	615a      	str	r2, [r3, #20]
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 80005fe:	0022      	movs	r2, r4
 8000600:	323d      	adds	r2, #61	; 0x3d
 8000602:	7811      	ldrb	r1, [r2, #0]
 8000604:	2912      	cmp	r1, #18
 8000606:	d103      	bne.n	8000610 <HAL_CAN_IRQHandler+0x84>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8000608:	6959      	ldr	r1, [r3, #20]
 800060a:	4856      	ldr	r0, [pc, #344]	; (8000764 <HAL_CAN_IRQHandler+0x1d8>)
 800060c:	4001      	ands	r1, r0
 800060e:	6159      	str	r1, [r3, #20]
  switch(hcan->State)
 8000610:	7813      	ldrb	r3, [r2, #0]
 8000612:	b2db      	uxtb	r3, r3
 8000614:	2b52      	cmp	r3, #82	; 0x52
 8000616:	d100      	bne.n	800061a <HAL_CAN_IRQHandler+0x8e>
 8000618:	e07a      	b.n	8000710 <HAL_CAN_IRQHandler+0x184>
 800061a:	2b72      	cmp	r3, #114	; 0x72
 800061c:	d100      	bne.n	8000620 <HAL_CAN_IRQHandler+0x94>
 800061e:	e079      	b.n	8000714 <HAL_CAN_IRQHandler+0x188>
 8000620:	2b42      	cmp	r3, #66	; 0x42
 8000622:	d000      	beq.n	8000626 <HAL_CAN_IRQHandler+0x9a>
 8000624:	e078      	b.n	8000718 <HAL_CAN_IRQHandler+0x18c>
      hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8000626:	3b20      	subs	r3, #32
      hcan->State = HAL_CAN_STATE_READY;
 8000628:	7013      	strb	r3, [r2, #0]
  HAL_CAN_TxCpltCallback(hcan);
 800062a:	0020      	movs	r0, r4
 800062c:	f7ff ff24 	bl	8000478 <HAL_CAN_TxCpltCallback>
      SET_BIT(hcan->Instance->TSR, CAN_TSR_RQCP0  | CAN_TSR_RQCP1  | CAN_TSR_RQCP2 | \
 8000630:	6822      	ldr	r2, [r4, #0]
 8000632:	4b4d      	ldr	r3, [pc, #308]	; (8000768 <HAL_CAN_IRQHandler+0x1dc>)
 8000634:	6891      	ldr	r1, [r2, #8]
 8000636:	430b      	orrs	r3, r1
 8000638:	6093      	str	r3, [r2, #8]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 800063a:	6823      	ldr	r3, [r4, #0]
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	0792      	lsls	r2, r2, #30
 8000640:	d506      	bpl.n	8000650 <HAL_CAN_IRQHandler+0xc4>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0U))
 8000642:	68db      	ldr	r3, [r3, #12]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8000644:	079b      	lsls	r3, r3, #30
 8000646:	d003      	beq.n	8000650 <HAL_CAN_IRQHandler+0xc4>
    CAN_Receive_IT(hcan, CAN_FIFO0);
 8000648:	2100      	movs	r1, #0
 800064a:	0020      	movs	r0, r4
 800064c:	f7ff ff16 	bl	800047c <CAN_Receive_IT>
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8000650:	6823      	ldr	r3, [r4, #0]
 8000652:	695a      	ldr	r2, [r3, #20]
 8000654:	06d2      	lsls	r2, r2, #27
 8000656:	d506      	bpl.n	8000666 <HAL_CAN_IRQHandler+0xda>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0U))
 8000658:	691b      	ldr	r3, [r3, #16]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 800065a:	079b      	lsls	r3, r3, #30
 800065c:	d003      	beq.n	8000666 <HAL_CAN_IRQHandler+0xda>
    CAN_Receive_IT(hcan, CAN_FIFO1);
 800065e:	2101      	movs	r1, #1
 8000660:	0020      	movs	r0, r4
 8000662:	f7ff ff0b 	bl	800047c <CAN_Receive_IT>
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8000666:	2201      	movs	r2, #1
  hcan->ErrorCode |= errorcode;
 8000668:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800066a:	431d      	orrs	r5, r3
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 800066c:	6823      	ldr	r3, [r4, #0]
  hcan->ErrorCode |= errorcode;
 800066e:	6425      	str	r5, [r4, #64]	; 0x40
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8000670:	6999      	ldr	r1, [r3, #24]
 8000672:	4211      	tst	r1, r2
 8000674:	d008      	beq.n	8000688 <HAL_CAN_IRQHandler+0xfc>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8000676:	6959      	ldr	r1, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8000678:	05c9      	lsls	r1, r1, #23
 800067a:	d505      	bpl.n	8000688 <HAL_CAN_IRQHandler+0xfc>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800067c:	6959      	ldr	r1, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 800067e:	0409      	lsls	r1, r1, #16
 8000680:	d502      	bpl.n	8000688 <HAL_CAN_IRQHandler+0xfc>
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8000682:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000684:	430a      	orrs	r2, r1
 8000686:	6422      	str	r2, [r4, #64]	; 0x40
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8000688:	2202      	movs	r2, #2
 800068a:	6999      	ldr	r1, [r3, #24]
 800068c:	4211      	tst	r1, r2
 800068e:	d008      	beq.n	80006a2 <HAL_CAN_IRQHandler+0x116>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8000690:	6959      	ldr	r1, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8000692:	0589      	lsls	r1, r1, #22
 8000694:	d505      	bpl.n	80006a2 <HAL_CAN_IRQHandler+0x116>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8000696:	6959      	ldr	r1, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8000698:	0409      	lsls	r1, r1, #16
 800069a:	d502      	bpl.n	80006a2 <HAL_CAN_IRQHandler+0x116>
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 800069c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800069e:	430a      	orrs	r2, r1
 80006a0:	6422      	str	r2, [r4, #64]	; 0x40
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80006a2:	2204      	movs	r2, #4
 80006a4:	6999      	ldr	r1, [r3, #24]
 80006a6:	4211      	tst	r1, r2
 80006a8:	d008      	beq.n	80006bc <HAL_CAN_IRQHandler+0x130>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80006aa:	6959      	ldr	r1, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80006ac:	0549      	lsls	r1, r1, #21
 80006ae:	d505      	bpl.n	80006bc <HAL_CAN_IRQHandler+0x130>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80006b0:	6959      	ldr	r1, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80006b2:	0409      	lsls	r1, r1, #16
 80006b4:	d502      	bpl.n	80006bc <HAL_CAN_IRQHandler+0x130>
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 80006b6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80006b8:	430a      	orrs	r2, r1
 80006ba:	6422      	str	r2, [r4, #64]	; 0x40
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 80006bc:	2170      	movs	r1, #112	; 0x70
 80006be:	699a      	ldr	r2, [r3, #24]
 80006c0:	420a      	tst	r2, r1
 80006c2:	d012      	beq.n	80006ea <HAL_CAN_IRQHandler+0x15e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 80006c4:	695a      	ldr	r2, [r3, #20]
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 80006c6:	0512      	lsls	r2, r2, #20
 80006c8:	d50f      	bpl.n	80006ea <HAL_CAN_IRQHandler+0x15e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80006ca:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 80006cc:	0412      	lsls	r2, r2, #16
 80006ce:	d50c      	bpl.n	80006ea <HAL_CAN_IRQHandler+0x15e>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 80006d0:	699a      	ldr	r2, [r3, #24]
 80006d2:	400a      	ands	r2, r1
 80006d4:	2a30      	cmp	r2, #48	; 0x30
 80006d6:	d035      	beq.n	8000744 <HAL_CAN_IRQHandler+0x1b8>
 80006d8:	d824      	bhi.n	8000724 <HAL_CAN_IRQHandler+0x198>
 80006da:	2a10      	cmp	r2, #16
 80006dc:	d02a      	beq.n	8000734 <HAL_CAN_IRQHandler+0x1a8>
 80006de:	2a20      	cmp	r2, #32
 80006e0:	d02d      	beq.n	800073e <HAL_CAN_IRQHandler+0x1b2>
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80006e2:	2170      	movs	r1, #112	; 0x70
 80006e4:	699a      	ldr	r2, [r3, #24]
 80006e6:	438a      	bics	r2, r1
 80006e8:	619a      	str	r2, [r3, #24]
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80006ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80006ec:	2a00      	cmp	r2, #0
 80006ee:	d00e      	beq.n	800070e <HAL_CAN_IRQHandler+0x182>
    SET_BIT(hcan->Instance->MSR, CAN_MSR_ERRI);
 80006f0:	2204      	movs	r2, #4
 80006f2:	6859      	ldr	r1, [r3, #4]
    HAL_CAN_ErrorCallback(hcan);
 80006f4:	0020      	movs	r0, r4
    SET_BIT(hcan->Instance->MSR, CAN_MSR_ERRI);
 80006f6:	430a      	orrs	r2, r1
 80006f8:	605a      	str	r2, [r3, #4]
    hcan->State = HAL_CAN_STATE_READY;
 80006fa:	0022      	movs	r2, r4
 80006fc:	2101      	movs	r1, #1
 80006fe:	323d      	adds	r2, #61	; 0x3d
 8000700:	7011      	strb	r1, [r2, #0]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8000702:	695a      	ldr	r2, [r3, #20]
 8000704:	4919      	ldr	r1, [pc, #100]	; (800076c <HAL_CAN_IRQHandler+0x1e0>)
 8000706:	400a      	ands	r2, r1
 8000708:	615a      	str	r2, [r3, #20]
    HAL_CAN_ErrorCallback(hcan);
 800070a:	f7ff ff3d 	bl	8000588 <HAL_CAN_ErrorCallback>
}
 800070e:	bd70      	pop	{r4, r5, r6, pc}
      hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8000710:	2332      	movs	r3, #50	; 0x32
 8000712:	e789      	b.n	8000628 <HAL_CAN_IRQHandler+0x9c>
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8000714:	2362      	movs	r3, #98	; 0x62
 8000716:	e787      	b.n	8000628 <HAL_CAN_IRQHandler+0x9c>
      hcan->State = HAL_CAN_STATE_READY;
 8000718:	2301      	movs	r3, #1
 800071a:	e785      	b.n	8000628 <HAL_CAN_IRQHandler+0x9c>
        errorcode |= HAL_CAN_ERROR_TXFAIL;
 800071c:	2380      	movs	r3, #128	; 0x80
 800071e:	011b      	lsls	r3, r3, #4
 8000720:	431d      	orrs	r5, r3
 8000722:	e785      	b.n	8000630 <HAL_CAN_IRQHandler+0xa4>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 8000724:	2a50      	cmp	r2, #80	; 0x50
 8000726:	d010      	beq.n	800074a <HAL_CAN_IRQHandler+0x1be>
 8000728:	2a60      	cmp	r2, #96	; 0x60
 800072a:	d011      	beq.n	8000750 <HAL_CAN_IRQHandler+0x1c4>
 800072c:	2a40      	cmp	r2, #64	; 0x40
 800072e:	d1d8      	bne.n	80006e2 <HAL_CAN_IRQHandler+0x156>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 8000730:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000732:	e001      	b.n	8000738 <HAL_CAN_IRQHandler+0x1ac>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 8000734:	2208      	movs	r2, #8
 8000736:	6c21      	ldr	r1, [r4, #64]	; 0x40
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8000738:	430a      	orrs	r2, r1
 800073a:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 800073c:	e7d1      	b.n	80006e2 <HAL_CAN_IRQHandler+0x156>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 800073e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000740:	2210      	movs	r2, #16
 8000742:	e7f9      	b.n	8000738 <HAL_CAN_IRQHandler+0x1ac>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8000744:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000746:	2220      	movs	r2, #32
 8000748:	e7f6      	b.n	8000738 <HAL_CAN_IRQHandler+0x1ac>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 800074a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800074c:	2280      	movs	r2, #128	; 0x80
 800074e:	e7f3      	b.n	8000738 <HAL_CAN_IRQHandler+0x1ac>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8000750:	2280      	movs	r2, #128	; 0x80
 8000752:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000754:	0052      	lsls	r2, r2, #1
 8000756:	e7ef      	b.n	8000738 <HAL_CAN_IRQHandler+0x1ac>
 8000758:	04000001 	.word	0x04000001
 800075c:	08000100 	.word	0x08000100
 8000760:	10010000 	.word	0x10010000
 8000764:	ffff70ff 	.word	0xffff70ff
 8000768:	00010519 	.word	0x00010519
 800076c:	ffff70a4 	.word	0xffff70a4

08000770 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000774:	2800      	cmp	r0, #0
 8000776:	da14      	bge.n	80007a2 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000778:	230f      	movs	r3, #15
 800077a:	b2c0      	uxtb	r0, r0
 800077c:	4003      	ands	r3, r0
 800077e:	3b08      	subs	r3, #8
 8000780:	4a11      	ldr	r2, [pc, #68]	; (80007c8 <HAL_NVIC_SetPriority+0x58>)
 8000782:	089b      	lsrs	r3, r3, #2
 8000784:	009b      	lsls	r3, r3, #2
 8000786:	189b      	adds	r3, r3, r2
 8000788:	2203      	movs	r2, #3
 800078a:	4010      	ands	r0, r2
 800078c:	4090      	lsls	r0, r2
 800078e:	32fc      	adds	r2, #252	; 0xfc
 8000790:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000792:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000794:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000796:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000798:	69dc      	ldr	r4, [r3, #28]
 800079a:	43ac      	bics	r4, r5
 800079c:	4321      	orrs	r1, r4
 800079e:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007a2:	2503      	movs	r5, #3
 80007a4:	0883      	lsrs	r3, r0, #2
 80007a6:	4028      	ands	r0, r5
 80007a8:	40a8      	lsls	r0, r5
 80007aa:	35fc      	adds	r5, #252	; 0xfc
 80007ac:	002e      	movs	r6, r5
 80007ae:	4a07      	ldr	r2, [pc, #28]	; (80007cc <HAL_NVIC_SetPriority+0x5c>)
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	189b      	adds	r3, r3, r2
 80007b4:	22c0      	movs	r2, #192	; 0xc0
 80007b6:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007b8:	4029      	ands	r1, r5
 80007ba:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007bc:	0092      	lsls	r2, r2, #2
 80007be:	589c      	ldr	r4, [r3, r2]
 80007c0:	43b4      	bics	r4, r6
 80007c2:	4321      	orrs	r1, r4
 80007c4:	5099      	str	r1, [r3, r2]
 80007c6:	e7eb      	b.n	80007a0 <HAL_NVIC_SetPriority+0x30>
 80007c8:	e000ed00 	.word	0xe000ed00
 80007cc:	e000e100 	.word	0xe000e100

080007d0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80007d0:	231f      	movs	r3, #31
 80007d2:	4018      	ands	r0, r3
 80007d4:	3b1e      	subs	r3, #30
 80007d6:	4083      	lsls	r3, r0
 80007d8:	4a01      	ldr	r2, [pc, #4]	; (80007e0 <HAL_NVIC_EnableIRQ+0x10>)
 80007da:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80007dc:	4770      	bx	lr
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	e000e100 	.word	0xe000e100

080007e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e4:	4a09      	ldr	r2, [pc, #36]	; (800080c <HAL_SYSTICK_Config+0x28>)
 80007e6:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80007e8:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d80d      	bhi.n	800080a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007ee:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f0:	4a07      	ldr	r2, [pc, #28]	; (8000810 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007f2:	4808      	ldr	r0, [pc, #32]	; (8000814 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f4:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007f6:	6a03      	ldr	r3, [r0, #32]
 80007f8:	0609      	lsls	r1, r1, #24
 80007fa:	021b      	lsls	r3, r3, #8
 80007fc:	0a1b      	lsrs	r3, r3, #8
 80007fe:	430b      	orrs	r3, r1
 8000800:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000802:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000804:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000806:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000808:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800080a:	4770      	bx	lr
 800080c:	00ffffff 	.word	0x00ffffff
 8000810:	e000e010 	.word	0xe000e010
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000818:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800081a:	680b      	ldr	r3, [r1, #0]
{ 
 800081c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800081e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000820:	2300      	movs	r3, #0
{ 
 8000822:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000824:	9a02      	ldr	r2, [sp, #8]
 8000826:	40da      	lsrs	r2, r3
 8000828:	d101      	bne.n	800082e <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 800082a:	b007      	add	sp, #28
 800082c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800082e:	2201      	movs	r2, #1
 8000830:	409a      	lsls	r2, r3
 8000832:	9203      	str	r2, [sp, #12]
 8000834:	9903      	ldr	r1, [sp, #12]
 8000836:	9a02      	ldr	r2, [sp, #8]
 8000838:	400a      	ands	r2, r1
 800083a:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 800083c:	d100      	bne.n	8000840 <HAL_GPIO_Init+0x28>
 800083e:	e088      	b.n	8000952 <HAL_GPIO_Init+0x13a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000840:	9a01      	ldr	r2, [sp, #4]
 8000842:	2110      	movs	r1, #16
 8000844:	6852      	ldr	r2, [r2, #4]
 8000846:	0016      	movs	r6, r2
 8000848:	438e      	bics	r6, r1
 800084a:	2e02      	cmp	r6, #2
 800084c:	d10e      	bne.n	800086c <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800084e:	2507      	movs	r5, #7
 8000850:	401d      	ands	r5, r3
 8000852:	00ad      	lsls	r5, r5, #2
 8000854:	3901      	subs	r1, #1
 8000856:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000858:	08dc      	lsrs	r4, r3, #3
 800085a:	00a4      	lsls	r4, r4, #2
 800085c:	1904      	adds	r4, r0, r4
 800085e:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000860:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000862:	9901      	ldr	r1, [sp, #4]
 8000864:	6909      	ldr	r1, [r1, #16]
 8000866:	40a9      	lsls	r1, r5
 8000868:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 800086a:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800086c:	2403      	movs	r4, #3
 800086e:	005f      	lsls	r7, r3, #1
 8000870:	40bc      	lsls	r4, r7
 8000872:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000874:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000876:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000878:	4025      	ands	r5, r4
 800087a:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800087c:	2503      	movs	r5, #3
 800087e:	4015      	ands	r5, r2
 8000880:	40bd      	lsls	r5, r7
 8000882:	4661      	mov	r1, ip
 8000884:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000886:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000888:	2e01      	cmp	r6, #1
 800088a:	d80f      	bhi.n	80008ac <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800088c:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800088e:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000890:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000892:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000894:	40bd      	lsls	r5, r7
 8000896:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000898:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800089a:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800089c:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800089e:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80008a0:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008a2:	2101      	movs	r1, #1
 80008a4:	400d      	ands	r5, r1
 80008a6:	409d      	lsls	r5, r3
 80008a8:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80008aa:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80008ac:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80008ae:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80008b0:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80008b2:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80008b4:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80008b6:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80008b8:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80008ba:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80008bc:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80008be:	420a      	tst	r2, r1
 80008c0:	d047      	beq.n	8000952 <HAL_GPIO_Init+0x13a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	2101      	movs	r1, #1
 80008c4:	4c24      	ldr	r4, [pc, #144]	; (8000958 <HAL_GPIO_Init+0x140>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008c6:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c8:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008ca:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008cc:	430d      	orrs	r5, r1
 80008ce:	61a5      	str	r5, [r4, #24]
 80008d0:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 80008d2:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d4:	400c      	ands	r4, r1
 80008d6:	9405      	str	r4, [sp, #20]
 80008d8:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008da:	240f      	movs	r4, #15
 80008dc:	491f      	ldr	r1, [pc, #124]	; (800095c <HAL_GPIO_Init+0x144>)
 80008de:	00ad      	lsls	r5, r5, #2
 80008e0:	00b6      	lsls	r6, r6, #2
 80008e2:	186d      	adds	r5, r5, r1
 80008e4:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008e6:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80008e8:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008ea:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80008ec:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008ee:	2400      	movs	r4, #0
 80008f0:	4288      	cmp	r0, r1
 80008f2:	d008      	beq.n	8000906 <HAL_GPIO_Init+0xee>
 80008f4:	491a      	ldr	r1, [pc, #104]	; (8000960 <HAL_GPIO_Init+0x148>)
 80008f6:	3401      	adds	r4, #1
 80008f8:	4288      	cmp	r0, r1
 80008fa:	d004      	beq.n	8000906 <HAL_GPIO_Init+0xee>
 80008fc:	4919      	ldr	r1, [pc, #100]	; (8000964 <HAL_GPIO_Init+0x14c>)
 80008fe:	3404      	adds	r4, #4
 8000900:	4288      	cmp	r0, r1
 8000902:	d100      	bne.n	8000906 <HAL_GPIO_Init+0xee>
 8000904:	3c03      	subs	r4, #3
 8000906:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000908:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800090a:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 800090c:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800090e:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000910:	4c15      	ldr	r4, [pc, #84]	; (8000968 <HAL_GPIO_Init+0x150>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000912:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000914:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8000916:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000918:	03d1      	lsls	r1, r2, #15
 800091a:	d401      	bmi.n	8000920 <HAL_GPIO_Init+0x108>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800091c:	003e      	movs	r6, r7
 800091e:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000920:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000922:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000924:	9e00      	ldr	r6, [sp, #0]
 8000926:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000928:	0391      	lsls	r1, r2, #14
 800092a:	d401      	bmi.n	8000930 <HAL_GPIO_Init+0x118>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800092c:	003e      	movs	r6, r7
 800092e:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000930:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000932:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000934:	9e00      	ldr	r6, [sp, #0]
 8000936:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000938:	02d1      	lsls	r1, r2, #11
 800093a:	d401      	bmi.n	8000940 <HAL_GPIO_Init+0x128>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800093c:	003e      	movs	r6, r7
 800093e:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000940:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000942:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000944:	9f00      	ldr	r7, [sp, #0]
 8000946:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000948:	0292      	lsls	r2, r2, #10
 800094a:	d401      	bmi.n	8000950 <HAL_GPIO_Init+0x138>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800094c:	402e      	ands	r6, r5
 800094e:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000950:	60e7      	str	r7, [r4, #12]
    position++;
 8000952:	3301      	adds	r3, #1
 8000954:	e766      	b.n	8000824 <HAL_GPIO_Init+0xc>
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	40021000 	.word	0x40021000
 800095c:	40010000 	.word	0x40010000
 8000960:	48000400 	.word	0x48000400
 8000964:	48000800 	.word	0x48000800
 8000968:	40010400 	.word	0x40010400

0800096c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800096c:	2a00      	cmp	r2, #0
 800096e:	d001      	beq.n	8000974 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000970:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000972:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000974:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000976:	e7fc      	b.n	8000972 <HAL_GPIO_WritePin+0x6>

08000978 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000978:	6943      	ldr	r3, [r0, #20]
 800097a:	4059      	eors	r1, r3
 800097c:	6141      	str	r1, [r0, #20]
}
 800097e:	4770      	bx	lr

08000980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000980:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000982:	6803      	ldr	r3, [r0, #0]
{
 8000984:	b085      	sub	sp, #20
 8000986:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000988:	07db      	lsls	r3, r3, #31
 800098a:	d433      	bmi.n	80009f4 <HAL_RCC_OscConfig+0x74>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800098c:	682b      	ldr	r3, [r5, #0]
 800098e:	079b      	lsls	r3, r3, #30
 8000990:	d500      	bpl.n	8000994 <HAL_RCC_OscConfig+0x14>
 8000992:	e08a      	b.n	8000aaa <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000994:	682b      	ldr	r3, [r5, #0]
 8000996:	071b      	lsls	r3, r3, #28
 8000998:	d500      	bpl.n	800099c <HAL_RCC_OscConfig+0x1c>
 800099a:	e0ca      	b.n	8000b32 <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800099c:	682b      	ldr	r3, [r5, #0]
 800099e:	075b      	lsls	r3, r3, #29
 80009a0:	d500      	bpl.n	80009a4 <HAL_RCC_OscConfig+0x24>
 80009a2:	e0ed      	b.n	8000b80 <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80009a4:	682b      	ldr	r3, [r5, #0]
 80009a6:	06db      	lsls	r3, r3, #27
 80009a8:	d51a      	bpl.n	80009e0 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80009aa:	696a      	ldr	r2, [r5, #20]
 80009ac:	4cbc      	ldr	r4, [pc, #752]	; (8000ca0 <HAL_RCC_OscConfig+0x320>)
 80009ae:	2304      	movs	r3, #4
 80009b0:	2a01      	cmp	r2, #1
 80009b2:	d000      	beq.n	80009b6 <HAL_RCC_OscConfig+0x36>
 80009b4:	e159      	b.n	8000c6a <HAL_RCC_OscConfig+0x2ea>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80009b6:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80009b8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80009ba:	430b      	orrs	r3, r1
 80009bc:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80009be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009c0:	431a      	orrs	r2, r3
 80009c2:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80009c4:	f7ff fc56 	bl	8000274 <HAL_GetTick>
 80009c8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80009ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80009cc:	4233      	tst	r3, r6
 80009ce:	d100      	bne.n	80009d2 <HAL_RCC_OscConfig+0x52>
 80009d0:	e144      	b.n	8000c5c <HAL_RCC_OscConfig+0x2dc>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80009d2:	21f8      	movs	r1, #248	; 0xf8
 80009d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80009d6:	69ab      	ldr	r3, [r5, #24]
 80009d8:	438a      	bics	r2, r1
 80009da:	00db      	lsls	r3, r3, #3
 80009dc:	4313      	orrs	r3, r2
 80009de:	6363      	str	r3, [r4, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80009e0:	682b      	ldr	r3, [r5, #0]
 80009e2:	069b      	lsls	r3, r3, #26
 80009e4:	d500      	bpl.n	80009e8 <HAL_RCC_OscConfig+0x68>
 80009e6:	e167      	b.n	8000cb8 <HAL_RCC_OscConfig+0x338>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80009ea:	2900      	cmp	r1, #0
 80009ec:	d000      	beq.n	80009f0 <HAL_RCC_OscConfig+0x70>
 80009ee:	e1a4      	b.n	8000d3a <HAL_RCC_OscConfig+0x3ba>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80009f0:	2000      	movs	r0, #0
 80009f2:	e018      	b.n	8000a26 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80009f4:	210c      	movs	r1, #12
 80009f6:	4caa      	ldr	r4, [pc, #680]	; (8000ca0 <HAL_RCC_OscConfig+0x320>)
 80009f8:	6862      	ldr	r2, [r4, #4]
 80009fa:	400a      	ands	r2, r1
 80009fc:	2a04      	cmp	r2, #4
 80009fe:	d00b      	beq.n	8000a18 <HAL_RCC_OscConfig+0x98>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a00:	6863      	ldr	r3, [r4, #4]
 8000a02:	400b      	ands	r3, r1
 8000a04:	2b08      	cmp	r3, #8
 8000a06:	d110      	bne.n	8000a2a <HAL_RCC_OscConfig+0xaa>
 8000a08:	22c0      	movs	r2, #192	; 0xc0
 8000a0a:	6863      	ldr	r3, [r4, #4]
 8000a0c:	0252      	lsls	r2, r2, #9
 8000a0e:	4013      	ands	r3, r2
 8000a10:	2280      	movs	r2, #128	; 0x80
 8000a12:	0252      	lsls	r2, r2, #9
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d108      	bne.n	8000a2a <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a18:	6823      	ldr	r3, [r4, #0]
 8000a1a:	039b      	lsls	r3, r3, #14
 8000a1c:	d5b6      	bpl.n	800098c <HAL_RCC_OscConfig+0xc>
 8000a1e:	686b      	ldr	r3, [r5, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1b3      	bne.n	800098c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000a24:	2001      	movs	r0, #1
}
 8000a26:	b005      	add	sp, #20
 8000a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a2a:	686b      	ldr	r3, [r5, #4]
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d113      	bne.n	8000a58 <HAL_RCC_OscConfig+0xd8>
 8000a30:	2380      	movs	r3, #128	; 0x80
 8000a32:	6822      	ldr	r2, [r4, #0]
 8000a34:	025b      	lsls	r3, r3, #9
 8000a36:	4313      	orrs	r3, r2
 8000a38:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a3a:	f7ff fc1b 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a3e:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000a40:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a42:	02b6      	lsls	r6, r6, #10
 8000a44:	6823      	ldr	r3, [r4, #0]
 8000a46:	4233      	tst	r3, r6
 8000a48:	d1a0      	bne.n	800098c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a4a:	f7ff fc13 	bl	8000274 <HAL_GetTick>
 8000a4e:	1bc0      	subs	r0, r0, r7
 8000a50:	2864      	cmp	r0, #100	; 0x64
 8000a52:	d9f7      	bls.n	8000a44 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 8000a54:	2003      	movs	r0, #3
 8000a56:	e7e6      	b.n	8000a26 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d116      	bne.n	8000a8a <HAL_RCC_OscConfig+0x10a>
 8000a5c:	6823      	ldr	r3, [r4, #0]
 8000a5e:	4a91      	ldr	r2, [pc, #580]	; (8000ca4 <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a60:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a62:	4013      	ands	r3, r2
 8000a64:	6023      	str	r3, [r4, #0]
 8000a66:	6823      	ldr	r3, [r4, #0]
 8000a68:	4a8f      	ldr	r2, [pc, #572]	; (8000ca8 <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a6a:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000a70:	f7ff fc00 	bl	8000274 <HAL_GetTick>
 8000a74:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	4233      	tst	r3, r6
 8000a7a:	d100      	bne.n	8000a7e <HAL_RCC_OscConfig+0xfe>
 8000a7c:	e786      	b.n	800098c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a7e:	f7ff fbf9 	bl	8000274 <HAL_GetTick>
 8000a82:	1bc0      	subs	r0, r0, r7
 8000a84:	2864      	cmp	r0, #100	; 0x64
 8000a86:	d9f6      	bls.n	8000a76 <HAL_RCC_OscConfig+0xf6>
 8000a88:	e7e4      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a8a:	2b05      	cmp	r3, #5
 8000a8c:	d105      	bne.n	8000a9a <HAL_RCC_OscConfig+0x11a>
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	6822      	ldr	r2, [r4, #0]
 8000a92:	02db      	lsls	r3, r3, #11
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6023      	str	r3, [r4, #0]
 8000a98:	e7ca      	b.n	8000a30 <HAL_RCC_OscConfig+0xb0>
 8000a9a:	6823      	ldr	r3, [r4, #0]
 8000a9c:	4a81      	ldr	r2, [pc, #516]	; (8000ca4 <HAL_RCC_OscConfig+0x324>)
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	6023      	str	r3, [r4, #0]
 8000aa2:	6823      	ldr	r3, [r4, #0]
 8000aa4:	4a80      	ldr	r2, [pc, #512]	; (8000ca8 <HAL_RCC_OscConfig+0x328>)
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	e7c6      	b.n	8000a38 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000aaa:	220c      	movs	r2, #12
 8000aac:	4c7c      	ldr	r4, [pc, #496]	; (8000ca0 <HAL_RCC_OscConfig+0x320>)
 8000aae:	6863      	ldr	r3, [r4, #4]
 8000ab0:	4213      	tst	r3, r2
 8000ab2:	d00b      	beq.n	8000acc <HAL_RCC_OscConfig+0x14c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ab4:	6863      	ldr	r3, [r4, #4]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	2b08      	cmp	r3, #8
 8000aba:	d115      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x168>
 8000abc:	22c0      	movs	r2, #192	; 0xc0
 8000abe:	6863      	ldr	r3, [r4, #4]
 8000ac0:	0252      	lsls	r2, r2, #9
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	2280      	movs	r2, #128	; 0x80
 8000ac6:	0212      	lsls	r2, r2, #8
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d10d      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x168>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000acc:	6823      	ldr	r3, [r4, #0]
 8000ace:	079b      	lsls	r3, r3, #30
 8000ad0:	d502      	bpl.n	8000ad8 <HAL_RCC_OscConfig+0x158>
 8000ad2:	68eb      	ldr	r3, [r5, #12]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d1a5      	bne.n	8000a24 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ad8:	21f8      	movs	r1, #248	; 0xf8
 8000ada:	6822      	ldr	r2, [r4, #0]
 8000adc:	692b      	ldr	r3, [r5, #16]
 8000ade:	438a      	bics	r2, r1
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	6023      	str	r3, [r4, #0]
 8000ae6:	e755      	b.n	8000994 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ae8:	68ea      	ldr	r2, [r5, #12]
 8000aea:	2301      	movs	r3, #1
 8000aec:	2a00      	cmp	r2, #0
 8000aee:	d00f      	beq.n	8000b10 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000af0:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000af2:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000af4:	4313      	orrs	r3, r2
 8000af6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000af8:	f7ff fbbc 	bl	8000274 <HAL_GetTick>
 8000afc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000afe:	6823      	ldr	r3, [r4, #0]
 8000b00:	4233      	tst	r3, r6
 8000b02:	d1e9      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b04:	f7ff fbb6 	bl	8000274 <HAL_GetTick>
 8000b08:	1bc0      	subs	r0, r0, r7
 8000b0a:	2802      	cmp	r0, #2
 8000b0c:	d9f7      	bls.n	8000afe <HAL_RCC_OscConfig+0x17e>
 8000b0e:	e7a1      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_DISABLE();
 8000b10:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b12:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000b14:	439a      	bics	r2, r3
 8000b16:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000b18:	f7ff fbac 	bl	8000274 <HAL_GetTick>
 8000b1c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b1e:	6823      	ldr	r3, [r4, #0]
 8000b20:	4233      	tst	r3, r6
 8000b22:	d100      	bne.n	8000b26 <HAL_RCC_OscConfig+0x1a6>
 8000b24:	e736      	b.n	8000994 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b26:	f7ff fba5 	bl	8000274 <HAL_GetTick>
 8000b2a:	1bc0      	subs	r0, r0, r7
 8000b2c:	2802      	cmp	r0, #2
 8000b2e:	d9f6      	bls.n	8000b1e <HAL_RCC_OscConfig+0x19e>
 8000b30:	e790      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b32:	69ea      	ldr	r2, [r5, #28]
 8000b34:	2301      	movs	r3, #1
 8000b36:	4c5a      	ldr	r4, [pc, #360]	; (8000ca0 <HAL_RCC_OscConfig+0x320>)
 8000b38:	2a00      	cmp	r2, #0
 8000b3a:	d010      	beq.n	8000b5e <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_LSI_ENABLE();
 8000b3c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b3e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000b40:	4313      	orrs	r3, r2
 8000b42:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000b44:	f7ff fb96 	bl	8000274 <HAL_GetTick>
 8000b48:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b4c:	4233      	tst	r3, r6
 8000b4e:	d000      	beq.n	8000b52 <HAL_RCC_OscConfig+0x1d2>
 8000b50:	e724      	b.n	800099c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b52:	f7ff fb8f 	bl	8000274 <HAL_GetTick>
 8000b56:	1bc0      	subs	r0, r0, r7
 8000b58:	2802      	cmp	r0, #2
 8000b5a:	d9f6      	bls.n	8000b4a <HAL_RCC_OscConfig+0x1ca>
 8000b5c:	e77a      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_LSI_DISABLE();
 8000b5e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b60:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000b62:	439a      	bics	r2, r3
 8000b64:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000b66:	f7ff fb85 	bl	8000274 <HAL_GetTick>
 8000b6a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b6e:	4233      	tst	r3, r6
 8000b70:	d100      	bne.n	8000b74 <HAL_RCC_OscConfig+0x1f4>
 8000b72:	e713      	b.n	800099c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b74:	f7ff fb7e 	bl	8000274 <HAL_GetTick>
 8000b78:	1bc0      	subs	r0, r0, r7
 8000b7a:	2802      	cmp	r0, #2
 8000b7c:	d9f6      	bls.n	8000b6c <HAL_RCC_OscConfig+0x1ec>
 8000b7e:	e769      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b80:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000b82:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b84:	4c46      	ldr	r4, [pc, #280]	; (8000ca0 <HAL_RCC_OscConfig+0x320>)
 8000b86:	0552      	lsls	r2, r2, #21
 8000b88:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000b8a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b8c:	4213      	tst	r3, r2
 8000b8e:	d108      	bne.n	8000ba2 <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b90:	69e3      	ldr	r3, [r4, #28]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	61e3      	str	r3, [r4, #28]
 8000b96:	69e3      	ldr	r3, [r4, #28]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	9303      	str	r3, [sp, #12]
 8000b9c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ba2:	2780      	movs	r7, #128	; 0x80
 8000ba4:	4e41      	ldr	r6, [pc, #260]	; (8000cac <HAL_RCC_OscConfig+0x32c>)
 8000ba6:	007f      	lsls	r7, r7, #1
 8000ba8:	6833      	ldr	r3, [r6, #0]
 8000baa:	423b      	tst	r3, r7
 8000bac:	d006      	beq.n	8000bbc <HAL_RCC_OscConfig+0x23c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bae:	68ab      	ldr	r3, [r5, #8]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d113      	bne.n	8000bdc <HAL_RCC_OscConfig+0x25c>
 8000bb4:	6a22      	ldr	r2, [r4, #32]
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	6223      	str	r3, [r4, #32]
 8000bba:	e030      	b.n	8000c1e <HAL_RCC_OscConfig+0x29e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bbc:	6833      	ldr	r3, [r6, #0]
 8000bbe:	433b      	orrs	r3, r7
 8000bc0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000bc2:	f7ff fb57 	bl	8000274 <HAL_GetTick>
 8000bc6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bc8:	6833      	ldr	r3, [r6, #0]
 8000bca:	423b      	tst	r3, r7
 8000bcc:	d1ef      	bne.n	8000bae <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bce:	f7ff fb51 	bl	8000274 <HAL_GetTick>
 8000bd2:	9b01      	ldr	r3, [sp, #4]
 8000bd4:	1ac0      	subs	r0, r0, r3
 8000bd6:	2864      	cmp	r0, #100	; 0x64
 8000bd8:	d9f6      	bls.n	8000bc8 <HAL_RCC_OscConfig+0x248>
 8000bda:	e73b      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
 8000bdc:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d114      	bne.n	8000c0c <HAL_RCC_OscConfig+0x28c>
 8000be2:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000be4:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000be6:	4393      	bics	r3, r2
 8000be8:	6223      	str	r3, [r4, #32]
 8000bea:	6a23      	ldr	r3, [r4, #32]
 8000bec:	3203      	adds	r2, #3
 8000bee:	4393      	bics	r3, r2
 8000bf0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000bf2:	f7ff fb3f 	bl	8000274 <HAL_GetTick>
 8000bf6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bf8:	6a23      	ldr	r3, [r4, #32]
 8000bfa:	423b      	tst	r3, r7
 8000bfc:	d025      	beq.n	8000c4a <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bfe:	f7ff fb39 	bl	8000274 <HAL_GetTick>
 8000c02:	4b2b      	ldr	r3, [pc, #172]	; (8000cb0 <HAL_RCC_OscConfig+0x330>)
 8000c04:	1b80      	subs	r0, r0, r6
 8000c06:	4298      	cmp	r0, r3
 8000c08:	d9f6      	bls.n	8000bf8 <HAL_RCC_OscConfig+0x278>
 8000c0a:	e723      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c0c:	2b05      	cmp	r3, #5
 8000c0e:	d10b      	bne.n	8000c28 <HAL_RCC_OscConfig+0x2a8>
 8000c10:	6a21      	ldr	r1, [r4, #32]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	430b      	orrs	r3, r1
 8000c16:	6223      	str	r3, [r4, #32]
 8000c18:	6a23      	ldr	r3, [r4, #32]
 8000c1a:	431a      	orrs	r2, r3
 8000c1c:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000c1e:	f7ff fb29 	bl	8000274 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c22:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000c24:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c26:	e00d      	b.n	8000c44 <HAL_RCC_OscConfig+0x2c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c28:	6a23      	ldr	r3, [r4, #32]
 8000c2a:	4393      	bics	r3, r2
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	6223      	str	r3, [r4, #32]
 8000c30:	6a23      	ldr	r3, [r4, #32]
 8000c32:	4393      	bics	r3, r2
 8000c34:	e7c0      	b.n	8000bb8 <HAL_RCC_OscConfig+0x238>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c36:	f7ff fb1d 	bl	8000274 <HAL_GetTick>
 8000c3a:	4b1d      	ldr	r3, [pc, #116]	; (8000cb0 <HAL_RCC_OscConfig+0x330>)
 8000c3c:	1b80      	subs	r0, r0, r6
 8000c3e:	4298      	cmp	r0, r3
 8000c40:	d900      	bls.n	8000c44 <HAL_RCC_OscConfig+0x2c4>
 8000c42:	e707      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c44:	6a23      	ldr	r3, [r4, #32]
 8000c46:	423b      	tst	r3, r7
 8000c48:	d0f5      	beq.n	8000c36 <HAL_RCC_OscConfig+0x2b6>
    if(pwrclkchanged == SET)
 8000c4a:	9b00      	ldr	r3, [sp, #0]
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	d000      	beq.n	8000c52 <HAL_RCC_OscConfig+0x2d2>
 8000c50:	e6a8      	b.n	80009a4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c52:	69e3      	ldr	r3, [r4, #28]
 8000c54:	4a17      	ldr	r2, [pc, #92]	; (8000cb4 <HAL_RCC_OscConfig+0x334>)
 8000c56:	4013      	ands	r3, r2
 8000c58:	61e3      	str	r3, [r4, #28]
 8000c5a:	e6a3      	b.n	80009a4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c5c:	f7ff fb0a 	bl	8000274 <HAL_GetTick>
 8000c60:	1bc0      	subs	r0, r0, r7
 8000c62:	2802      	cmp	r0, #2
 8000c64:	d800      	bhi.n	8000c68 <HAL_RCC_OscConfig+0x2e8>
 8000c66:	e6b0      	b.n	80009ca <HAL_RCC_OscConfig+0x4a>
 8000c68:	e6f4      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000c6a:	3205      	adds	r2, #5
 8000c6c:	d103      	bne.n	8000c76 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000c6e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000c70:	439a      	bics	r2, r3
 8000c72:	6362      	str	r2, [r4, #52]	; 0x34
 8000c74:	e6ad      	b.n	80009d2 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c76:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c78:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c7a:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000c7c:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c7e:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000c80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000c82:	4393      	bics	r3, r2
 8000c84:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000c86:	f7ff faf5 	bl	8000274 <HAL_GetTick>
 8000c8a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000c8e:	4233      	tst	r3, r6
 8000c90:	d100      	bne.n	8000c94 <HAL_RCC_OscConfig+0x314>
 8000c92:	e6a5      	b.n	80009e0 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c94:	f7ff faee 	bl	8000274 <HAL_GetTick>
 8000c98:	1bc0      	subs	r0, r0, r7
 8000c9a:	2802      	cmp	r0, #2
 8000c9c:	d9f6      	bls.n	8000c8c <HAL_RCC_OscConfig+0x30c>
 8000c9e:	e6d9      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
 8000ca0:	40021000 	.word	0x40021000
 8000ca4:	fffeffff 	.word	0xfffeffff
 8000ca8:	fffbffff 	.word	0xfffbffff
 8000cac:	40007000 	.word	0x40007000
 8000cb0:	00001388 	.word	0x00001388
 8000cb4:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000cb8:	210c      	movs	r1, #12
 8000cba:	4c46      	ldr	r4, [pc, #280]	; (8000dd4 <HAL_RCC_OscConfig+0x454>)
 8000cbc:	6862      	ldr	r2, [r4, #4]
 8000cbe:	400a      	ands	r2, r1
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	d009      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000cc4:	6863      	ldr	r3, [r4, #4]
 8000cc6:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000cc8:	2b08      	cmp	r3, #8
 8000cca:	d10e      	bne.n	8000cea <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000ccc:	22c0      	movs	r2, #192	; 0xc0
 8000cce:	6863      	ldr	r3, [r4, #4]
 8000cd0:	0252      	lsls	r2, r2, #9
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d108      	bne.n	8000cea <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000cd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000cda:	03db      	lsls	r3, r3, #15
 8000cdc:	d400      	bmi.n	8000ce0 <HAL_RCC_OscConfig+0x360>
 8000cde:	e683      	b.n	80009e8 <HAL_RCC_OscConfig+0x68>
 8000ce0:	6a2b      	ldr	r3, [r5, #32]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d000      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x368>
 8000ce6:	e69d      	b.n	8000a24 <HAL_RCC_OscConfig+0xa4>
 8000ce8:	e67e      	b.n	80009e8 <HAL_RCC_OscConfig+0x68>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000cea:	6a2b      	ldr	r3, [r5, #32]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d011      	beq.n	8000d14 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_HSI48_ENABLE();
 8000cf0:	2680      	movs	r6, #128	; 0x80
 8000cf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000cf4:	0276      	lsls	r6, r6, #9
 8000cf6:	4333      	orrs	r3, r6
 8000cf8:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 8000cfa:	f7ff fabb 	bl	8000274 <HAL_GetTick>
 8000cfe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000d00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d02:	4233      	tst	r3, r6
 8000d04:	d000      	beq.n	8000d08 <HAL_RCC_OscConfig+0x388>
 8000d06:	e66f      	b.n	80009e8 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d08:	f7ff fab4 	bl	8000274 <HAL_GetTick>
 8000d0c:	1bc0      	subs	r0, r0, r7
 8000d0e:	2802      	cmp	r0, #2
 8000d10:	d9f6      	bls.n	8000d00 <HAL_RCC_OscConfig+0x380>
 8000d12:	e69f      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI48_DISABLE();
 8000d14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d16:	4a30      	ldr	r2, [pc, #192]	; (8000dd8 <HAL_RCC_OscConfig+0x458>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d18:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 8000d1e:	f7ff faa9 	bl	8000274 <HAL_GetTick>
 8000d22:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000d24:	0276      	lsls	r6, r6, #9
 8000d26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d28:	4233      	tst	r3, r6
 8000d2a:	d100      	bne.n	8000d2e <HAL_RCC_OscConfig+0x3ae>
 8000d2c:	e65c      	b.n	80009e8 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d2e:	f7ff faa1 	bl	8000274 <HAL_GetTick>
 8000d32:	1bc0      	subs	r0, r0, r7
 8000d34:	2802      	cmp	r0, #2
 8000d36:	d9f6      	bls.n	8000d26 <HAL_RCC_OscConfig+0x3a6>
 8000d38:	e68c      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	4c25      	ldr	r4, [pc, #148]	; (8000dd4 <HAL_RCC_OscConfig+0x454>)
 8000d3e:	6863      	ldr	r3, [r4, #4]
 8000d40:	4013      	ands	r3, r2
 8000d42:	2b08      	cmp	r3, #8
 8000d44:	d100      	bne.n	8000d48 <HAL_RCC_OscConfig+0x3c8>
 8000d46:	e66d      	b.n	8000a24 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_PLL_DISABLE();
 8000d48:	6823      	ldr	r3, [r4, #0]
 8000d4a:	4a24      	ldr	r2, [pc, #144]	; (8000ddc <HAL_RCC_OscConfig+0x45c>)
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d50:	2902      	cmp	r1, #2
 8000d52:	d12f      	bne.n	8000db4 <HAL_RCC_OscConfig+0x434>
        tickstart = HAL_GetTick();
 8000d54:	f7ff fa8e 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d58:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000d5a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d5c:	04b6      	lsls	r6, r6, #18
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	4233      	tst	r3, r6
 8000d62:	d121      	bne.n	8000da8 <HAL_RCC_OscConfig+0x428>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d64:	220f      	movs	r2, #15
 8000d66:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d68:	4393      	bics	r3, r2
 8000d6a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000d70:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8000d72:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000d74:	6862      	ldr	r2, [r4, #4]
 8000d76:	430b      	orrs	r3, r1
 8000d78:	4919      	ldr	r1, [pc, #100]	; (8000de0 <HAL_RCC_OscConfig+0x460>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d7a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d7c:	400a      	ands	r2, r1
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d82:	2380      	movs	r3, #128	; 0x80
 8000d84:	6822      	ldr	r2, [r4, #0]
 8000d86:	045b      	lsls	r3, r3, #17
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fa72 	bl	8000274 <HAL_GetTick>
 8000d90:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d92:	04ad      	lsls	r5, r5, #18
 8000d94:	6823      	ldr	r3, [r4, #0]
 8000d96:	422b      	tst	r3, r5
 8000d98:	d000      	beq.n	8000d9c <HAL_RCC_OscConfig+0x41c>
 8000d9a:	e629      	b.n	80009f0 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d9c:	f7ff fa6a 	bl	8000274 <HAL_GetTick>
 8000da0:	1b80      	subs	r0, r0, r6
 8000da2:	2802      	cmp	r0, #2
 8000da4:	d9f6      	bls.n	8000d94 <HAL_RCC_OscConfig+0x414>
 8000da6:	e655      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000da8:	f7ff fa64 	bl	8000274 <HAL_GetTick>
 8000dac:	1bc0      	subs	r0, r0, r7
 8000dae:	2802      	cmp	r0, #2
 8000db0:	d9d5      	bls.n	8000d5e <HAL_RCC_OscConfig+0x3de>
 8000db2:	e64f      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000db4:	f7ff fa5e 	bl	8000274 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000db8:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000dba:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dbc:	04ad      	lsls	r5, r5, #18
 8000dbe:	6823      	ldr	r3, [r4, #0]
 8000dc0:	422b      	tst	r3, r5
 8000dc2:	d100      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x446>
 8000dc4:	e614      	b.n	80009f0 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000dc6:	f7ff fa55 	bl	8000274 <HAL_GetTick>
 8000dca:	1b80      	subs	r0, r0, r6
 8000dcc:	2802      	cmp	r0, #2
 8000dce:	d9f6      	bls.n	8000dbe <HAL_RCC_OscConfig+0x43e>
 8000dd0:	e640      	b.n	8000a54 <HAL_RCC_OscConfig+0xd4>
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	fffeffff 	.word	0xfffeffff
 8000ddc:	feffffff 	.word	0xfeffffff
 8000de0:	ffc27fff 	.word	0xffc27fff

08000de4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000de4:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000de6:	4c19      	ldr	r4, [pc, #100]	; (8000e4c <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000de8:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000dea:	2210      	movs	r2, #16
 8000dec:	0021      	movs	r1, r4
 8000dee:	4668      	mov	r0, sp
 8000df0:	f000 fd7e 	bl	80018f0 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000df4:	0021      	movs	r1, r4
 8000df6:	ad04      	add	r5, sp, #16
 8000df8:	2210      	movs	r2, #16
 8000dfa:	3110      	adds	r1, #16
 8000dfc:	0028      	movs	r0, r5
 8000dfe:	f000 fd77 	bl	80018f0 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e02:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000e04:	4e12      	ldr	r6, [pc, #72]	; (8000e50 <HAL_RCC_GetSysClockFreq+0x6c>)
 8000e06:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000e08:	401a      	ands	r2, r3
 8000e0a:	2a08      	cmp	r2, #8
 8000e0c:	d004      	beq.n	8000e18 <HAL_RCC_GetSysClockFreq+0x34>
 8000e0e:	2a0c      	cmp	r2, #12
 8000e10:	d11a      	bne.n	8000e48 <HAL_RCC_GetSysClockFreq+0x64>
      break;
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8000e12:	4810      	ldr	r0, [pc, #64]	; (8000e54 <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000e14:	b008      	add	sp, #32
 8000e16:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000e18:	200f      	movs	r0, #15
 8000e1a:	466a      	mov	r2, sp
 8000e1c:	0c99      	lsrs	r1, r3, #18
 8000e1e:	4001      	ands	r1, r0
 8000e20:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000e22:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000e24:	4002      	ands	r2, r0
 8000e26:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000e28:	22c0      	movs	r2, #192	; 0xc0
 8000e2a:	2080      	movs	r0, #128	; 0x80
 8000e2c:	0252      	lsls	r2, r2, #9
 8000e2e:	4013      	ands	r3, r2
 8000e30:	0240      	lsls	r0, r0, #9
 8000e32:	4283      	cmp	r3, r0
 8000e34:	d101      	bne.n	8000e3a <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000e36:	4808      	ldr	r0, [pc, #32]	; (8000e58 <HAL_RCC_GetSysClockFreq+0x74>)
 8000e38:	e002      	b.n	8000e40 <HAL_RCC_GetSysClockFreq+0x5c>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d1fb      	bne.n	8000e36 <HAL_RCC_GetSysClockFreq+0x52>
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8000e3e:	4805      	ldr	r0, [pc, #20]	; (8000e54 <HAL_RCC_GetSysClockFreq+0x70>)
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000e40:	f7ff f962 	bl	8000108 <__udivsi3>
 8000e44:	4360      	muls	r0, r4
 8000e46:	e7e5      	b.n	8000e14 <HAL_RCC_GetSysClockFreq+0x30>
      sysclockfreq = HSE_VALUE;
 8000e48:	4803      	ldr	r0, [pc, #12]	; (8000e58 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000e4a:	e7e3      	b.n	8000e14 <HAL_RCC_GetSysClockFreq+0x30>
 8000e4c:	0800192c 	.word	0x0800192c
 8000e50:	40021000 	.word	0x40021000
 8000e54:	02dc6c00 	.word	0x02dc6c00
 8000e58:	007a1200 	.word	0x007a1200

08000e5c <HAL_RCC_ClockConfig>:
{
 8000e5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4c4f      	ldr	r4, [pc, #316]	; (8000fa0 <HAL_RCC_ClockConfig+0x144>)
{
 8000e62:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e64:	6823      	ldr	r3, [r4, #0]
{
 8000e66:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e68:	4013      	ands	r3, r2
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d31f      	bcc.n	8000eae <HAL_RCC_ClockConfig+0x52>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e6e:	6832      	ldr	r2, [r6, #0]
 8000e70:	0793      	lsls	r3, r2, #30
 8000e72:	d428      	bmi.n	8000ec6 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e74:	07d3      	lsls	r3, r2, #31
 8000e76:	d42e      	bmi.n	8000ed6 <HAL_RCC_ClockConfig+0x7a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e78:	2301      	movs	r3, #1
 8000e7a:	6822      	ldr	r2, [r4, #0]
 8000e7c:	9901      	ldr	r1, [sp, #4]
 8000e7e:	401a      	ands	r2, r3
 8000e80:	4291      	cmp	r1, r2
 8000e82:	d200      	bcs.n	8000e86 <HAL_RCC_ClockConfig+0x2a>
 8000e84:	e07e      	b.n	8000f84 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e86:	6833      	ldr	r3, [r6, #0]
 8000e88:	4c46      	ldr	r4, [pc, #280]	; (8000fa4 <HAL_RCC_ClockConfig+0x148>)
 8000e8a:	075b      	lsls	r3, r3, #29
 8000e8c:	d500      	bpl.n	8000e90 <HAL_RCC_ClockConfig+0x34>
 8000e8e:	e080      	b.n	8000f92 <HAL_RCC_ClockConfig+0x136>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000e90:	f7ff ffa8 	bl	8000de4 <HAL_RCC_GetSysClockFreq>
 8000e94:	6863      	ldr	r3, [r4, #4]
 8000e96:	4a44      	ldr	r2, [pc, #272]	; (8000fa8 <HAL_RCC_ClockConfig+0x14c>)
 8000e98:	061b      	lsls	r3, r3, #24
 8000e9a:	0f1b      	lsrs	r3, r3, #28
 8000e9c:	5cd3      	ldrb	r3, [r2, r3]
 8000e9e:	40d8      	lsrs	r0, r3
 8000ea0:	4b42      	ldr	r3, [pc, #264]	; (8000fac <HAL_RCC_ClockConfig+0x150>)
 8000ea2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	f7ff f9bb 	bl	8000220 <HAL_InitTick>
  return HAL_OK;
 8000eaa:	2000      	movs	r0, #0
 8000eac:	e00a      	b.n	8000ec4 <HAL_RCC_ClockConfig+0x68>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000eae:	6823      	ldr	r3, [r4, #0]
 8000eb0:	9901      	ldr	r1, [sp, #4]
 8000eb2:	4393      	bics	r3, r2
 8000eb4:	430b      	orrs	r3, r1
 8000eb6:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000eb8:	6823      	ldr	r3, [r4, #0]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	9a01      	ldr	r2, [sp, #4]
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	d0d5      	beq.n	8000e6e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000ec2:	2001      	movs	r0, #1
}
 8000ec4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ec6:	20f0      	movs	r0, #240	; 0xf0
 8000ec8:	4936      	ldr	r1, [pc, #216]	; (8000fa4 <HAL_RCC_ClockConfig+0x148>)
 8000eca:	684b      	ldr	r3, [r1, #4]
 8000ecc:	4383      	bics	r3, r0
 8000ece:	68b0      	ldr	r0, [r6, #8]
 8000ed0:	4303      	orrs	r3, r0
 8000ed2:	604b      	str	r3, [r1, #4]
 8000ed4:	e7ce      	b.n	8000e74 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ed6:	6872      	ldr	r2, [r6, #4]
 8000ed8:	4d32      	ldr	r5, [pc, #200]	; (8000fa4 <HAL_RCC_ClockConfig+0x148>)
 8000eda:	2a01      	cmp	r2, #1
 8000edc:	d11a      	bne.n	8000f14 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ede:	682b      	ldr	r3, [r5, #0]
 8000ee0:	039b      	lsls	r3, r3, #14
 8000ee2:	d5ee      	bpl.n	8000ec2 <HAL_RCC_ClockConfig+0x66>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ee4:	2103      	movs	r1, #3
 8000ee6:	686b      	ldr	r3, [r5, #4]
 8000ee8:	438b      	bics	r3, r1
 8000eea:	4313      	orrs	r3, r2
 8000eec:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000eee:	f7ff f9c1 	bl	8000274 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef2:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000ef4:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d11c      	bne.n	8000f34 <HAL_RCC_ClockConfig+0xd8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000efa:	220c      	movs	r2, #12
 8000efc:	686b      	ldr	r3, [r5, #4]
 8000efe:	4013      	ands	r3, r2
 8000f00:	2b04      	cmp	r3, #4
 8000f02:	d0b9      	beq.n	8000e78 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f04:	f7ff f9b6 	bl	8000274 <HAL_GetTick>
 8000f08:	4b29      	ldr	r3, [pc, #164]	; (8000fb0 <HAL_RCC_ClockConfig+0x154>)
 8000f0a:	1bc0      	subs	r0, r0, r7
 8000f0c:	4298      	cmp	r0, r3
 8000f0e:	d9f4      	bls.n	8000efa <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 8000f10:	2003      	movs	r0, #3
 8000f12:	e7d7      	b.n	8000ec4 <HAL_RCC_ClockConfig+0x68>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f14:	2a02      	cmp	r2, #2
 8000f16:	d103      	bne.n	8000f20 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f18:	682b      	ldr	r3, [r5, #0]
 8000f1a:	019b      	lsls	r3, r3, #6
 8000f1c:	d4e2      	bmi.n	8000ee4 <HAL_RCC_ClockConfig+0x88>
 8000f1e:	e7d0      	b.n	8000ec2 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f20:	2a03      	cmp	r2, #3
 8000f22:	d103      	bne.n	8000f2c <HAL_RCC_ClockConfig+0xd0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f24:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000f26:	03db      	lsls	r3, r3, #15
 8000f28:	d4dc      	bmi.n	8000ee4 <HAL_RCC_ClockConfig+0x88>
 8000f2a:	e7ca      	b.n	8000ec2 <HAL_RCC_ClockConfig+0x66>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f2c:	682b      	ldr	r3, [r5, #0]
 8000f2e:	079b      	lsls	r3, r3, #30
 8000f30:	d4d8      	bmi.n	8000ee4 <HAL_RCC_ClockConfig+0x88>
 8000f32:	e7c6      	b.n	8000ec2 <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d10b      	bne.n	8000f50 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f38:	220c      	movs	r2, #12
 8000f3a:	686b      	ldr	r3, [r5, #4]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	2b08      	cmp	r3, #8
 8000f40:	d09a      	beq.n	8000e78 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f42:	f7ff f997 	bl	8000274 <HAL_GetTick>
 8000f46:	4b1a      	ldr	r3, [pc, #104]	; (8000fb0 <HAL_RCC_ClockConfig+0x154>)
 8000f48:	1bc0      	subs	r0, r0, r7
 8000f4a:	4298      	cmp	r0, r3
 8000f4c:	d9f4      	bls.n	8000f38 <HAL_RCC_ClockConfig+0xdc>
 8000f4e:	e7df      	b.n	8000f10 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d011      	beq.n	8000f78 <HAL_RCC_ClockConfig+0x11c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f54:	220c      	movs	r2, #12
 8000f56:	686b      	ldr	r3, [r5, #4]
 8000f58:	4213      	tst	r3, r2
 8000f5a:	d100      	bne.n	8000f5e <HAL_RCC_ClockConfig+0x102>
 8000f5c:	e78c      	b.n	8000e78 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f5e:	f7ff f989 	bl	8000274 <HAL_GetTick>
 8000f62:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <HAL_RCC_ClockConfig+0x154>)
 8000f64:	1bc0      	subs	r0, r0, r7
 8000f66:	4298      	cmp	r0, r3
 8000f68:	d9f4      	bls.n	8000f54 <HAL_RCC_ClockConfig+0xf8>
 8000f6a:	e7d1      	b.n	8000f10 <HAL_RCC_ClockConfig+0xb4>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f6c:	f7ff f982 	bl	8000274 <HAL_GetTick>
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <HAL_RCC_ClockConfig+0x154>)
 8000f72:	1bc0      	subs	r0, r0, r7
 8000f74:	4298      	cmp	r0, r3
 8000f76:	d8cb      	bhi.n	8000f10 <HAL_RCC_ClockConfig+0xb4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8000f78:	220c      	movs	r2, #12
 8000f7a:	686b      	ldr	r3, [r5, #4]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d1f4      	bne.n	8000f6c <HAL_RCC_ClockConfig+0x110>
 8000f82:	e779      	b.n	8000e78 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f84:	6822      	ldr	r2, [r4, #0]
 8000f86:	439a      	bics	r2, r3
 8000f88:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f8a:	6822      	ldr	r2, [r4, #0]
 8000f8c:	421a      	tst	r2, r3
 8000f8e:	d198      	bne.n	8000ec2 <HAL_RCC_ClockConfig+0x66>
 8000f90:	e779      	b.n	8000e86 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000f92:	6863      	ldr	r3, [r4, #4]
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_RCC_ClockConfig+0x158>)
 8000f96:	4013      	ands	r3, r2
 8000f98:	68f2      	ldr	r2, [r6, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	6063      	str	r3, [r4, #4]
 8000f9e:	e777      	b.n	8000e90 <HAL_RCC_ClockConfig+0x34>
 8000fa0:	40022000 	.word	0x40022000
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	0800194c 	.word	0x0800194c
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	00001388 	.word	0x00001388
 8000fb4:	fffff8ff 	.word	0xfffff8ff

08000fb8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000fb8:	4b01      	ldr	r3, [pc, #4]	; (8000fc0 <HAL_RCC_GetHCLKFreq+0x8>)
 8000fba:	6818      	ldr	r0, [r3, #0]
}
 8000fbc:	4770      	bx	lr
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	20000000 	.word	0x20000000

08000fc4 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000fc4:	21e0      	movs	r1, #224	; 0xe0
 8000fc6:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8000fc8:	b510      	push	{r4, lr}
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000fca:	685a      	ldr	r2, [r3, #4]
 8000fcc:	438a      	bics	r2, r1
 8000fce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000fd0:	2282      	movs	r2, #130	; 0x82
 8000fd2:	6841      	ldr	r1, [r0, #4]
 8000fd4:	0052      	lsls	r2, r2, #1
 8000fd6:	4291      	cmp	r1, r2
 8000fd8:	d10c      	bne.n	8000ff4 <SPI_WaitFifoStateUntilTimeout.part.1+0x30>
 8000fda:	2180      	movs	r1, #128	; 0x80
 8000fdc:	6882      	ldr	r2, [r0, #8]
 8000fde:	0209      	lsls	r1, r1, #8
 8000fe0:	428a      	cmp	r2, r1
 8000fe2:	d003      	beq.n	8000fec <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000fe4:	2180      	movs	r1, #128	; 0x80
 8000fe6:	00c9      	lsls	r1, r1, #3
 8000fe8:	428a      	cmp	r2, r1
 8000fea:	d103      	bne.n	8000ff4 <SPI_WaitFifoStateUntilTimeout.part.1+0x30>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8000fec:	2140      	movs	r1, #64	; 0x40
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	438a      	bics	r2, r1
 8000ff2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000ff4:	2180      	movs	r1, #128	; 0x80
 8000ff6:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000ff8:	0189      	lsls	r1, r1, #6
 8000ffa:	428a      	cmp	r2, r1
 8000ffc:	d106      	bne.n	800100c <SPI_WaitFifoStateUntilTimeout.part.1+0x48>
        {
          SPI_RESET_CRC(hspi);
 8000ffe:	6819      	ldr	r1, [r3, #0]
 8001000:	4c07      	ldr	r4, [pc, #28]	; (8001020 <SPI_WaitFifoStateUntilTimeout.part.1+0x5c>)
 8001002:	4021      	ands	r1, r4
 8001004:	6019      	str	r1, [r3, #0]
 8001006:	6819      	ldr	r1, [r3, #0]
 8001008:	430a      	orrs	r2, r1
 800100a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800100c:	0003      	movs	r3, r0
 800100e:	2201      	movs	r2, #1
 8001010:	335d      	adds	r3, #93	; 0x5d
 8001012:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001014:	2300      	movs	r3, #0
 8001016:	305c      	adds	r0, #92	; 0x5c
 8001018:	7003      	strb	r3, [r0, #0]
      }
    }
  }

  return HAL_OK;
}
 800101a:	2003      	movs	r0, #3
 800101c:	bd10      	pop	{r4, pc}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	ffffdfff 	.word	0xffffdfff

08001024 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
 8001024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001026:	0005      	movs	r5, r0
 8001028:	000c      	movs	r4, r1
 800102a:	0016      	movs	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800102c:	2780      	movs	r7, #128	; 0x80
 800102e:	682b      	ldr	r3, [r5, #0]
 8001030:	6898      	ldr	r0, [r3, #8]
 8001032:	4038      	ands	r0, r7
 8001034:	d006      	beq.n	8001044 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x20>
    if (Timeout != HAL_MAX_DELAY)
 8001036:	1c62      	adds	r2, r4, #1
 8001038:	d0fa      	beq.n	8001030 <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800103a:	2c00      	cmp	r4, #0
 800103c:	d103      	bne.n	8001046 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x22>
 800103e:	0028      	movs	r0, r5
 8001040:	f7ff ffc0 	bl	8000fc4 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8001044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8001046:	f7ff f915 	bl	8000274 <HAL_GetTick>
 800104a:	1b80      	subs	r0, r0, r6
 800104c:	4284      	cmp	r4, r0
 800104e:	d8ee      	bhi.n	800102e <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
 8001050:	e7f5      	b.n	800103e <SPI_WaitFlagStateUntilTimeout.constprop.9+0x1a>

08001052 <SPI_WaitFifoStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001052:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001054:	27c0      	movs	r7, #192	; 0xc0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001056:	0006      	movs	r6, r0
 8001058:	000d      	movs	r5, r1
 800105a:	0014      	movs	r4, r2
 800105c:	b085      	sub	sp, #20
 800105e:	9301      	str	r3, [sp, #4]
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001060:	00ff      	lsls	r7, r7, #3
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001062:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 8001064:	6831      	ldr	r1, [r6, #0]
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001066:	1dda      	adds	r2, r3, #7
  while ((hspi->Instance->SR & Fifo) != State)
 8001068:	6888      	ldr	r0, [r1, #8]
 800106a:	4028      	ands	r0, r5
 800106c:	d00c      	beq.n	8001088 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x36>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800106e:	42bd      	cmp	r5, r7
 8001070:	d103      	bne.n	800107a <SPI_WaitFifoStateUntilTimeout.constprop.10+0x28>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8001072:	7b0b      	ldrb	r3, [r1, #12]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	7013      	strb	r3, [r2, #0]
      UNUSED(tmpreg);
 8001078:	7813      	ldrb	r3, [r2, #0]
    if (Timeout != HAL_MAX_DELAY)
 800107a:	1c63      	adds	r3, r4, #1
 800107c:	d0f4      	beq.n	8001068 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x16>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800107e:	2c00      	cmp	r4, #0
 8001080:	d104      	bne.n	800108c <SPI_WaitFifoStateUntilTimeout.constprop.10+0x3a>
 8001082:	0030      	movs	r0, r6
 8001084:	f7ff ff9e 	bl	8000fc4 <SPI_WaitFifoStateUntilTimeout.part.1>
}
 8001088:	b005      	add	sp, #20
 800108a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800108c:	f7ff f8f2 	bl	8000274 <HAL_GetTick>
 8001090:	9b01      	ldr	r3, [sp, #4]
 8001092:	1ac0      	subs	r0, r0, r3
 8001094:	4284      	cmp	r4, r0
 8001096:	d8e4      	bhi.n	8001062 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x10>
 8001098:	e7f3      	b.n	8001082 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x30>

0800109a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800109a:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800109c:	0013      	movs	r3, r2
{
 800109e:	000d      	movs	r5, r1
 80010a0:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80010a2:	000a      	movs	r2, r1
 80010a4:	21c0      	movs	r1, #192	; 0xc0
 80010a6:	0149      	lsls	r1, r1, #5
{
 80010a8:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80010aa:	f7ff ffd2 	bl	8001052 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d005      	beq.n	80010be <SPI_EndRxTxTransaction+0x24>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80010b2:	2320      	movs	r3, #32
 80010b4:	6e22      	ldr	r2, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 80010b6:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80010b8:	4313      	orrs	r3, r2
 80010ba:	6623      	str	r3, [r4, #96]	; 0x60
 80010bc:	e00f      	b.n	80010de <SPI_EndRxTxTransaction+0x44>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80010be:	0032      	movs	r2, r6
 80010c0:	0029      	movs	r1, r5
 80010c2:	0020      	movs	r0, r4
 80010c4:	f7ff ffae 	bl	8001024 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 80010c8:	2800      	cmp	r0, #0
 80010ca:	d1f2      	bne.n	80010b2 <SPI_EndRxTxTransaction+0x18>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80010cc:	21c0      	movs	r1, #192	; 0xc0
 80010ce:	0033      	movs	r3, r6
 80010d0:	002a      	movs	r2, r5
 80010d2:	00c9      	lsls	r1, r1, #3
 80010d4:	0020      	movs	r0, r4
 80010d6:	f7ff ffbc 	bl	8001052 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 80010da:	2800      	cmp	r0, #0
 80010dc:	d1e9      	bne.n	80010b2 <SPI_EndRxTxTransaction+0x18>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 80010de:	bd70      	pop	{r4, r5, r6, pc}

080010e0 <HAL_SPI_Init>:
{
 80010e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010e2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80010e4:	2001      	movs	r0, #1
  if (hspi == NULL)
 80010e6:	2c00      	cmp	r4, #0
 80010e8:	d04b      	beq.n	8001182 <HAL_SPI_Init+0xa2>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010ea:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80010ec:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010ee:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80010f0:	355d      	adds	r5, #93	; 0x5d
 80010f2:	782b      	ldrb	r3, [r5, #0]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d105      	bne.n	8001106 <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 80010fa:	0022      	movs	r2, r4
 80010fc:	325c      	adds	r2, #92	; 0x5c
 80010fe:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 8001100:	0020      	movs	r0, r4
 8001102:	f000 fb27 	bl	8001754 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001106:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001108:	2240      	movs	r2, #64	; 0x40
 800110a:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800110c:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 800110e:	680b      	ldr	r3, [r1, #0]
 8001110:	2000      	movs	r0, #0
 8001112:	4393      	bics	r3, r2
 8001114:	600b      	str	r3, [r1, #0]
 8001116:	23e0      	movs	r3, #224	; 0xe0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001118:	68e2      	ldr	r2, [r4, #12]
 800111a:	00db      	lsls	r3, r3, #3
 800111c:	429a      	cmp	r2, r3
 800111e:	d931      	bls.n	8001184 <HAL_SPI_Init+0xa4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001120:	26f0      	movs	r6, #240	; 0xf0
 8001122:	0136      	lsls	r6, r6, #4
 8001124:	42b2      	cmp	r2, r6
 8001126:	d133      	bne.n	8001190 <HAL_SPI_Init+0xb0>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001128:	0006      	movs	r6, r0
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800112a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800112c:	2800      	cmp	r0, #0
 800112e:	d103      	bne.n	8001138 <HAL_SPI_Init+0x58>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001130:	429a      	cmp	r2, r3
 8001132:	d92f      	bls.n	8001194 <HAL_SPI_Init+0xb4>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001134:	2302      	movs	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001136:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001138:	68a7      	ldr	r7, [r4, #8]
 800113a:	6863      	ldr	r3, [r4, #4]
 800113c:	69a0      	ldr	r0, [r4, #24]
 800113e:	433b      	orrs	r3, r7
 8001140:	6927      	ldr	r7, [r4, #16]
 8001142:	433b      	orrs	r3, r7
 8001144:	6967      	ldr	r7, [r4, #20]
 8001146:	433b      	orrs	r3, r7
 8001148:	69e7      	ldr	r7, [r4, #28]
 800114a:	433b      	orrs	r3, r7
 800114c:	6a27      	ldr	r7, [r4, #32]
 800114e:	433b      	orrs	r3, r7
 8001150:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8001152:	433b      	orrs	r3, r7
 8001154:	2780      	movs	r7, #128	; 0x80
 8001156:	00bf      	lsls	r7, r7, #2
 8001158:	4007      	ands	r7, r0
 800115a:	433b      	orrs	r3, r7
 800115c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800115e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001160:	0c00      	lsrs	r0, r0, #16
 8001162:	431a      	orrs	r2, r3
 8001164:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001166:	431a      	orrs	r2, r3
 8001168:	2304      	movs	r3, #4
 800116a:	4018      	ands	r0, r3
 800116c:	4310      	orrs	r0, r2
 800116e:	4306      	orrs	r6, r0
 8001170:	604e      	str	r6, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001172:	69cb      	ldr	r3, [r1, #28]
 8001174:	4a08      	ldr	r2, [pc, #32]	; (8001198 <HAL_SPI_Init+0xb8>)
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001176:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001178:	4013      	ands	r3, r2
 800117a:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 800117c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800117e:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001180:	702b      	strb	r3, [r5, #0]
}
 8001182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001184:	2680      	movs	r6, #128	; 0x80
 8001186:	0176      	lsls	r6, r6, #5
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001188:	429a      	cmp	r2, r3
 800118a:	d0ce      	beq.n	800112a <HAL_SPI_Init+0x4a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800118c:	62a0      	str	r0, [r4, #40]	; 0x28
 800118e:	e7cc      	b.n	800112a <HAL_SPI_Init+0x4a>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001190:	0006      	movs	r6, r0
 8001192:	e7fb      	b.n	800118c <HAL_SPI_Init+0xac>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001194:	2301      	movs	r3, #1
 8001196:	e7ce      	b.n	8001136 <HAL_SPI_Init+0x56>
 8001198:	fffff7ff 	.word	0xfffff7ff

0800119c <HAL_SPI_Transmit>:
{
 800119c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800119e:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 80011a0:	0003      	movs	r3, r0
{
 80011a2:	b087      	sub	sp, #28
  __HAL_LOCK(hspi);
 80011a4:	335c      	adds	r3, #92	; 0x5c
{
 80011a6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hspi);
 80011a8:	9302      	str	r3, [sp, #8]
 80011aa:	781b      	ldrb	r3, [r3, #0]
{
 80011ac:	0004      	movs	r4, r0
 80011ae:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 80011b0:	2602      	movs	r6, #2
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d100      	bne.n	80011b8 <HAL_SPI_Transmit+0x1c>
 80011b6:	e07a      	b.n	80012ae <HAL_SPI_Transmit+0x112>
 80011b8:	2301      	movs	r3, #1
 80011ba:	9a02      	ldr	r2, [sp, #8]
 80011bc:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80011be:	f7ff f859 	bl	8000274 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80011c2:	0023      	movs	r3, r4
 80011c4:	335d      	adds	r3, #93	; 0x5d
  tickstart = HAL_GetTick();
 80011c6:	9000      	str	r0, [sp, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 80011c8:	9303      	str	r3, [sp, #12]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d167      	bne.n	80012a2 <HAL_SPI_Transmit+0x106>
    errorcode = HAL_ERROR;
 80011d2:	001e      	movs	r6, r3
  if ((pData == NULL) || (Size == 0U))
 80011d4:	2d00      	cmp	r5, #0
 80011d6:	d064      	beq.n	80012a2 <HAL_SPI_Transmit+0x106>
 80011d8:	9b01      	ldr	r3, [sp, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d061      	beq.n	80012a2 <HAL_SPI_Transmit+0x106>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80011de:	2303      	movs	r3, #3
 80011e0:	9a03      	ldr	r2, [sp, #12]
 80011e2:	7013      	strb	r3, [r2, #0]
  hspi->TxXferSize  = Size;
 80011e4:	466a      	mov	r2, sp
 80011e6:	8892      	ldrh	r2, [r2, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80011e8:	2300      	movs	r3, #0
  hspi->TxXferSize  = Size;
 80011ea:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80011ec:	466a      	mov	r2, sp
 80011ee:	8892      	ldrh	r2, [r2, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80011f0:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 80011f2:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 80011f4:	1da2      	adds	r2, r4, #6
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80011f6:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80011f8:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->RxXferCount = 0U;
 80011fa:	3202      	adds	r2, #2
  hspi->RxXferSize  = 0U;
 80011fc:	8793      	strh	r3, [r2, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80011fe:	87d3      	strh	r3, [r2, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001200:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001202:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	68a2      	ldr	r2, [r4, #8]
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	429a      	cmp	r2, r3
 800120c:	d105      	bne.n	800121a <HAL_SPI_Transmit+0x7e>
    SPI_1LINE_TX(hspi);
 800120e:	2380      	movs	r3, #128	; 0x80
 8001210:	6822      	ldr	r2, [r4, #0]
 8001212:	01db      	lsls	r3, r3, #7
 8001214:	6811      	ldr	r1, [r2, #0]
 8001216:	430b      	orrs	r3, r1
 8001218:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800121a:	2240      	movs	r2, #64	; 0x40
 800121c:	6823      	ldr	r3, [r4, #0]
 800121e:	6819      	ldr	r1, [r3, #0]
 8001220:	4211      	tst	r1, r2
 8001222:	d102      	bne.n	800122a <HAL_SPI_Transmit+0x8e>
    __HAL_SPI_ENABLE(hspi);
 8001224:	6819      	ldr	r1, [r3, #0]
 8001226:	430a      	orrs	r2, r1
 8001228:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800122a:	21e0      	movs	r1, #224	; 0xe0
 800122c:	68e0      	ldr	r0, [r4, #12]
 800122e:	00c9      	lsls	r1, r1, #3
 8001230:	6862      	ldr	r2, [r4, #4]
 8001232:	4288      	cmp	r0, r1
 8001234:	d947      	bls.n	80012c6 <HAL_SPI_Transmit+0x12a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001236:	2a00      	cmp	r2, #0
 8001238:	d002      	beq.n	8001240 <HAL_SPI_Transmit+0xa4>
 800123a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800123c:	2a01      	cmp	r2, #1
 800123e:	d106      	bne.n	800124e <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)pData);
 8001240:	882a      	ldrh	r2, [r5, #0]
      pData += sizeof(uint16_t);
 8001242:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)pData);
 8001244:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001246:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001248:	3b01      	subs	r3, #1
 800124a:	b29b      	uxth	r3, r3
 800124c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800124e:	2602      	movs	r6, #2
    while (hspi->TxXferCount > 0U)
 8001250:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001252:	2b00      	cmp	r3, #0
 8001254:	d116      	bne.n	8001284 <HAL_SPI_Transmit+0xe8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001256:	9a00      	ldr	r2, [sp, #0]
 8001258:	0039      	movs	r1, r7
 800125a:	0020      	movs	r0, r4
 800125c:	f7ff ff1d 	bl	800109a <SPI_EndRxTxTransaction>
 8001260:	2800      	cmp	r0, #0
 8001262:	d000      	beq.n	8001266 <HAL_SPI_Transmit+0xca>
 8001264:	e06c      	b.n	8001340 <HAL_SPI_Transmit+0x1a4>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001266:	68a3      	ldr	r3, [r4, #8]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d106      	bne.n	800127a <HAL_SPI_Transmit+0xde>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800126c:	9305      	str	r3, [sp, #20]
 800126e:	6823      	ldr	r3, [r4, #0]
 8001270:	68da      	ldr	r2, [r3, #12]
 8001272:	9205      	str	r2, [sp, #20]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	9305      	str	r3, [sp, #20]
 8001278:	9b05      	ldr	r3, [sp, #20]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800127a:	6e26      	ldr	r6, [r4, #96]	; 0x60
 800127c:	1e73      	subs	r3, r6, #1
 800127e:	419e      	sbcs	r6, r3
    errorcode = HAL_BUSY;
 8001280:	b2f6      	uxtb	r6, r6
 8001282:	e00e      	b.n	80012a2 <HAL_SPI_Transmit+0x106>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001284:	6823      	ldr	r3, [r4, #0]
 8001286:	689a      	ldr	r2, [r3, #8]
 8001288:	4232      	tst	r2, r6
 800128a:	d007      	beq.n	800129c <HAL_SPI_Transmit+0x100>
        hspi->Instance->DR = *((uint16_t *)pData);
 800128c:	882a      	ldrh	r2, [r5, #0]
        pData += sizeof(uint16_t);
 800128e:	3502      	adds	r5, #2
        hspi->Instance->DR = *((uint16_t *)pData);
 8001290:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8001292:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001294:	3b01      	subs	r3, #1
 8001296:	b29b      	uxth	r3, r3
 8001298:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800129a:	e7d9      	b.n	8001250 <HAL_SPI_Transmit+0xb4>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800129c:	2f00      	cmp	r7, #0
 800129e:	d109      	bne.n	80012b4 <HAL_SPI_Transmit+0x118>
          errorcode = HAL_TIMEOUT;
 80012a0:	2603      	movs	r6, #3
  hspi->State = HAL_SPI_STATE_READY;
 80012a2:	2301      	movs	r3, #1
 80012a4:	9a03      	ldr	r2, [sp, #12]
 80012a6:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 80012a8:	2300      	movs	r3, #0
 80012aa:	9a02      	ldr	r2, [sp, #8]
 80012ac:	7013      	strb	r3, [r2, #0]
}
 80012ae:	0030      	movs	r0, r6
 80012b0:	b007      	add	sp, #28
 80012b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80012b4:	1c7b      	adds	r3, r7, #1
 80012b6:	d0cb      	beq.n	8001250 <HAL_SPI_Transmit+0xb4>
 80012b8:	f7fe ffdc 	bl	8000274 <HAL_GetTick>
 80012bc:	9b00      	ldr	r3, [sp, #0]
 80012be:	1ac0      	subs	r0, r0, r3
 80012c0:	4287      	cmp	r7, r0
 80012c2:	d8c5      	bhi.n	8001250 <HAL_SPI_Transmit+0xb4>
 80012c4:	e7ec      	b.n	80012a0 <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80012c6:	2a00      	cmp	r2, #0
 80012c8:	d002      	beq.n	80012d0 <HAL_SPI_Transmit+0x134>
 80012ca:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80012cc:	2a01      	cmp	r2, #1
 80012ce:	d109      	bne.n	80012e4 <HAL_SPI_Transmit+0x148>
      if (hspi->TxXferCount > 1U)
 80012d0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80012d2:	2a01      	cmp	r2, #1
 80012d4:	d919      	bls.n	800130a <HAL_SPI_Transmit+0x16e>
        hspi->Instance->DR = *((uint16_t *)pData);
 80012d6:	882a      	ldrh	r2, [r5, #0]
        pData += sizeof(uint16_t);
 80012d8:	3502      	adds	r5, #2
        hspi->Instance->DR = *((uint16_t *)pData);
 80012da:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 80012dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012de:	3b02      	subs	r3, #2
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80012e4:	2602      	movs	r6, #2
    while (hspi->TxXferCount > 0U)
 80012e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d0b4      	beq.n	8001256 <HAL_SPI_Transmit+0xba>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80012ec:	6823      	ldr	r3, [r4, #0]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	4232      	tst	r2, r6
 80012f2:	d01a      	beq.n	800132a <HAL_SPI_Transmit+0x18e>
        if (hspi->TxXferCount > 1U)
 80012f4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80012f6:	2a01      	cmp	r2, #1
 80012f8:	d90f      	bls.n	800131a <HAL_SPI_Transmit+0x17e>
          hspi->Instance->DR = *((uint16_t *)pData);
 80012fa:	882a      	ldrh	r2, [r5, #0]
          pData += sizeof(uint16_t);
 80012fc:	3502      	adds	r5, #2
          hspi->Instance->DR = *((uint16_t *)pData);
 80012fe:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 8001300:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001302:	3b02      	subs	r3, #2
 8001304:	b29b      	uxth	r3, r3
 8001306:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001308:	e7ed      	b.n	80012e6 <HAL_SPI_Transmit+0x14a>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800130a:	782a      	ldrb	r2, [r5, #0]
 800130c:	3501      	adds	r5, #1
 800130e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001310:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001312:	3b01      	subs	r3, #1
 8001314:	b29b      	uxth	r3, r3
 8001316:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001318:	e7e4      	b.n	80012e4 <HAL_SPI_Transmit+0x148>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 800131a:	782a      	ldrb	r2, [r5, #0]
 800131c:	3501      	adds	r5, #1
 800131e:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 8001320:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001322:	3b01      	subs	r3, #1
 8001324:	b29b      	uxth	r3, r3
 8001326:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001328:	e7dd      	b.n	80012e6 <HAL_SPI_Transmit+0x14a>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800132a:	2f00      	cmp	r7, #0
 800132c:	d0b8      	beq.n	80012a0 <HAL_SPI_Transmit+0x104>
 800132e:	1c7b      	adds	r3, r7, #1
 8001330:	d0d9      	beq.n	80012e6 <HAL_SPI_Transmit+0x14a>
 8001332:	f7fe ff9f 	bl	8000274 <HAL_GetTick>
 8001336:	9b00      	ldr	r3, [sp, #0]
 8001338:	1ac0      	subs	r0, r0, r3
 800133a:	4287      	cmp	r7, r0
 800133c:	d8d3      	bhi.n	80012e6 <HAL_SPI_Transmit+0x14a>
 800133e:	e7af      	b.n	80012a0 <HAL_SPI_Transmit+0x104>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001340:	2320      	movs	r3, #32
 8001342:	6623      	str	r3, [r4, #96]	; 0x60
 8001344:	e78f      	b.n	8001266 <HAL_SPI_Transmit+0xca>

08001346 <nano_wait>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//waits a certain number of nano seconds on a 8 MHz clock
static void nano_wait(int t) {
 8001346:	0003      	movs	r3, r0
    asm("       mov r0,%0\n"
 8001348:	1c18      	adds	r0, r3, #0

0800134a <repeat>:
 800134a:	380e      	subs	r0, #14
 800134c:	dcfd      	bgt.n	800134a <repeat>
        "repeat:\n"
        "       sub r0,#14\n"
        "       bgt repeat\n"
        : : "r"(t) : "r0", "cc");
}
 800134e:	4770      	bx	lr

08001350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001350:	b510      	push	{r4, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	while(1)
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001352:	2480      	movs	r4, #128	; 0x80
 8001354:	0224      	lsls	r4, r4, #8
 8001356:	2090      	movs	r0, #144	; 0x90
 8001358:	2200      	movs	r2, #0
 800135a:	0021      	movs	r1, r4
 800135c:	05c0      	lsls	r0, r0, #23
 800135e:	f7ff fb05 	bl	800096c <HAL_GPIO_WritePin>
		nano_wait(10000000);
 8001362:	4802      	ldr	r0, [pc, #8]	; (800136c <Error_Handler+0x1c>)
 8001364:	f7ff ffef 	bl	8001346 <nano_wait>
 8001368:	e7f5      	b.n	8001356 <Error_Handler+0x6>
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	00989680 	.word	0x00989680

08001370 <SystemClock_Config>:
{
 8001370:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001372:	2410      	movs	r4, #16
{
 8001374:	b092      	sub	sp, #72	; 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	2234      	movs	r2, #52	; 0x34
 8001378:	2100      	movs	r1, #0
 800137a:	a805      	add	r0, sp, #20
 800137c:	f000 fac1 	bl	8001902 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001380:	2100      	movs	r1, #0
 8001382:	0022      	movs	r2, r4
 8001384:	a801      	add	r0, sp, #4
 8001386:	f000 fabc 	bl	8001902 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138a:	2302      	movs	r3, #2
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138c:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138e:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001390:	3b01      	subs	r3, #1
 8001392:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001394:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001396:	f7ff faf3 	bl	8000980 <HAL_RCC_OscConfig>
 800139a:	1e01      	subs	r1, r0, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0x32>
    Error_Handler();
 800139e:	f7ff ffd7 	bl	8001350 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a2:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013a4:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a6:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013a8:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013aa:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ac:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ae:	f7ff fd55 	bl	8000e5c <HAL_RCC_ClockConfig>
 80013b2:	2800      	cmp	r0, #0
 80013b4:	d1f3      	bne.n	800139e <SystemClock_Config+0x2e>
}
 80013b6:	b012      	add	sp, #72	; 0x48
 80013b8:	bd10      	pop	{r4, pc}
	...

080013bc <main>:
{
 80013bc:	b530      	push	{r4, r5, lr}
 80013be:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80013c0:	f7fe ff40 	bl	8000244 <HAL_Init>
  SystemClock_Config();
 80013c4:	f7ff ffd4 	bl	8001370 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	2214      	movs	r2, #20
 80013ca:	2100      	movs	r1, #0
 80013cc:	a803      	add	r0, sp, #12
 80013ce:	f000 fa98 	bl	8001902 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	2080      	movs	r0, #128	; 0x80
 80013d4:	4b4a      	ldr	r3, [pc, #296]	; (8001500 <main+0x144>)
 80013d6:	0280      	lsls	r0, r0, #10
 80013d8:	6959      	ldr	r1, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80013da:	4c4a      	ldr	r4, [pc, #296]	; (8001504 <main+0x148>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013dc:	4301      	orrs	r1, r0
 80013de:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e2:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e4:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80013e8:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	9201      	str	r2, [sp, #4]
 80013ec:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80013f0:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f2:	430a      	orrs	r2, r1
 80013f4:	615a      	str	r2, [r3, #20]
 80013f6:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80013f8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	400b      	ands	r3, r1
 80013fc:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80013fe:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001402:	f7ff fab3 	bl	800096c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8001406:	2200      	movs	r2, #0
 8001408:	21f9      	movs	r1, #249	; 0xf9
 800140a:	483f      	ldr	r0, [pc, #252]	; (8001508 <main+0x14c>)
 800140c:	f7ff faae 	bl	800096c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001410:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001414:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	a903      	add	r1, sp, #12
 800141a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001422:	f7ff f9f9 	bl	8000818 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8001426:	23f9      	movs	r3, #249	; 0xf9
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001428:	4837      	ldr	r0, [pc, #220]	; (8001508 <main+0x14c>)
 800142a:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 800142c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001434:	f7ff f9f0 	bl	8000818 <HAL_GPIO_Init>
  hcan.Instance = CAN;
 8001438:	4834      	ldr	r0, [pc, #208]	; (800150c <main+0x150>)
 800143a:	4b35      	ldr	r3, [pc, #212]	; (8001510 <main+0x154>)
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800143c:	6084      	str	r4, [r0, #8]
  hcan.Instance = CAN;
 800143e:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 4;
 8001440:	2304      	movs	r3, #4
 8001442:	6043      	str	r3, [r0, #4]
  hcan.Init.BS1 = CAN_BS1_13TQ;
 8001444:	23c0      	movs	r3, #192	; 0xc0
 8001446:	031b      	lsls	r3, r3, #12
 8001448:	6103      	str	r3, [r0, #16]
  hcan.Init.BS2 = CAN_BS2_2TQ;
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	035b      	lsls	r3, r3, #13
  hcan.Init.SJW = CAN_SJW_1TQ;
 800144e:	60c4      	str	r4, [r0, #12]
  hcan.Init.BS2 = CAN_BS2_2TQ;
 8001450:	6143      	str	r3, [r0, #20]
  hcan.Init.TTCM = DISABLE;
 8001452:	6184      	str	r4, [r0, #24]
  hcan.Init.ABOM = ENABLE;
 8001454:	61c5      	str	r5, [r0, #28]
  hcan.Init.AWUM = ENABLE;
 8001456:	6205      	str	r5, [r0, #32]
  hcan.Init.NART = DISABLE;
 8001458:	6244      	str	r4, [r0, #36]	; 0x24
  hcan.Init.RFLM = DISABLE;
 800145a:	6284      	str	r4, [r0, #40]	; 0x28
  hcan.Init.TXFP = DISABLE;
 800145c:	62c4      	str	r4, [r0, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800145e:	f7fe ff0f 	bl	8000280 <HAL_CAN_Init>
 8001462:	42a0      	cmp	r0, r4
 8001464:	d001      	beq.n	800146a <main+0xae>
    Error_Handler();
 8001466:	f7ff ff73 	bl	8001350 <Error_Handler>
  hspi1.Instance = SPI1;
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <main+0x158>)
 800146c:	4a2a      	ldr	r2, [pc, #168]	; (8001518 <main+0x15c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800146e:	6098      	str	r0, [r3, #8]
  hspi1.Instance = SPI1;
 8001470:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001472:	2282      	movs	r2, #130	; 0x82
 8001474:	0052      	lsls	r2, r2, #1
 8001476:	605a      	str	r2, [r3, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001478:	22e0      	movs	r2, #224	; 0xe0
 800147a:	00d2      	lsls	r2, r2, #3
 800147c:	60da      	str	r2, [r3, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800147e:	2280      	movs	r2, #128	; 0x80
 8001480:	0092      	lsls	r2, r2, #2
 8001482:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001484:	3af1      	subs	r2, #241	; 0xf1
 8001486:	3aff      	subs	r2, #255	; 0xff
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001488:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800148a:	6158      	str	r0, [r3, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800148c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800148e:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001490:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001492:	6298      	str	r0, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001494:	3a09      	subs	r2, #9
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001496:	6318      	str	r0, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001498:	6358      	str	r0, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800149a:	0018      	movs	r0, r3
  hspi1.Init.CRCPolynomial = 7;
 800149c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800149e:	f7ff fe1f 	bl	80010e0 <HAL_SPI_Init>
 80014a2:	1e05      	subs	r5, r0, #0
 80014a4:	d1df      	bne.n	8001466 <main+0xaa>
  if(SPI_USE == 1)
 80014a6:	4b1d      	ldr	r3, [pc, #116]	; (800151c <main+0x160>)
 80014a8:	681c      	ldr	r4, [r3, #0]
 80014aa:	2c01      	cmp	r4, #1
 80014ac:	d11d      	bne.n	80014ea <main+0x12e>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80014ae:	2180      	movs	r1, #128	; 0x80
 80014b0:	2090      	movs	r0, #144	; 0x90
 80014b2:	0022      	movs	r2, r4
 80014b4:	00c9      	lsls	r1, r1, #3
 80014b6:	05c0      	lsls	r0, r0, #23
 80014b8:	f7ff fa58 	bl	800096c <HAL_GPIO_WritePin>
	  nano_wait(10000);
 80014bc:	4818      	ldr	r0, [pc, #96]	; (8001520 <main+0x164>)
 80014be:	f7ff ff42 	bl	8001346 <nano_wait>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80014c2:	2090      	movs	r0, #144	; 0x90
 80014c4:	002a      	movs	r2, r5
 80014c6:	2108      	movs	r1, #8
 80014c8:	05c0      	lsls	r0, r0, #23
 80014ca:	f7ff fa4f 	bl	800096c <HAL_GPIO_WritePin>
	  nano_wait(10000);
 80014ce:	4814      	ldr	r0, [pc, #80]	; (8001520 <main+0x164>)
 80014d0:	f7ff ff39 	bl	8001346 <nano_wait>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80014d4:	2090      	movs	r0, #144	; 0x90
 80014d6:	0022      	movs	r2, r4
 80014d8:	2108      	movs	r1, #8
 80014da:	05c0      	lsls	r0, r0, #23
 80014dc:	f7ff fa46 	bl	800096c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80014e0:	002a      	movs	r2, r5
 80014e2:	0021      	movs	r1, r4
 80014e4:	4808      	ldr	r0, [pc, #32]	; (8001508 <main+0x14c>)
 80014e6:	f7ff fa41 	bl	800096c <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 80014ea:	2480      	movs	r4, #128	; 0x80
 80014ec:	0224      	lsls	r4, r4, #8
 80014ee:	2090      	movs	r0, #144	; 0x90
 80014f0:	0021      	movs	r1, r4
 80014f2:	05c0      	lsls	r0, r0, #23
 80014f4:	f7ff fa40 	bl	8000978 <HAL_GPIO_TogglePin>
			nano_wait(10000000);
 80014f8:	480a      	ldr	r0, [pc, #40]	; (8001524 <main+0x168>)
 80014fa:	f7ff ff24 	bl	8001346 <nano_wait>
 80014fe:	e7f6      	b.n	80014ee <main+0x132>
 8001500:	40021000 	.word	0x40021000
 8001504:	0000841f 	.word	0x0000841f
 8001508:	48000400 	.word	0x48000400
 800150c:	20000028 	.word	0x20000028
 8001510:	40006400 	.word	0x40006400
 8001514:	20000070 	.word	0x20000070
 8001518:	40013000 	.word	0x40013000
 800151c:	20000020 	.word	0x20000020
 8001520:	00002710 	.word	0x00002710
 8001524:	00989680 	.word	0x00989680

08001528 <HAL_CAN_RxCpltCallback>:
{
 8001528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800152a:	2180      	movs	r1, #128	; 0x80
{
 800152c:	0006      	movs	r6, r0
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800152e:	2090      	movs	r0, #144	; 0x90
 8001530:	2201      	movs	r2, #1
 8001532:	0209      	lsls	r1, r1, #8
 8001534:	05c0      	lsls	r0, r0, #23
 8001536:	f7ff fa19 	bl	800096c <HAL_GPIO_WritePin>
	if((hcan->pRxMsg->StdId == 0x204))
 800153a:	2281      	movs	r2, #129	; 0x81
 800153c:	6b73      	ldr	r3, [r6, #52]	; 0x34
 800153e:	0092      	lsls	r2, r2, #2
 8001540:	6819      	ldr	r1, [r3, #0]
 8001542:	4291      	cmp	r1, r2
 8001544:	d135      	bne.n	80015b2 <HAL_CAN_RxCpltCallback+0x8a>
		if((sol_byte & 0x01) == ((sol_byte>>4) & 0x01))
 8001546:	2501      	movs	r5, #1
		sol_byte = hcan->pRxMsg->Data[0];
 8001548:	7d1b      	ldrb	r3, [r3, #20]
 800154a:	4c54      	ldr	r4, [pc, #336]	; (800169c <HAL_CAN_RxCpltCallback+0x174>)
		if((sol_byte & 0x01) == ((sol_byte>>4) & 0x01))
 800154c:	091a      	lsrs	r2, r3, #4
 800154e:	405a      	eors	r2, r3
		sol_byte = hcan->pRxMsg->Data[0];
 8001550:	7023      	strb	r3, [r4, #0]
		if((sol_byte & 0x01) == ((sol_byte>>4) & 0x01))
 8001552:	422a      	tst	r2, r5
 8001554:	d02d      	beq.n	80015b2 <HAL_CAN_RxCpltCallback+0x8a>
		else if(((sol_byte>>1) & 0x01) == ((sol_byte>>5) & 0x01))
 8001556:	085a      	lsrs	r2, r3, #1
 8001558:	0959      	lsrs	r1, r3, #5
 800155a:	404a      	eors	r2, r1
 800155c:	422a      	tst	r2, r5
 800155e:	d028      	beq.n	80015b2 <HAL_CAN_RxCpltCallback+0x8a>
		else if(((sol_byte>>2) & 0x01) == ((sol_byte>>6) & 0x01))
 8001560:	089a      	lsrs	r2, r3, #2
 8001562:	0999      	lsrs	r1, r3, #6
 8001564:	404a      	eors	r2, r1
 8001566:	422a      	tst	r2, r5
 8001568:	d023      	beq.n	80015b2 <HAL_CAN_RxCpltCallback+0x8a>
		else if(((sol_byte>>3) & 0x01) == ((sol_byte>>7) & 0x01))
 800156a:	08da      	lsrs	r2, r3, #3
 800156c:	09db      	lsrs	r3, r3, #7
 800156e:	4053      	eors	r3, r2
 8001570:	422b      	tst	r3, r5
 8001572:	d01e      	beq.n	80015b2 <HAL_CAN_RxCpltCallback+0x8a>
			if(SPI_USE == 1)
 8001574:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <HAL_CAN_RxCpltCallback+0x178>)
 8001576:	681f      	ldr	r7, [r3, #0]
 8001578:	42af      	cmp	r7, r5
 800157a:	d122      	bne.n	80015c2 <HAL_CAN_RxCpltCallback+0x9a>
				HAL_SPI_Transmit(&hspi1, &sol_byte, 1, HAL_MAX_DELAY);
 800157c:	2301      	movs	r3, #1
 800157e:	003a      	movs	r2, r7
 8001580:	425b      	negs	r3, r3
 8001582:	0021      	movs	r1, r4
 8001584:	4847      	ldr	r0, [pc, #284]	; (80016a4 <HAL_CAN_RxCpltCallback+0x17c>)
 8001586:	f7ff fe09 	bl	800119c <HAL_SPI_Transmit>
				nano_wait(1000);
 800158a:	20fa      	movs	r0, #250	; 0xfa
 800158c:	0080      	lsls	r0, r0, #2
 800158e:	f7ff feda 	bl	8001346 <nano_wait>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //R_CLK for shift register
 8001592:	2090      	movs	r0, #144	; 0x90
 8001594:	003a      	movs	r2, r7
 8001596:	2110      	movs	r1, #16
 8001598:	05c0      	lsls	r0, r0, #23
 800159a:	f7ff f9e7 	bl	800096c <HAL_GPIO_WritePin>
				nano_wait(1000);
 800159e:	20fa      	movs	r0, #250	; 0xfa
 80015a0:	0080      	lsls	r0, r0, #2
 80015a2:	f7ff fed0 	bl	8001346 <nano_wait>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);// R_CLK for shift register
 80015a6:	2200      	movs	r2, #0
 80015a8:	2110      	movs	r1, #16
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //GPIO 7 SET
 80015aa:	2090      	movs	r0, #144	; 0x90
 80015ac:	05c0      	lsls	r0, r0, #23
 80015ae:	f7ff f9dd 	bl	800096c <HAL_GPIO_WritePin>
	if (HAL_CAN_Receive_IT(hcan, CAN_FIFO0) != HAL_OK)
 80015b2:	2100      	movs	r1, #0
 80015b4:	0030      	movs	r0, r6
 80015b6:	f7fe ff01 	bl	80003bc <HAL_CAN_Receive_IT>
 80015ba:	2800      	cmp	r0, #0
 80015bc:	d06c      	beq.n	8001698 <HAL_CAN_RxCpltCallback+0x170>
		Error_Handler();
 80015be:	f7ff fec7 	bl	8001350 <Error_Handler>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); //GPIO 0 RESET
 80015c2:	2200      	movs	r2, #0
 80015c4:	2180      	movs	r1, #128	; 0x80
 80015c6:	4838      	ldr	r0, [pc, #224]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 80015c8:	f7ff f9d0 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); //GPIO 1 RESET
 80015cc:	2200      	movs	r2, #0
 80015ce:	2140      	movs	r1, #64	; 0x40
 80015d0:	4835      	ldr	r0, [pc, #212]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 80015d2:	f7ff f9cb 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); //GPIO 2 RESET
 80015d6:	2200      	movs	r2, #0
 80015d8:	2110      	movs	r1, #16
 80015da:	4833      	ldr	r0, [pc, #204]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 80015dc:	f7ff f9c6 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); //GPIO 3 RESET
 80015e0:	2200      	movs	r2, #0
 80015e2:	2108      	movs	r1, #8
 80015e4:	4830      	ldr	r0, [pc, #192]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 80015e6:	f7ff f9c1 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //GPIO 4 RESET
 80015ea:	2200      	movs	r2, #0
 80015ec:	2120      	movs	r1, #32
 80015ee:	482e      	ldr	r0, [pc, #184]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 80015f0:	f7ff f9bc 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); //GPIO 5 RESET
 80015f4:	2090      	movs	r0, #144	; 0x90
 80015f6:	2200      	movs	r2, #0
 80015f8:	0029      	movs	r1, r5
 80015fa:	05c0      	lsls	r0, r0, #23
 80015fc:	f7ff f9b6 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); //GPIO 6 RESET
 8001600:	2090      	movs	r0, #144	; 0x90
 8001602:	2200      	movs	r2, #0
 8001604:	2102      	movs	r1, #2
 8001606:	05c0      	lsls	r0, r0, #23
 8001608:	f7ff f9b0 	bl	800096c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); //GPIO 7 RESET
 800160c:	2090      	movs	r0, #144	; 0x90
 800160e:	2200      	movs	r2, #0
 8001610:	2104      	movs	r1, #4
 8001612:	05c0      	lsls	r0, r0, #23
 8001614:	f7ff f9aa 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x01) == 0x01)
 8001618:	7823      	ldrb	r3, [r4, #0]
 800161a:	422b      	tst	r3, r5
 800161c:	d004      	beq.n	8001628 <HAL_CAN_RxCpltCallback+0x100>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); //GPIO 0 SET
 800161e:	002a      	movs	r2, r5
 8001620:	2180      	movs	r1, #128	; 0x80
 8001622:	4821      	ldr	r0, [pc, #132]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 8001624:	f7ff f9a2 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x02) == 0x02)
 8001628:	7823      	ldrb	r3, [r4, #0]
 800162a:	079b      	lsls	r3, r3, #30
 800162c:	d504      	bpl.n	8001638 <HAL_CAN_RxCpltCallback+0x110>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); //GPIO 1 SET
 800162e:	2201      	movs	r2, #1
 8001630:	2140      	movs	r1, #64	; 0x40
 8001632:	481d      	ldr	r0, [pc, #116]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 8001634:	f7ff f99a 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x04) == 0x04)
 8001638:	7823      	ldrb	r3, [r4, #0]
 800163a:	075b      	lsls	r3, r3, #29
 800163c:	d504      	bpl.n	8001648 <HAL_CAN_RxCpltCallback+0x120>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //GPIO 2 SET
 800163e:	2201      	movs	r2, #1
 8001640:	2110      	movs	r1, #16
 8001642:	4819      	ldr	r0, [pc, #100]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 8001644:	f7ff f992 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x08) == 0x08)
 8001648:	2108      	movs	r1, #8
 800164a:	7823      	ldrb	r3, [r4, #0]
 800164c:	420b      	tst	r3, r1
 800164e:	d003      	beq.n	8001658 <HAL_CAN_RxCpltCallback+0x130>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET); //GPIO 3 SET
 8001650:	2201      	movs	r2, #1
 8001652:	4815      	ldr	r0, [pc, #84]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 8001654:	f7ff f98a 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x10) == 0x10)
 8001658:	7823      	ldrb	r3, [r4, #0]
 800165a:	06db      	lsls	r3, r3, #27
 800165c:	d504      	bpl.n	8001668 <HAL_CAN_RxCpltCallback+0x140>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET); //GPIO 4 SET
 800165e:	2201      	movs	r2, #1
 8001660:	2120      	movs	r1, #32
 8001662:	4811      	ldr	r0, [pc, #68]	; (80016a8 <HAL_CAN_RxCpltCallback+0x180>)
 8001664:	f7ff f982 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x20) == 0x20)
 8001668:	7823      	ldrb	r3, [r4, #0]
 800166a:	069b      	lsls	r3, r3, #26
 800166c:	d505      	bpl.n	800167a <HAL_CAN_RxCpltCallback+0x152>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); //GPIO 5 SET
 800166e:	2201      	movs	r2, #1
 8001670:	2090      	movs	r0, #144	; 0x90
 8001672:	0011      	movs	r1, r2
 8001674:	05c0      	lsls	r0, r0, #23
 8001676:	f7ff f979 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x40) == 0x40)
 800167a:	7823      	ldrb	r3, [r4, #0]
 800167c:	065b      	lsls	r3, r3, #25
 800167e:	d505      	bpl.n	800168c <HAL_CAN_RxCpltCallback+0x164>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); //GPIO 6 SET
 8001680:	2090      	movs	r0, #144	; 0x90
 8001682:	2201      	movs	r2, #1
 8001684:	2102      	movs	r1, #2
 8001686:	05c0      	lsls	r0, r0, #23
 8001688:	f7ff f970 	bl	800096c <HAL_GPIO_WritePin>
				if((sol_byte & 0x10) == 0x10)
 800168c:	7823      	ldrb	r3, [r4, #0]
 800168e:	06db      	lsls	r3, r3, #27
 8001690:	d58f      	bpl.n	80015b2 <HAL_CAN_RxCpltCallback+0x8a>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); //GPIO 7 SET
 8001692:	2201      	movs	r2, #1
 8001694:	2104      	movs	r1, #4
 8001696:	e788      	b.n	80015aa <HAL_CAN_RxCpltCallback+0x82>
}
 8001698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800169a:	46c0      	nop			; (mov r8, r8)
 800169c:	2000006c 	.word	0x2000006c
 80016a0:	20000020 	.word	0x20000020
 80016a4:	20000070 	.word	0x20000070
 80016a8:	48000400 	.word	0x48000400

080016ac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ac:	2001      	movs	r0, #1
 80016ae:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <HAL_MspInit+0x2c>)
{
 80016b0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	6999      	ldr	r1, [r3, #24]
 80016b4:	4301      	orrs	r1, r0
 80016b6:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b8:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ba:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016bc:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	4002      	ands	r2, r0
 80016c0:	9200      	str	r2, [sp, #0]
 80016c2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c4:	69da      	ldr	r2, [r3, #28]
 80016c6:	430a      	orrs	r2, r1
 80016c8:	61da      	str	r2, [r3, #28]
 80016ca:	69db      	ldr	r3, [r3, #28]
 80016cc:	400b      	ands	r3, r1
 80016ce:	9301      	str	r3, [sp, #4]
 80016d0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d2:	b002      	add	sp, #8
 80016d4:	4770      	bx	lr
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80016dc:	b510      	push	{r4, lr}
 80016de:	0004      	movs	r4, r0
 80016e0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e2:	2214      	movs	r2, #20
 80016e4:	2100      	movs	r1, #0
 80016e6:	a803      	add	r0, sp, #12
 80016e8:	f000 f90b 	bl	8001902 <memset>
  if(hcan->Instance==CAN)
 80016ec:	4b17      	ldr	r3, [pc, #92]	; (800174c <HAL_CAN_MspInit+0x70>)
 80016ee:	6822      	ldr	r2, [r4, #0]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d128      	bne.n	8001746 <HAL_CAN_MspInit+0x6a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80016f4:	2080      	movs	r0, #128	; 0x80
 80016f6:	4b16      	ldr	r3, [pc, #88]	; (8001750 <HAL_CAN_MspInit+0x74>)
 80016f8:	0480      	lsls	r0, r0, #18
 80016fa:	69d9      	ldr	r1, [r3, #28]
 80016fc:	4301      	orrs	r1, r0
 80016fe:	61d9      	str	r1, [r3, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001700:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001702:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	0289      	lsls	r1, r1, #10
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001706:	4002      	ands	r2, r0
 8001708:	9201      	str	r2, [sp, #4]
 800170a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170c:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001710:	430a      	orrs	r2, r1
 8001712:	615a      	str	r2, [r3, #20]
 8001714:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001718:	400b      	ands	r3, r1
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800171e:	23c0      	movs	r3, #192	; 0xc0
 8001720:	015b      	lsls	r3, r3, #5
 8001722:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001728:	3301      	adds	r3, #1
 800172a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800172e:	3301      	adds	r3, #1
 8001730:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001732:	f7ff f871 	bl	8000818 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	201e      	movs	r0, #30
 800173a:	0011      	movs	r1, r2
 800173c:	f7ff f818 	bl	8000770 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8001740:	201e      	movs	r0, #30
 8001742:	f7ff f845 	bl	80007d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001746:	b008      	add	sp, #32
 8001748:	bd10      	pop	{r4, pc}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	40006400 	.word	0x40006400
 8001750:	40021000 	.word	0x40021000

08001754 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001754:	b510      	push	{r4, lr}
 8001756:	0004      	movs	r4, r0
 8001758:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175a:	2214      	movs	r2, #20
 800175c:	2100      	movs	r1, #0
 800175e:	a803      	add	r0, sp, #12
 8001760:	f000 f8cf 	bl	8001902 <memset>
  if(hspi->Instance==SPI1)
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <HAL_SPI_MspInit+0x58>)
 8001766:	6822      	ldr	r2, [r4, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d11d      	bne.n	80017a8 <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800176c:	2080      	movs	r0, #128	; 0x80
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <HAL_SPI_MspInit+0x5c>)
 8001770:	0140      	lsls	r0, r0, #5
 8001772:	6999      	ldr	r1, [r3, #24]
 8001774:	4301      	orrs	r1, r0
 8001776:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001778:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 800177a:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_SPI1_CLK_ENABLE();
 800177e:	4002      	ands	r2, r0
 8001780:	9201      	str	r2, [sp, #4]
 8001782:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001784:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001786:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001788:	430a      	orrs	r2, r1
 800178a:	615a      	str	r2, [r3, #20]
 800178c:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	400b      	ands	r3, r1
 8001792:	9302      	str	r3, [sp, #8]
 8001794:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001796:	23e0      	movs	r3, #224	; 0xe0
 8001798:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179a:	3bde      	subs	r3, #222	; 0xde
 800179c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a0:	3301      	adds	r3, #1
 80017a2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f7ff f838 	bl	8000818 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80017a8:	b008      	add	sp, #32
 80017aa:	bd10      	pop	{r4, pc}
 80017ac:	40013000 	.word	0x40013000
 80017b0:	40021000 	.word	0x40021000

080017b4 <NMI_Handler>:
 80017b4:	4770      	bx	lr

080017b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b6:	e7fe      	b.n	80017b6 <HardFault_Handler>

080017b8 <SVC_Handler>:
 80017b8:	4770      	bx	lr

080017ba <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ba:	4770      	bx	lr

080017bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017bc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017be:	f7fe fd51 	bl	8000264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c2:	bd10      	pop	{r4, pc}

080017c4 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 80017c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80017c6:	4802      	ldr	r0, [pc, #8]	; (80017d0 <CEC_CAN_IRQHandler+0xc>)
 80017c8:	f7fe fee0 	bl	800058c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 80017cc:	bd10      	pop	{r4, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	20000028 	.word	0x20000028

080017d4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80017d4:	2101      	movs	r1, #1
 80017d6:	4b11      	ldr	r3, [pc, #68]	; (800181c <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80017d8:	4811      	ldr	r0, [pc, #68]	; (8001820 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	4002      	ands	r2, r0
 80017e4:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	480e      	ldr	r0, [pc, #56]	; (8001824 <SystemInit+0x50>)
 80017ea:	4002      	ands	r2, r0
 80017ec:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	480d      	ldr	r0, [pc, #52]	; (8001828 <SystemInit+0x54>)
 80017f2:	4002      	ands	r2, r0
 80017f4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	480c      	ldr	r0, [pc, #48]	; (800182c <SystemInit+0x58>)
 80017fa:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80017fc:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80017fe:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001802:	4382      	bics	r2, r0
 8001804:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
 8001806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001808:	4809      	ldr	r0, [pc, #36]	; (8001830 <SystemInit+0x5c>)
 800180a:	4002      	ands	r2, r0
 800180c:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800180e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001810:	438a      	bics	r2, r1
 8001812:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]

}
 8001818:	4770      	bx	lr
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	40021000 	.word	0x40021000
 8001820:	08ffb80c 	.word	0x08ffb80c
 8001824:	fef6ffff 	.word	0xfef6ffff
 8001828:	fffbffff 	.word	0xfffbffff
 800182c:	ffc0ffff 	.word	0xffc0ffff
 8001830:	fffffe2c 	.word	0xfffffe2c

08001834 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001834:	4813      	ldr	r0, [pc, #76]	; (8001884 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001836:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001838:	2004      	movs	r0, #4
    LDR R1, [R0]
 800183a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800183c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800183e:	221f      	movs	r2, #31
    CMP R1, R2
 8001840:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001842:	d105      	bne.n	8001850 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001844:	4810      	ldr	r0, [pc, #64]	; (8001888 <LoopForever+0x6>)
    LDR R1,=0x00000001
 8001846:	2101      	movs	r1, #1
    STR R1, [R0]
 8001848:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800184a:	4810      	ldr	r0, [pc, #64]	; (800188c <LoopForever+0xa>)
    LDR R1,=0x00000000
 800184c:	2100      	movs	r1, #0
    STR R1, [R0]
 800184e:	6001      	str	r1, [r0, #0]

08001850 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001850:	480f      	ldr	r0, [pc, #60]	; (8001890 <LoopForever+0xe>)
  ldr r1, =_edata
 8001852:	4910      	ldr	r1, [pc, #64]	; (8001894 <LoopForever+0x12>)
  ldr r2, =_sidata
 8001854:	4a10      	ldr	r2, [pc, #64]	; (8001898 <LoopForever+0x16>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001858:	e002      	b.n	8001860 <LoopCopyDataInit>

0800185a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800185a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800185c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185e:	3304      	adds	r3, #4

08001860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001864:	d3f9      	bcc.n	800185a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001866:	4a0d      	ldr	r2, [pc, #52]	; (800189c <LoopForever+0x1a>)
  ldr r4, =_ebss
 8001868:	4c0d      	ldr	r4, [pc, #52]	; (80018a0 <LoopForever+0x1e>)
  movs r3, #0
 800186a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800186c:	e001      	b.n	8001872 <LoopFillZerobss>

0800186e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001870:	3204      	adds	r2, #4

08001872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001874:	d3fb      	bcc.n	800186e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001876:	f7ff ffad 	bl	80017d4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800187a:	f000 f815 	bl	80018a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800187e:	f7ff fd9d 	bl	80013bc <main>

08001882 <LoopForever>:

LoopForever:
    b LoopForever
 8001882:	e7fe      	b.n	8001882 <LoopForever>
  ldr   r0, =_estack
 8001884:	20001800 	.word	0x20001800
    LDR R0,=0x40021018
 8001888:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 800188c:	40010000 	.word	0x40010000
  ldr r0, =_sdata
 8001890:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001894:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001898:	08001964 	.word	0x08001964
  ldr r2, =_sbss
 800189c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80018a0:	200000d4 	.word	0x200000d4

080018a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018a4:	e7fe      	b.n	80018a4 <ADC1_IRQHandler>
	...

080018a8 <__libc_init_array>:
 80018a8:	b570      	push	{r4, r5, r6, lr}
 80018aa:	2600      	movs	r6, #0
 80018ac:	4d0c      	ldr	r5, [pc, #48]	; (80018e0 <__libc_init_array+0x38>)
 80018ae:	4c0d      	ldr	r4, [pc, #52]	; (80018e4 <__libc_init_array+0x3c>)
 80018b0:	1b64      	subs	r4, r4, r5
 80018b2:	10a4      	asrs	r4, r4, #2
 80018b4:	42a6      	cmp	r6, r4
 80018b6:	d109      	bne.n	80018cc <__libc_init_array+0x24>
 80018b8:	2600      	movs	r6, #0
 80018ba:	f000 f82b 	bl	8001914 <_init>
 80018be:	4d0a      	ldr	r5, [pc, #40]	; (80018e8 <__libc_init_array+0x40>)
 80018c0:	4c0a      	ldr	r4, [pc, #40]	; (80018ec <__libc_init_array+0x44>)
 80018c2:	1b64      	subs	r4, r4, r5
 80018c4:	10a4      	asrs	r4, r4, #2
 80018c6:	42a6      	cmp	r6, r4
 80018c8:	d105      	bne.n	80018d6 <__libc_init_array+0x2e>
 80018ca:	bd70      	pop	{r4, r5, r6, pc}
 80018cc:	00b3      	lsls	r3, r6, #2
 80018ce:	58eb      	ldr	r3, [r5, r3]
 80018d0:	4798      	blx	r3
 80018d2:	3601      	adds	r6, #1
 80018d4:	e7ee      	b.n	80018b4 <__libc_init_array+0xc>
 80018d6:	00b3      	lsls	r3, r6, #2
 80018d8:	58eb      	ldr	r3, [r5, r3]
 80018da:	4798      	blx	r3
 80018dc:	3601      	adds	r6, #1
 80018de:	e7f2      	b.n	80018c6 <__libc_init_array+0x1e>
 80018e0:	0800195c 	.word	0x0800195c
 80018e4:	0800195c 	.word	0x0800195c
 80018e8:	0800195c 	.word	0x0800195c
 80018ec:	08001960 	.word	0x08001960

080018f0 <memcpy>:
 80018f0:	2300      	movs	r3, #0
 80018f2:	b510      	push	{r4, lr}
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d100      	bne.n	80018fa <memcpy+0xa>
 80018f8:	bd10      	pop	{r4, pc}
 80018fa:	5ccc      	ldrb	r4, [r1, r3]
 80018fc:	54c4      	strb	r4, [r0, r3]
 80018fe:	3301      	adds	r3, #1
 8001900:	e7f8      	b.n	80018f4 <memcpy+0x4>

08001902 <memset>:
 8001902:	0003      	movs	r3, r0
 8001904:	1882      	adds	r2, r0, r2
 8001906:	4293      	cmp	r3, r2
 8001908:	d100      	bne.n	800190c <memset+0xa>
 800190a:	4770      	bx	lr
 800190c:	7019      	strb	r1, [r3, #0]
 800190e:	3301      	adds	r3, #1
 8001910:	e7f9      	b.n	8001906 <memset+0x4>
	...

08001914 <_init>:
 8001914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001916:	46c0      	nop			; (mov r8, r8)
 8001918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800191a:	bc08      	pop	{r3}
 800191c:	469e      	mov	lr, r3
 800191e:	4770      	bx	lr

08001920 <_fini>:
 8001920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001926:	bc08      	pop	{r3}
 8001928:	469e      	mov	lr, r3
 800192a:	4770      	bx	lr
