

================================================================
== Vitis HLS Report for 'xFThreshold_5_1080_1920_5_1_12_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:24 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.676 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2077921|  2077921| 13.853 ms | 13.853 ms |  2077921|  2077921|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + Col_Loop  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     125|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|     113|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     113|     269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |col_1_fu_155_p2                   |     +    |   0|  0|  18|          11|           1|
    |row_1_fu_144_p2                   |     +    |   0|  0|  18|          11|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln246_fu_139_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln252_fu_150_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln890_fu_165_p2              |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |select_ln267_fu_170_p3            |  select  |   0|  0|  31|           1|          31|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 125|          84|          94|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |col_reg_124              |   9|          2|   11|         22|
    |img_height_blk_n         |   9|          2|    1|          2|
    |img_height_out_blk_n     |   9|          2|    1|          2|
    |img_width_blk_n          |   9|          2|    1|          2|
    |img_width_out_blk_n      |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |row_reg_113              |   9|          2|   11|         22|
    |score_47_blk_n           |   9|          2|    1|          2|
    |thresh_48_blk_n          |   9|          2|    1|          2|
    |threshold_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         31|   34|         71|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |col_reg_124                       |  11|   0|   11|          0|
    |icmp_ln252_reg_206                |   1|   0|    1|          0|
    |icmp_ln252_reg_206_pp0_iter1_reg  |   1|   0|    1|          0|
    |img_height_read_reg_182           |  11|   0|   11|          0|
    |img_width_read_reg_187            |  11|   0|   11|          0|
    |row_1_reg_201                     |  11|   0|   11|          0|
    |row_reg_113                       |  11|   0|   11|          0|
    |select_ln267_reg_215              |  31|   0|   31|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |zext_ln161_reg_192                |  16|   0|   32|         16|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 113|   0|  129|         16|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|ap_done                | out |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|start_out              | out |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|start_write            | out |    1| ap_ctrl_hs | xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> | return value |
|score_47_dout          |  in |   32|   ap_fifo  |                  score_47                  |    pointer   |
|score_47_empty_n       |  in |    1|   ap_fifo  |                  score_47                  |    pointer   |
|score_47_read          | out |    1|   ap_fifo  |                  score_47                  |    pointer   |
|thresh_48_din          | out |   32|   ap_fifo  |                  thresh_48                 |    pointer   |
|thresh_48_full_n       |  in |    1|   ap_fifo  |                  thresh_48                 |    pointer   |
|thresh_48_write        | out |    1|   ap_fifo  |                  thresh_48                 |    pointer   |
|threshold_dout         |  in |   16|   ap_fifo  |                  threshold                 |    pointer   |
|threshold_empty_n      |  in |    1|   ap_fifo  |                  threshold                 |    pointer   |
|threshold_read         | out |    1|   ap_fifo  |                  threshold                 |    pointer   |
|img_height_dout        |  in |   11|   ap_fifo  |                 img_height                 |    pointer   |
|img_height_empty_n     |  in |    1|   ap_fifo  |                 img_height                 |    pointer   |
|img_height_read        | out |    1|   ap_fifo  |                 img_height                 |    pointer   |
|img_width_dout         |  in |   11|   ap_fifo  |                  img_width                 |    pointer   |
|img_width_empty_n      |  in |    1|   ap_fifo  |                  img_width                 |    pointer   |
|img_width_read         | out |    1|   ap_fifo  |                  img_width                 |    pointer   |
|img_height_out_din     | out |   11|   ap_fifo  |               img_height_out               |    pointer   |
|img_height_out_full_n  |  in |    1|   ap_fifo  |               img_height_out               |    pointer   |
|img_height_out_write   | out |    1|   ap_fifo  |               img_height_out               |    pointer   |
|img_width_out_din      | out |   11|   ap_fifo  |                img_width_out               |    pointer   |
|img_width_out_full_n   |  in |    1|   ap_fifo  |                img_width_out               |    pointer   |
|img_width_out_write    | out |    1|   ap_fifo  |                img_width_out               |    pointer   |
+-----------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_47, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %threshold, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.90ns)   --->   "%threshold_read = read i16 @_ssdm_op_Read.ap_fifo.i16P, i16 %threshold"   --->   Operation 12 'read' 'threshold_read' <Predicate = true> <Delay = 1.90> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_height" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246]   --->   Operation 13 'read' 'img_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252]   --->   Operation 14 'read' 'img_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_height_out, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 16 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_width_out, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 18 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_47, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i16 %threshold_read"   --->   Operation 21 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%br_ln246 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 22 'br' 'br_ln246' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%row = phi i11, void %entry, i11 %row_1, void %._crit_edge.loopexit.i"   --->   Operation 23 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.94ns)   --->   "%icmp_ln246 = icmp_eq  i11 %row, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 24 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%row_1 = add i11 %row, i11" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 25 'add' 'row_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %.split3.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 26 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln246 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 28 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "%br_ln252 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 29 'br' 'br_ln252' <Predicate = (!icmp_ln246)> <Delay = 0.65>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln503 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 30 'ret' 'ret_ln503' <Predicate = (icmp_ln246)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%col = phi i11, void %.split3.i, i11 %col_1, void %.split.i"   --->   Operation 31 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.94ns)   --->   "%icmp_ln252 = icmp_eq  i11 %col, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 32 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.79ns)   --->   "%col_1 = add i11 %col, i11" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 33 'add' 'col_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %.split.i, void %._crit_edge.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 34 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.24>
ST_4 : Operation 35 [1/1] (1.83ns)   --->   "%tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %score_47" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!icmp_ln252)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i32 %tmp_V" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 36 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln890 = icmp_sgt  i32 %tmp_V, i32 %zext_ln161"   --->   Operation 37 'icmp' 'icmp_ln890' <Predicate = (!icmp_ln252)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln267 = select i1 %icmp_ln890, i31 %trunc_ln155, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:267->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 38 'select' 'select_ln267' <Predicate = (!icmp_ln252)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln252 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 39 'specpipeline' 'specpipeline_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln252 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 41 'specloopname' 'specloopname_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i31 %select_ln267" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 42 'zext' 'zext_ln167' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %thresh_48, i32 %zext_ln167" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 43 'write' 'write_ln167' <Predicate = (!icmp_ln252)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln252)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ score_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ thresh_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
threshold_read          (read             ) [ 0000000]
img_height_read         (read             ) [ 0011111]
img_width_read          (read             ) [ 0011111]
specinterface_ln0       (specinterface    ) [ 0000000]
write_ln503             (write            ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
write_ln503             (write            ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
zext_ln161              (zext             ) [ 0011111]
br_ln246                (br               ) [ 0111111]
row                     (phi              ) [ 0010000]
icmp_ln246              (icmp             ) [ 0011111]
row_1                   (add              ) [ 0111111]
br_ln246                (br               ) [ 0000000]
speclooptripcount_ln246 (speclooptripcount) [ 0000000]
specloopname_ln246      (specloopname     ) [ 0000000]
br_ln252                (br               ) [ 0011111]
ret_ln503               (ret              ) [ 0000000]
col                     (phi              ) [ 0001000]
icmp_ln252              (icmp             ) [ 0011111]
col_1                   (add              ) [ 0011111]
br_ln252                (br               ) [ 0000000]
tmp_V                   (read             ) [ 0000000]
trunc_ln155             (trunc            ) [ 0000000]
icmp_ln890              (icmp             ) [ 0000000]
select_ln267            (select           ) [ 0001010]
specpipeline_ln252      (specpipeline     ) [ 0000000]
speclooptripcount_ln252 (speclooptripcount) [ 0000000]
specloopname_ln252      (specloopname     ) [ 0000000]
zext_ln167              (zext             ) [ 0000000]
write_ln167             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0011111]
br_ln0                  (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="score_47">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_47"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="thresh_48">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_48"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_height_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_width_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="threshold_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="img_height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="img_width_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="11" slack="0"/>
<pin id="81" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln503_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="0" index="2" bw="11" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln503_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln503/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_V_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln167_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="31" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="113" class="1005" name="row_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="1"/>
<pin id="115" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="row_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="col_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="1"/>
<pin id="126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="col_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln161_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln246_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="1"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="row_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln252_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="2"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="col_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln155_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln890_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="3"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln267_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="0" index="2" bw="31" slack="0"/>
<pin id="174" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln267/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln167_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="img_height_read_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="1"/>
<pin id="184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="187" class="1005" name="img_width_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="2"/>
<pin id="189" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="zext_ln161_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="3"/>
<pin id="194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln161 "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln246_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln246 "/>
</bind>
</comp>

<comp id="201" class="1005" name="row_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln252_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln252 "/>
</bind>
</comp>

<comp id="210" class="1005" name="col_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="select_ln267_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="1"/>
<pin id="217" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln267 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="72" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="78" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="66" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="117" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="117" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="128" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="128" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="100" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="161" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="185"><net_src comp="72" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="195"><net_src comp="135" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="200"><net_src comp="139" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="144" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="209"><net_src comp="150" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="155" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="218"><net_src comp="170" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: thresh_48 | {5 }
	Port: img_height_out | {1 }
	Port: img_width_out | {1 }
 - Input state : 
	Port: xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> : score_47 | {4 }
	Port: xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> : threshold | {1 }
	Port: xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> : img_height | {1 }
	Port: xFThreshold<5, 1080, 1920, 5, 1, 12, 1920> : img_width | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln246 : 1
		row_1 : 1
		br_ln246 : 2
	State 3
		icmp_ln252 : 1
		col_1 : 1
		br_ln252 : 2
	State 4
		select_ln267 : 1
	State 5
		write_ln167 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln246_fu_139     |    0    |    13   |
|   icmp   |      icmp_ln252_fu_150     |    0    |    13   |
|          |      icmp_ln890_fu_165     |    0    |    20   |
|----------|----------------------------|---------|---------|
|    add   |        row_1_fu_144        |    0    |    18   |
|          |        col_1_fu_155        |    0    |    18   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln267_fu_170    |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |  threshold_read_read_fu_66 |    0    |    0    |
|   read   | img_height_read_read_fu_72 |    0    |    0    |
|          |  img_width_read_read_fu_78 |    0    |    0    |
|          |      tmp_V_read_fu_100     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln503_write_fu_84  |    0    |    0    |
|   write  |   write_ln503_write_fu_92  |    0    |    0    |
|          |  write_ln167_write_fu_106  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln161_fu_135     |    0    |    0    |
|          |      zext_ln167_fu_178     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln155_fu_161     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   113   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     col_1_reg_210     |   11   |
|      col_reg_124      |   11   |
|   icmp_ln246_reg_197  |    1   |
|   icmp_ln252_reg_206  |    1   |
|img_height_read_reg_182|   11   |
| img_width_read_reg_187|   11   |
|     row_1_reg_201     |   11   |
|      row_reg_113      |   11   |
|  select_ln267_reg_215 |   31   |
|   zext_ln161_reg_192  |   32   |
+-----------------------+--------+
|         Total         |   131  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   113  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   113  |
+-----------+--------+--------+
