{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582710727671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582710727672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 10:52:07 2020 " "Processing started: Wed Feb 26 10:52:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582710727672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582710727672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off resolutiontest -c resolutiontest " "Command: quartus_map --read_settings_files=on --write_settings_files=off resolutiontest -c resolutiontest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582710727672 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1582710728456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div-logicshift " "Found design unit 1: shift_div-logicshift" {  } { { "shift_div.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/shift_div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729279 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div " "Found entity 1: shift_div" {  } { { "shift_div.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/shift_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582710729279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitundertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unitundertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitUnderTest-structural " "Found design unit 1: UnitUnderTest-structural" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729288 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitUnderTest " "Found entity 1: UnitUnderTest" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582710729288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resolutiontest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resolutiontest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resolutiontest-behavorial " "Found design unit 1: resolutiontest-behavorial" {  } { { "resolutiontest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/resolutiontest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""} { "Info" "ISGN_ENTITY_NAME" "1 resolutiontest " "Found entity 1: resolutiontest" {  } { { "resolutiontest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/resolutiontest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitaddersimple.vhd 4 1 " "Found 4 design units, including 1 entities, in source file fourbitaddersimple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitaddersimple-CarryImpl " "Found design unit 1: fourbitaddersimple-CarryImpl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourbitaddersimple-unsigned_impl " "Found design unit 2: fourbitaddersimple-unsigned_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fourbitaddersimple-signed_impl " "Found design unit 3: fourbitaddersimple-signed_impl" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitaddersimple " "Found entity 1: fourbitaddersimple" {  } { { "fourbitaddersimple.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/fourbitaddersimple.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582710729299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnitUnderTest " "Elaborating entity \"UnitUnderTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582710729398 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] UnitUnderTest.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at UnitUnderTest.vhd(15)" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582710729399 "|UnitUnderTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_div shift_div:UUT3 A:logicshift " "Elaborating entity \"shift_div\" using architecture \"A:logicshift\" for hierarchy \"shift_div:UUT3\"" {  } { { "UnitUnderTest.vhd" "UUT3" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582710729437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582710730113 "|UnitUnderTest|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582710730113 "|UnitUnderTest|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582710730113 "|UnitUnderTest|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582710730113 "|UnitUnderTest|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582710730113 "|UnitUnderTest|LEDR[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582710730113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582710730767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730767 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "UnitUnderTest.vhd" "" { Text "C:/DSD/DSD-exercises/Exercise03/VHDL/UnitUnderTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582710730977 "|UnitUnderTest|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1582710730977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582710730977 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582710730977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582710730977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582710731122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 10:52:11 2020 " "Processing ended: Wed Feb 26 10:52:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582710731122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582710731122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582710731122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582710731122 ""}
