|hdmi_top
clk_pixel => video_controller:VIDEO_CONTROLLER_INST.clk_pixel
clk_pixel => av_hdmi_controller:AV_CONTROLLER_INST.clk_pixel
reset => video_controller:VIDEO_CONTROLLER_INST.reset
reset => av_hdmi_controller:AV_CONTROLLER_INST.reset
enc0[0] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[0]
enc0[1] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[1]
enc0[2] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[2]
enc0[3] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[3]
enc0[4] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[4]
enc0[5] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[5]
enc0[6] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[6]
enc0[7] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[7]
enc0[8] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[8]
enc0[9] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc0[9]
enc1[0] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[0]
enc1[1] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[1]
enc1[2] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[2]
enc1[3] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[3]
enc1[4] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[4]
enc1[5] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[5]
enc1[6] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[6]
enc1[7] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[7]
enc1[8] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[8]
enc1[9] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc1[9]
enc2[0] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[0]
enc2[1] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[1]
enc2[2] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[2]
enc2[3] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[3]
enc2[4] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[4]
enc2[5] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[5]
enc2[6] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[6]
enc2[7] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[7]
enc2[8] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[8]
enc2[9] <= av_hdmi_controller:AV_CONTROLLER_INST.tmds_enc2[9]


|hdmi_top|video_controller:VIDEO_CONTROLLER_INST
clk_pixel => vde~reg0.CLK
clk_pixel => c_y[0]~reg0.CLK
clk_pixel => c_y[1]~reg0.CLK
clk_pixel => c_y[2]~reg0.CLK
clk_pixel => c_y[3]~reg0.CLK
clk_pixel => c_y[4]~reg0.CLK
clk_pixel => c_y[5]~reg0.CLK
clk_pixel => c_y[6]~reg0.CLK
clk_pixel => c_y[7]~reg0.CLK
clk_pixel => c_y[8]~reg0.CLK
clk_pixel => c_y[9]~reg0.CLK
clk_pixel => c_y[10]~reg0.CLK
clk_pixel => c_y[11]~reg0.CLK
clk_pixel => c_x[0]~reg0.CLK
clk_pixel => c_x[1]~reg0.CLK
clk_pixel => c_x[2]~reg0.CLK
clk_pixel => c_x[3]~reg0.CLK
clk_pixel => c_x[4]~reg0.CLK
clk_pixel => c_x[5]~reg0.CLK
clk_pixel => c_x[6]~reg0.CLK
clk_pixel => c_x[7]~reg0.CLK
clk_pixel => c_x[8]~reg0.CLK
clk_pixel => c_x[9]~reg0.CLK
clk_pixel => c_x[10]~reg0.CLK
clk_pixel => c_x[11]~reg0.CLK
clk_pixel => c_blue[0]~reg0.CLK
clk_pixel => c_blue[1]~reg0.CLK
clk_pixel => c_blue[2]~reg0.CLK
clk_pixel => c_blue[3]~reg0.CLK
clk_pixel => c_blue[4]~reg0.CLK
clk_pixel => c_blue[5]~reg0.CLK
clk_pixel => c_blue[6]~reg0.CLK
clk_pixel => c_blue[7]~reg0.CLK
clk_pixel => c_green[0]~reg0.CLK
clk_pixel => c_green[1]~reg0.CLK
clk_pixel => c_green[2]~reg0.CLK
clk_pixel => c_green[3]~reg0.CLK
clk_pixel => c_green[4]~reg0.CLK
clk_pixel => c_green[5]~reg0.CLK
clk_pixel => c_green[6]~reg0.CLK
clk_pixel => c_green[7]~reg0.CLK
clk_pixel => c_red[0]~reg0.CLK
clk_pixel => c_red[1]~reg0.CLK
clk_pixel => c_red[2]~reg0.CLK
clk_pixel => c_red[3]~reg0.CLK
clk_pixel => c_red[4]~reg0.CLK
clk_pixel => c_red[5]~reg0.CLK
clk_pixel => c_red[6]~reg0.CLK
clk_pixel => c_red[7]~reg0.CLK
clk_pixel => s_vsync.CLK
clk_pixel => s_hsync.CLK
clk_pixel => s_vde.CLK
clk_pixel => countery[0].CLK
clk_pixel => countery[1].CLK
clk_pixel => countery[2].CLK
clk_pixel => countery[3].CLK
clk_pixel => countery[4].CLK
clk_pixel => countery[5].CLK
clk_pixel => countery[6].CLK
clk_pixel => countery[7].CLK
clk_pixel => countery[8].CLK
clk_pixel => countery[9].CLK
clk_pixel => countery[10].CLK
clk_pixel => countery[11].CLK
clk_pixel => counterx[0].CLK
clk_pixel => counterx[1].CLK
clk_pixel => counterx[2].CLK
clk_pixel => counterx[3].CLK
clk_pixel => counterx[4].CLK
clk_pixel => counterx[5].CLK
clk_pixel => counterx[6].CLK
clk_pixel => counterx[7].CLK
clk_pixel => counterx[8].CLK
clk_pixel => counterx[9].CLK
clk_pixel => counterx[10].CLK
clk_pixel => counterx[11].CLK
reset => c_blue[0]~reg0.ACLR
reset => c_blue[1]~reg0.ACLR
reset => c_blue[2]~reg0.ACLR
reset => c_blue[3]~reg0.ACLR
reset => c_blue[4]~reg0.ACLR
reset => c_blue[5]~reg0.ACLR
reset => c_blue[6]~reg0.ACLR
reset => c_blue[7]~reg0.ACLR
reset => c_green[0]~reg0.ACLR
reset => c_green[1]~reg0.ACLR
reset => c_green[2]~reg0.ACLR
reset => c_green[3]~reg0.ACLR
reset => c_green[4]~reg0.ACLR
reset => c_green[5]~reg0.ACLR
reset => c_green[6]~reg0.ACLR
reset => c_green[7]~reg0.ACLR
reset => c_red[0]~reg0.ACLR
reset => c_red[1]~reg0.ACLR
reset => c_red[2]~reg0.ACLR
reset => c_red[3]~reg0.ACLR
reset => c_red[4]~reg0.ACLR
reset => c_red[5]~reg0.ACLR
reset => c_red[6]~reg0.ACLR
reset => c_red[7]~reg0.ACLR
reset => s_vsync.PRESET
reset => s_hsync.PRESET
reset => s_vde.ACLR
reset => countery[0].ACLR
reset => countery[1].ACLR
reset => countery[2].ACLR
reset => countery[3].ACLR
reset => countery[4].ACLR
reset => countery[5].ACLR
reset => countery[6].ACLR
reset => countery[7].ACLR
reset => countery[8].ACLR
reset => countery[9].ACLR
reset => countery[10].ACLR
reset => countery[11].ACLR
reset => counterx[0].ACLR
reset => counterx[1].ACLR
reset => counterx[2].ACLR
reset => counterx[3].ACLR
reset => counterx[4].ACLR
reset => counterx[5].ACLR
reset => counterx[6].ACLR
reset => counterx[7].ACLR
reset => counterx[8].ACLR
reset => counterx[9].ACLR
reset => counterx[10].ACLR
reset => counterx[11].ACLR
reset => vde~reg0.ENA
reset => c_x[11]~reg0.ENA
reset => c_x[10]~reg0.ENA
reset => c_x[9]~reg0.ENA
reset => c_x[8]~reg0.ENA
reset => c_x[7]~reg0.ENA
reset => c_x[6]~reg0.ENA
reset => c_x[5]~reg0.ENA
reset => c_x[4]~reg0.ENA
reset => c_x[3]~reg0.ENA
reset => c_x[2]~reg0.ENA
reset => c_x[1]~reg0.ENA
reset => c_x[0]~reg0.ENA
reset => c_y[11]~reg0.ENA
reset => c_y[10]~reg0.ENA
reset => c_y[9]~reg0.ENA
reset => c_y[8]~reg0.ENA
reset => c_y[7]~reg0.ENA
reset => c_y[6]~reg0.ENA
reset => c_y[5]~reg0.ENA
reset => c_y[4]~reg0.ENA
reset => c_y[3]~reg0.ENA
reset => c_y[2]~reg0.ENA
reset => c_y[1]~reg0.ENA
reset => c_y[0]~reg0.ENA
c_red[0] <= c_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[1] <= c_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[2] <= c_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[3] <= c_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[4] <= c_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[5] <= c_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[6] <= c_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_red[7] <= c_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[0] <= c_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[1] <= c_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[2] <= c_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[3] <= c_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[4] <= c_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[5] <= c_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[6] <= c_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_green[7] <= c_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[0] <= c_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[1] <= c_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[2] <= c_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[3] <= c_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[4] <= c_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[5] <= c_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[6] <= c_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_blue[7] <= c_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[0] <= c_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[1] <= c_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[2] <= c_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[3] <= c_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[4] <= c_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[5] <= c_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[6] <= c_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[7] <= c_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[8] <= c_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[9] <= c_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[10] <= c_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_x[11] <= c_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[0] <= c_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[1] <= c_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[2] <= c_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[3] <= c_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[4] <= c_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[5] <= c_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[6] <= c_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[7] <= c_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[8] <= c_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[9] <= c_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[10] <= c_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_y[11] <= c_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vde <= vde~reg0.DB_MAX_OUTPUT_PORT_TYPE
vhsync[0] <= s_hsync.DB_MAX_OUTPUT_PORT_TYPE
vhsync[1] <= s_vsync.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_top|av_hdmi_controller:AV_CONTROLLER_INST
clk_pixel => encoder:enc0.CLK
clk_pixel => ctl32[0].CLK
clk_pixel => ctl32[1].CLK
clk_pixel => ctl10[0].CLK
clk_pixel => ctl10[1].CLK
clk_pixel => clockCounter[0].CLK
clk_pixel => clockCounter[1].CLK
clk_pixel => clockCounter[2].CLK
clk_pixel => clockCounter[3].CLK
clk_pixel => clockCounter[4].CLK
clk_pixel => clockCounter[5].CLK
clk_pixel => clockCounter[6].CLK
clk_pixel => clockCounter[7].CLK
clk_pixel => clockCounter[8].CLK
clk_pixel => clockCounter[9].CLK
clk_pixel => clockCounter[10].CLK
clk_pixel => encoder:enc1.CLK
clk_pixel => encoder:enc2.CLK
clk_pixel => state~9.DATAIN
reset => clockCounter[0].ACLR
reset => clockCounter[1].ACLR
reset => clockCounter[2].ACLR
reset => clockCounter[3].ACLR
reset => clockCounter[4].ACLR
reset => clockCounter[5].ACLR
reset => clockCounter[6].ACLR
reset => clockCounter[7].ACLR
reset => clockCounter[8].ACLR
reset => clockCounter[9].ACLR
reset => clockCounter[10].ACLR
reset => state~11.DATAIN
reset => ctl10[1].ENA
reset => ctl10[0].ENA
reset => ctl32[1].ENA
reset => ctl32[0].ENA
red[0] => encoder:enc2.DATA[0]
red[1] => encoder:enc2.DATA[1]
red[2] => encoder:enc2.DATA[2]
red[3] => encoder:enc2.DATA[3]
red[4] => encoder:enc2.DATA[4]
red[5] => encoder:enc2.DATA[5]
red[6] => encoder:enc2.DATA[6]
red[7] => encoder:enc2.DATA[7]
green[0] => encoder:enc1.DATA[0]
green[1] => encoder:enc1.DATA[1]
green[2] => encoder:enc1.DATA[2]
green[3] => encoder:enc1.DATA[3]
green[4] => encoder:enc1.DATA[4]
green[5] => encoder:enc1.DATA[5]
green[6] => encoder:enc1.DATA[6]
green[7] => encoder:enc1.DATA[7]
blue[0] => encoder:enc0.DATA[0]
blue[1] => encoder:enc0.DATA[1]
blue[2] => encoder:enc0.DATA[2]
blue[3] => encoder:enc0.DATA[3]
blue[4] => encoder:enc0.DATA[4]
blue[5] => encoder:enc0.DATA[5]
blue[6] => encoder:enc0.DATA[6]
blue[7] => encoder:enc0.DATA[7]
counterx[0] => Equal0.IN25
counterx[0] => Equal1.IN25
counterx[1] => Equal0.IN24
counterx[1] => Equal1.IN24
counterx[2] => Equal0.IN23
counterx[2] => Equal1.IN23
counterx[3] => Equal0.IN22
counterx[3] => Equal1.IN22
counterx[4] => Equal0.IN21
counterx[4] => Equal1.IN21
counterx[5] => Equal0.IN20
counterx[5] => Equal1.IN20
counterx[6] => Equal0.IN19
counterx[6] => Equal1.IN19
counterx[7] => Equal0.IN18
counterx[7] => Equal1.IN18
counterx[8] => Equal0.IN17
counterx[8] => Equal1.IN17
counterx[9] => Equal0.IN16
counterx[9] => Equal1.IN16
counterx[10] => Equal0.IN15
counterx[10] => Equal1.IN15
counterx[11] => Equal0.IN14
counterx[11] => Equal1.IN14
countery[0] => LessThan0.IN24
countery[0] => LessThan1.IN24
countery[1] => LessThan0.IN23
countery[1] => LessThan1.IN23
countery[2] => LessThan0.IN22
countery[2] => LessThan1.IN22
countery[3] => LessThan0.IN21
countery[3] => LessThan1.IN21
countery[4] => LessThan0.IN20
countery[4] => LessThan1.IN20
countery[5] => LessThan0.IN19
countery[5] => LessThan1.IN19
countery[6] => LessThan0.IN18
countery[6] => LessThan1.IN18
countery[7] => LessThan0.IN17
countery[7] => LessThan1.IN17
countery[8] => LessThan0.IN16
countery[8] => LessThan1.IN16
countery[9] => LessThan0.IN15
countery[9] => LessThan1.IN15
countery[10] => LessThan0.IN14
countery[10] => LessThan1.IN14
countery[11] => LessThan0.IN13
countery[11] => LessThan1.IN13
vde => encoder:enc0.VDE
vde => encoder:enc1.VDE
vde => encoder:enc2.VDE
vhsync[0] => Equal6.IN3
vhsync[0] => Equal7.IN3
vhsync[0] => Equal8.IN3
vhsync[0] => Equal9.IN3
vhsync[0] => encoder:enc0.C[0]
vhsync[1] => Equal6.IN2
vhsync[1] => Equal7.IN2
vhsync[1] => Equal8.IN2
vhsync[1] => Equal9.IN2
vhsync[1] => encoder:enc0.C[1]
tmds_enc0[0] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[1] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[2] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[3] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[4] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[5] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[6] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[7] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[8] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc0[9] <= s_blue.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[0] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[1] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[2] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[3] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[4] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[5] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[6] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[7] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[8] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc1[9] <= s_green.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[0] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[1] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[2] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[3] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[4] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[5] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[6] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[7] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[8] <= s_red.DB_MAX_OUTPUT_PORT_TYPE
tmds_enc2[9] <= s_red.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_top|av_hdmi_controller:AV_CONTROLLER_INST|encoder:enc0
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_top|av_hdmi_controller:AV_CONTROLLER_INST|encoder:enc1
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|hdmi_top|av_hdmi_controller:AV_CONTROLLER_INST|encoder:enc2
CLK => dc_bias[0].CLK
CLK => dc_bias[1].CLK
CLK => dc_bias[2].CLK
CLK => dc_bias[3].CLK
CLK => ENCODED[0]~reg0.CLK
CLK => ENCODED[1]~reg0.CLK
CLK => ENCODED[2]~reg0.CLK
CLK => ENCODED[3]~reg0.CLK
CLK => ENCODED[4]~reg0.CLK
CLK => ENCODED[5]~reg0.CLK
CLK => ENCODED[6]~reg0.CLK
CLK => ENCODED[7]~reg0.CLK
CLK => ENCODED[8]~reg0.CLK
CLK => ENCODED[9]~reg0.CLK
DATA[0] => xored[1].IN0
DATA[0] => Add0.IN2
DATA[0] => xnored[1].IN0
DATA[0] => process_0.IN1
DATA[0] => Add7.IN2
DATA[0] => ENCODED.DATAB
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAA
DATA[0] => ENCODED.DATAB
DATA[1] => xored[1].IN1
DATA[1] => xnored[1].IN1
DATA[1] => Add0.IN1
DATA[2] => xored[2].IN1
DATA[2] => xnored[2].IN1
DATA[2] => Add1.IN4
DATA[3] => xored[3].IN1
DATA[3] => xnored[3].IN1
DATA[3] => Add2.IN6
DATA[4] => xored[4].IN1
DATA[4] => xnored[4].IN1
DATA[4] => Add3.IN8
DATA[5] => xored[5].IN1
DATA[5] => xnored[5].IN1
DATA[5] => Add4.IN8
DATA[6] => xored[6].IN1
DATA[6] => xnored[6].IN1
DATA[6] => Add5.IN8
DATA[7] => xored[7].IN1
DATA[7] => xnored[7].IN1
DATA[7] => Add6.IN8
C[0] => Mux10.IN5
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[0] => ENCODED.DATAA
C[1] => Mux10.IN4
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => ENCODED.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
VDE => dc_bias.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => ENCODED.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
ADE => dc_bias.OUTPUTSELECT
AUX[0] => Mux0.IN19
AUX[0] => Mux1.IN19
AUX[0] => Mux2.IN19
AUX[0] => Mux3.IN19
AUX[0] => Mux4.IN19
AUX[0] => Mux5.IN19
AUX[0] => Mux6.IN19
AUX[0] => Mux7.IN19
AUX[0] => Mux8.IN19
AUX[0] => Mux9.IN19
AUX[1] => Mux0.IN18
AUX[1] => Mux1.IN18
AUX[1] => Mux2.IN18
AUX[1] => Mux3.IN18
AUX[1] => Mux4.IN18
AUX[1] => Mux5.IN18
AUX[1] => Mux6.IN18
AUX[1] => Mux7.IN18
AUX[1] => Mux8.IN18
AUX[1] => Mux9.IN18
AUX[2] => Mux0.IN17
AUX[2] => Mux1.IN17
AUX[2] => Mux2.IN17
AUX[2] => Mux3.IN17
AUX[2] => Mux4.IN17
AUX[2] => Mux5.IN17
AUX[2] => Mux6.IN17
AUX[2] => Mux7.IN17
AUX[2] => Mux8.IN17
AUX[2] => Mux9.IN17
AUX[3] => Mux0.IN16
AUX[3] => Mux1.IN16
AUX[3] => Mux2.IN16
AUX[3] => Mux3.IN16
AUX[3] => Mux4.IN16
AUX[3] => Mux5.IN16
AUX[3] => Mux6.IN16
AUX[3] => Mux7.IN16
AUX[3] => Mux8.IN16
AUX[3] => Mux9.IN16
ENCODED[0] <= ENCODED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[1] <= ENCODED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[2] <= ENCODED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[3] <= ENCODED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[4] <= ENCODED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[5] <= ENCODED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[6] <= ENCODED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[7] <= ENCODED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[8] <= ENCODED[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENCODED[9] <= ENCODED[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


