import streamlit as st
import cv2
import numpy as np
from ultralytics import YOLO
import math
from PIL import Image
from collections import defaultdict
import itertools

# ==========================================
# [ì„¤ì •] BrainBoard V59: Circuit Theory Edition
# ==========================================
st.set_page_config(page_title="BrainBoard V59: Theory Check", layout="wide")

REAL_MODEL_PATHS = ['best.pt', 'best(2).pt', 'best(3).pt']
MODEL_SYM_PATH = 'symbol.pt'

# ==========================================
# [Helper Functions] ê¸°í•˜í•™ ë° ìœ í‹¸
# ==========================================
def get_center(box):
    return ((box[0] + box[2]) / 2, (box[1] + box[3]) / 2)

def calculate_iou(box1, box2):
    x1 = max(box1[0], box2[0]); y1 = max(box1[1], box2[1])
    x2 = min(box1[2], box2[2]); y2 = min(box1[3], box2[3])
    inter = max(0, x2 - x1) * max(0, y2 - y1)
    union = ((box1[2]-box1[0])*(box1[3]-box1[1])) + ((box2[2]-box2[0])*(box2[3]-box2[1])) - inter
    return inter / union if union > 0 else 0

def get_x_overlap_ratio(box1, box2):
    x1_max = max(box1[0], box2[0]); x2_min = min(box1[2], box2[2])
    return max(0, x2_min - x1_max) / (box1[2] - box1[0])

# ì¤‘ë³µ ì œê±° (ì•™ìƒë¸”ìš©)
def solve_overlap_real(parts):
    if not parts: return []
    parts.sort(key=lambda x: x.get('conf', 0), reverse=True)
    final = []
    for curr in parts:
        is_dup = False
        for k in final:
            iou = calculate_iou(curr['box'], k['box'])
            dist = math.sqrt((curr['center'][0]-k['center'][0])**2 + (curr['center'][1]-k['center'][1])**2)
            if 'leg' not in curr['name'] and (iou > 0.4 or dist < 60): 
                is_dup = True; break
        if not is_dup: final.append(curr)
    return final

# ê´€ê³„ í‚¤ ìƒì„± (ì•ŒíŒŒë²³ìˆœ ì •ë ¬)
def get_rel_key(n1, n2):
    return " <-> ".join(sorted([n1, n2]))

# ==========================================
# [Core Logic] íšŒë¡œì´ë¡  ê¸°ë°˜ ìœ„ìƒ ì¶”ì¶œ
# ==========================================
def extract_circuit_topology(parts, connections):
    """
    ë¶€í’ˆ ë¦¬ìŠ¤íŠ¸ì™€ ì—°ê²° ì •ë³´(ê³µìœ  ë…¸ë“œ ìˆ˜)ë¥¼ ë°”íƒ•ìœ¼ë¡œ
    íšŒë¡œì´ë¡ ì  ê´€ê³„(ì§ë ¬/ë³‘ë ¬)ë¥¼ ì •ì˜í•©ë‹ˆë‹¤.
    """
    topology = []
    
    # ëª¨ë“  ë¶€í’ˆ ìŒì— ëŒ€í•´ ì¡°ì‚¬ (Combination)
    for i in range(len(parts)):
        for j in range(i + 1, len(parts)):
            p1 = parts[i]
            p2 = parts[j]
            
            p1_name = p1['name'].split('_')[0]
            p2_name = p2['name'].split('_')[0]
            
            # ì´ë¦„ ì •ê·œí™”
            if 'res' in p1_name: p1_name = 'resistor'
            if 'cap' in p1_name: p1_name = 'capacitor'
            if 'res' in p2_name: p2_name = 'resistor'
            if 'cap' in p2_name: p2_name = 'capacitor'
            
            # ì™€ì´ì–´ëŠ” ë„ì„ (Ideal Wire)ì´ë¯€ë¡œ ë¶€í’ˆ ê´€ê³„ì—ì„œ ì œì™¸ (ë…¸ë“œë¡œ í¡ìˆ˜ë¨)
            if 'wire' in p1_name or 'wire' in p2_name: continue

            # ê³µìœ í•˜ëŠ” ë…¸ë“œ ìˆ˜ í™•ì¸
            # connectionsëŠ” {ë¶€í’ˆì¸ë±ìŠ¤: {ë…¸ë“œID ì§‘í•©}}
            nodes_1 = connections[i]
            nodes_2 = connections[j]
            shared_nodes = nodes_1.intersection(nodes_2)
            num_shared = len(shared_nodes)
            
            rel_type = None
            
            # [íšŒë¡œì´ë¡  ì •ì˜ ì ìš©]
            if num_shared >= 2:
                # ë‘ ë…¸ë“œë¥¼ ëª¨ë‘ ê³µìœ í•¨ -> ë³‘ë ¬ (Parallel)
                rel_type = 'Parallel'
            elif num_shared == 1:
                # í•œ ë…¸ë“œë§Œ ê³µìœ í•¨ -> ì§ë ¬ (Series) ê°€ëŠ¥ì„±
                # ì—„ë°€í•œ ì§ë ¬: í•´ë‹¹ ë…¸ë“œ(KCL Node)ì— ì´ ë‘ ë¶€í’ˆ ì™¸ì— ë‹¤ë¥¸ ê²ƒì´ ì—†ì–´ì•¼ í•¨
                # í•˜ì§€ë§Œ ë¹„ì „ ì¸ì‹ í•œê³„ìƒ 'ì—°ê²°ë¨(Series)' ì •ë„ë¡œë§Œ íŒë‹¨í•´ë„ ì¶©ë¶„
                rel_type = 'Series'
                
                # (ì‹¬í™”) ì „ì›ê³¼ ì—°ê²°ëœ ê²½ìš° ì˜ˆì™¸ ì²˜ë¦¬
                if -1 in shared_nodes: # -1ì€ ì „ì› ë…¸ë“œ
                    rel_type = 'Connected (Power)'
            
            if rel_type:
                topology.append({
                    'key': get_rel_key(p1_name, p2_name),
                    'type': rel_type,
                    'p1_idx': i, 'p2_idx': j
                })
    return topology

# ==========================================
# [ë¶„ì„ 1] íšŒë¡œë„ (Schematic)
# ==========================================
def analyze_schematic(img, model):
    results = model.predict(source=img, save=False, conf=0.05, verbose=False)
    raw_parts = []
    for box in results[0].boxes:
        name = model.names[int(box.cls[0])].lower()
        coords = box.xyxy[0].tolist()
        base_name = name.split('_')[0].split(' ')[0]
        if base_name in ['vdc', 'vsource', 'battery', 'voltage', 'v']: base_name = 'source'
        if base_name in ['cap', 'c', 'capacitor']: base_name = 'capacitor'
        if base_name in ['res', 'r', 'resistor']: base_name = 'resistor'
        raw_parts.append({'name': base_name, 'box': coords, 'center': get_center(coords), 'conf': float(box.conf[0])})

    # ì¤‘ë³µ ì œê±°
    parts = []
    raw_parts.sort(key=lambda x: x['conf'], reverse=True)
    for p in raw_parts:
        if not any(calculate_iou(p['box'], k['box']) > 0.1 for k in parts): parts.append(p)

    if parts and not any('source' in p['name'] for p in parts):
         leftmost = min(parts, key=lambda p: p['center'][0])
         leftmost['name'] = 'source'

    # ê°€ìƒ ì—°ê²° ì •ë³´ ìƒì„± (ê¸°í•˜í•™ì  ìœ„ì¹˜ ê¸°ë°˜)
    # íšŒë¡œë„ëŠ” ì¢Œí‘œê°€ ê³§ ìœ„ìƒ(Topology)
    connections = defaultdict(set)
    
    # 1. ìœ„ì•„ë˜ ê²¹ì¹¨ (ë³‘ë ¬) -> ê°€ìƒ ë…¸ë“œ ID ë¶€ì—¬ (100, 101)
    # 2. ì¢Œìš° ì¸ì ‘ (ì§ë ¬) -> ê°€ìƒ ë…¸ë“œ ID ë¶€ì—¬ (200)
    
    for i in range(len(parts)):
        for j in range(i + 1, len(parts)):
            p1, p2 = parts[i], parts[j]
            overlap = get_x_overlap_ratio(p1['box'], p2['box'])
            
            if overlap > 0.3: # ë³‘ë ¬
                # ë³‘ë ¬ì´ë©´ ë‘ ë…¸ë“œë¥¼ ê³µìœ í•´ì•¼ í•¨
                node_a = i * 100 + j # ì„ì˜ì˜ ë…¸ë“œ ID ìƒì„±
                node_b = i * 100 + j + 1
                connections[i].add(node_a); connections[i].add(node_b)
                connections[j].add(node_a); connections[j].add(node_b)
            
            elif abs(p1['center'][1] - p2['center'][1]) < 100 and abs(p1['center'][0] - p2['center'][0]) < 300: # ì§ë ¬
                node_common = i * 200 + j
                connections[i].add(node_common)
                connections[j].add(node_common)

    topology = extract_circuit_topology(parts, connections)
    
    # ì‹œê°í™” (Clean View)
    for p in parts:
        x1, y1, x2, y2 = map(int, p['box'])
        cv2.rectangle(img, (x1, y1), (x2, y2), (255, 0, 0), 2)
        cv2.putText(img, p['name'], (x1, y1-5), cv2.FONT_HERSHEY_SIMPLEX, 0.6, (255, 0, 0), 2)

    return img, {'parts': parts, 'topology': topology}

# ==========================================
# [ë¶„ì„ 2] ì‹¤ë¬¼ ë³´ë“œ (Real Board)
# ==========================================
def analyze_real(img, model_list):
    h, w, _ = img.shape
    raw_bodies = []
    raw_legs = [] 

    # 1. ì•™ìƒë¸” íƒì§€
    for model in model_list:
        res = model.predict(source=img, conf=0.10, verbose=False)
        for b in res[0].boxes:
            name = model.names[int(b.cls[0])].lower()
            coords = b.xyxy[0].tolist()
            conf = float(b.conf[0])
            
            if 'cap' in name and conf < 0.15: continue
            if 'res' in name and conf < 0.25: continue
            if 'breadboard' in name: continue
            
            center = get_center(coords)
            if any(x in name for x in ['pin', 'leg', 'lead']):
                raw_legs.append({'box': coords, 'center': center, 'name': 'leg'})
            else: 
                raw_bodies.append({'name': name, 'box': coords, 'center': center, 'conf': conf})

    parts = solve_overlap_real(raw_bodies)

    # 2. ì „ì›(Source) ë³µêµ¬ ë¡œì§ (KCL ì†ŒìŠ¤ ë…¸ë“œ)
    TOP_RAIL = h * 0.20; BOTTOM_RAIL = h * 0.80
    has_source = False
    if any(p['name'] in ['source', 'battery', 'voltage'] for p in parts): has_source = True
    
    # ì™€ì´ì–´/í•€ì´ ë ˆì¼ì— ë‹¿ìœ¼ë©´ ì „ì› ìˆëŠ” ê²ƒìœ¼ë¡œ ê°„ì£¼
    if not has_source:
        for p in parts + raw_legs:
            if p['center'][1] < TOP_RAIL or p['center'][1] > BOTTOM_RAIL:
                if 'wire' in p['name'] or 'leg' in p['name']:
                    has_source = True; break
    
    if has_source and not any(p['name'] == 'source' for p in parts):
        parts.append({'name': 'source', 'box': [0,0,0,0], 'center': (0,0), 'conf': 1.0})

    # 3. ë…¸ë“œ(Node) ì‹ë³„ - ë¸Œë ˆë“œë³´ë“œ ì»¬ëŸ¼ í´ëŸ¬ìŠ¤í„°ë§
    # ê°™ì€ ì„¸ë¡œì¤„(Column)ì— ìˆëŠ” í•€ë“¤ì€ 'ê°™ì€ ì „ê¸°ì  ë…¸ë“œ'ì„
    grouped_legs = []
    for leg in raw_legs:
        assigned = False
        for group in grouped_legs:
            ref = group[0]
            # Xì˜¤ì°¨ < 25px (ê°™ì€ ì¤„), Yì˜¤ì°¨ < 80px (ê°™ì€ ë¸”ë¡)
            if abs(leg['center'][0] - ref['center'][0]) < 25 and abs(leg['center'][1] - ref['center'][1]) < 80:
                group.append(leg); assigned = True; break
        if not assigned: grouped_legs.append([leg])

    # 4. ë¶€í’ˆê³¼ ë…¸ë“œì˜ ì—°ê²° (Incidence Matrix ê°œë…)
    # connections[i] = {ë…¸ë“œID_1, ë…¸ë“œID_2} (ë¶€í’ˆ iê°€ ì—°ê²°ëœ ë…¸ë“œë“¤)
    connections = defaultdict(set)
    
    for i, part in enumerate(parts):
        # ì „ì›ì€ ëª¨ë“  ë ˆì¼ ë…¸ë“œì— ì—°ê²°ëœ ê²ƒìœ¼ë¡œ ê°„ì£¼ (ì „ì—­ ë…¸ë“œ -1)
        if part['name'] == 'source':
            connections[i].add(-1) 
            continue
            
        # ë¶€í’ˆ ê·¼ì²˜ì˜ í•€ì„ ì°¾ì•„ì„œ í•´ë‹¹ í•€ì´ ì†í•œ ë…¸ë“œ IDë¥¼ ë¶€ì—¬
        for nid, group in enumerate(grouped_legs):
            for leg in group:
                dist = math.sqrt((part['center'][0]-leg['center'][0])**2 + (part['center'][1]-leg['center'][1])**2)
                diag = math.sqrt((part['box'][2]-part['box'][0])**2 + (part['box'][3]-part['box'][1])**2)
                # ë¶€í’ˆ ëª¸í†µ ê·¼ì²˜ì— í•€ì´ ìˆìœ¼ë©´ ì—°ê²°
                if dist < max(60, diag * 1.0):
                    connections[i].add(nid)
                    
        # (ì˜ˆì™¸ì²˜ë¦¬) ì „ì› ë ˆì¼ ê·¼ì²˜ì— ìˆìœ¼ë©´ ì „ì› ë…¸ë“œ(-1) ì¶”ê°€
        if part['box'][2] > 0: # ê°€ìƒë¶€í’ˆ ì•„ë‹˜
             if part['center'][1] < TOP_RAIL or part['center'][1] > BOTTOM_RAIL:
                 connections[i].add(-1)

    topology = extract_circuit_topology(parts, connections)

    # ì‹œê°í™” (Clean View)
    summary = {'parts': parts, 'topology': topology}
    for p in parts:
        norm_name = p['name']
        if 'res' in norm_name: norm_name = 'resistor'
        elif 'cap' in norm_name: norm_name = 'capacitor'
        if 'wire' in norm_name: continue # ì™€ì´ì–´ëŠ” í™”ë©´ í‘œì‹œ X

        if p['box'][2] > 0: 
            color = (0, 255, 0)
            if 'source' in norm_name: color = (0, 255, 255)
            x1, y1, x2, y2 = map(int, p['box'])
            cv2.rectangle(img, (x1, y1), (x2, y2), color, 3)
            cv2.putText(img, norm_name[:3].upper(), (x1, y1-5), cv2.FONT_HERSHEY_SIMPLEX, 0.6, color, 2)

    return img, summary

# ==========================================
# [Main UI]
# ==========================================
st.title("ğŸ§  BrainBoard V59: Circuit Theory Verifier")
st.markdown("### âš¡ íšŒë¡œì´ë¡ (KCL, Topology) ê¸°ë°˜ ì •ë°€ ê²€ì¦")

@st.cache_resource
def load_models():
    reals = []
    try:
        for p in REAL_MODEL_PATHS: reals.append(YOLO(p))
    except: pass
    return reals, YOLO(MODEL_SYM_PATH)

try:
    models_real, model_sym = load_models()
    if not models_real: st.stop()
    st.sidebar.success("âœ… ì‹œìŠ¤í…œ ì¤€ë¹„ ì™„ë£Œ")
except: st.stop()

col1, col2 = st.columns(2)
ref_file = col1.file_uploader("1. íšŒë¡œë„", type=['jpg', 'png', 'jpeg'])
tgt_file = col2.file_uploader("2. ì‹¤ë¬¼ ì‚¬ì§„", type=['jpg', 'png', 'jpeg'])

if ref_file and tgt_file:
    ref_image = Image.open(ref_file)
    tgt_image = Image.open(tgt_file)
    ref_cv = cv2.cvtColor(np.array(ref_image), cv2.COLOR_RGB2BGR)
    tgt_cv = cv2.cvtColor(np.array(tgt_image), cv2.COLOR_RGB2BGR)

    if st.button("ğŸš€ íšŒë¡œì´ë¡  ë¶„ì„ ì‹¤í–‰"):
        with st.spinner("íšŒë¡œë§(Network) í•´ì„ ì¤‘..."):
            
            res_ref_img, ref_data = analyze_schematic(ref_cv.copy(), model_sym)
            res_tgt_img, tgt_data = analyze_real(tgt_cv.copy(), models_real)

            # 1. ë¶€í’ˆ ê°œìˆ˜ (BOM Check)
            st.subheader("1. ë¶€í’ˆ êµ¬ì„± í™•ì¸ (BOM)")
            ref_counts = defaultdict(int)
            tgt_counts = defaultdict(int)
            for p in ref_data['parts']: ref_counts[p['name']] += 1
            for p in tgt_data['parts']: tgt_counts[p['name']] += 1
            
            all_keys = set(ref_counts.keys()) | set(tgt_counts.keys())
            for k in all_keys:
                if k == 'wire': continue
                r = ref_counts[k]; t = tgt_counts[k]
                if r != t: st.error(f"âš ï¸ {k} ê°œìˆ˜ ë¶ˆì¼ì¹˜ ({r} vs {t})")
                else: st.success(f"âœ… {k} ê°œìˆ˜ ì¼ì¹˜")

            # 2. í† í´ë¡œì§€ ë¹„êµ (Topology Check)
            st.subheader("2. íšŒë¡œ í† í´ë¡œì§€ ê²€ì¦ (Circuit Theory)")
            
            # ë¹„êµ ë¡œì§
            # í‚¤(ë¶€í’ˆìŒ)ì™€ íƒ€ì…(ì§/ë³‘ë ¬)ì„ Setìœ¼ë¡œ ë³€í™˜
            ref_set = set((item['key'], item['type']) for item in ref_data['topology'])
            tgt_set = set((item['key'], item['type']) for item in tgt_data['topology'])
            
            matches = []
            errors = []
            
            # íšŒë¡œë„ì— ìˆëŠ” ê´€ê³„ê°€ ì‹¤ë¬¼ì— ìˆëŠ”ê°€?
            for r_item in ref_data['topology']:
                key = r_item['key']
                r_type = r_item['type']
                
                # ì‹¤ë¬¼ì—ì„œ ê°™ì€ í‚¤ ì°¾ê¸°
                found_type = None
                for t_item in tgt_data['topology']:
                    if t_item['key'] == key:
                        found_type = t_item['type']
                        break
                
                if found_type:
                    if found_type == r_type:
                        matches.append(f"âœ… [Pass] {key} : {r_type} ì—°ê²° ì¼ì¹˜")
                    else:
                        # Connected(Power)ëŠ” Seriesì˜ ì¼ì¢…ìœ¼ë¡œ ë´ì¤Œ (ìœ ì—°ì„±)
                        if "Connected" in found_type and "Series" in r_type:
                             matches.append(f"âœ… [Pass] {key} : ì „ì› ì—°ê²° í™•ì¸ë¨")
                        else:
                             errors.append(f"ğŸš« [Mismatch] {key} : íšŒë¡œë„ëŠ” {r_type}ì´ë‚˜ ì‹¤ë¬¼ì€ {found_type}ì„")
                else:
                    errors.append(f"âŒ [Open] {key} : ì‹¤ë¬¼ì—ì„œ ì—°ê²° ëŠê¹€")

            if not errors and len(matches) > 0:
                st.success("ğŸ‰ íšŒë¡œì´ë¡ ìƒ ì™„ë²½í•˜ê²Œ ì¼ì¹˜í•˜ëŠ” íšŒë¡œì…ë‹ˆë‹¤!")
                st.balloons()
            elif not matches and not errors:
                st.info("â„¹ï¸ ê°ì§€ëœ ë¶€í’ˆ ê°„ ì—°ê²° ê´€ê³„ê°€ ì—†ìŠµë‹ˆë‹¤.")

            for m in matches: st.caption(m)
            for e in errors: st.error(e)

            st.image(cv2.cvtColor(res_ref_img, cv2.COLOR_BGR2RGB), caption="íšŒë¡œë„ ë¶„ì„", use_column_width=True)
            st.image(cv2.cvtColor(res_tgt_img, cv2.COLOR_BGR2RGB), caption="ì‹¤ë¬¼ ë¶„ì„ (Clean View)", use_column_width=True)
