Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 12 17:20:19 2017
| Host         : centos_sinhnn running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ./nn_core_vc707/post_route_timing_timing.rpt
| Design       : top_ann
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[0]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[10]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[11]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[12]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[13]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[14]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[15]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[16]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[17]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[18]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[19]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[1]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[20]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[21]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[22]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[23]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[24]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[25]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[26]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[27]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[28]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[29]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[2]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[30]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[31]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[32]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[33]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[34]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[35]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[36]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[37]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[38]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[39]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[3]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[40]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[41]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[42]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[43]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[44]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[45]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[46]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[47]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[4]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[5]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[6]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[7]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[8]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[0].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[9]
                                                              -0.466        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[0]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[10]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[11]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[12]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[13]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[14]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[15]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[16]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[17]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[18]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[19]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[1]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[20]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[21]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[22]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[23]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[24]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[25]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[26]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[27]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[28]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[29]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[2]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[30]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[31]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[32]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[33]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[34]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[35]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[36]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[37]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[38]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[39]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[3]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[40]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[41]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[42]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[43]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[44]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[45]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[46]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[47]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[4]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[5]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[6]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[7]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[8]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[1].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[9]
                                                              -0.316        
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[2].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[0]
                                                              0.192         
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[2].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[10]
                                                              0.192         
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[2].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[11]
                                                              0.192         
dut_bw/calc_layer_output[0].DUT_error_ouput/tmp_error_ouput_reg/CLK
                               dut_bw/calc_layer_hidden[2].DUT_error_hidden/tmp_error_hidden_i_reg/PCIN[12]
                                                              0.192         



