<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.182</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.182</CP_FINAL>
    <CP_ROUTE>5.182</CP_ROUTE>
    <CP_SYNTH>4.432</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.818</SLACK_FINAL>
    <SLACK_ROUTE>4.818</SLACK_ROUTE>
    <SLACK_SYNTH>5.568</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.818</WNS_FINAL>
    <WNS_ROUTE>4.818</WNS_ROUTE>
    <WNS_SYNTH>5.568</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>262</FF>
      <LATCH>0</LATCH>
      <LUT>409</LUT>
      <SLICE>124</SLICE>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>10</BRAM>
      <CLB>0</CLB>
      <DSP>10</DSP>
      <FF>7500</FF>
      <LUT>3750</LUT>
      <SLICE>2000</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="chunkIter" DISPNAME="inst" RTLNAME="chunkIter">
      <Resources FF="262" LUT="409"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.939" DATAPATH_LOGIC_DELAY="0.484" DATAPATH_NET_DELAY="4.455" ENDPOINT_PIN="reg_259_reg[2]/CE" LOGIC_LEVELS="1" MAX_FANOUT="79" SLACK="4.818" STARTPOINT_PIN="ap_CS_fsm_reg[3]/C">
      <CELL NAME="ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="150"/>
      <CELL NAME="reg_259[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="reg_259_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="158"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.939" DATAPATH_LOGIC_DELAY="0.484" DATAPATH_NET_DELAY="4.455" ENDPOINT_PIN="reg_259_reg[3]/CE" LOGIC_LEVELS="1" MAX_FANOUT="79" SLACK="4.818" STARTPOINT_PIN="ap_CS_fsm_reg[3]/C">
      <CELL NAME="ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="150"/>
      <CELL NAME="reg_259[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="reg_259_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="158"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.715" DATAPATH_LOGIC_DELAY="0.484" DATAPATH_NET_DELAY="4.231" ENDPOINT_PIN="reg_259_reg[0]/CE" LOGIC_LEVELS="1" MAX_FANOUT="79" SLACK="5.043" STARTPOINT_PIN="ap_CS_fsm_reg[3]/C">
      <CELL NAME="ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="150"/>
      <CELL NAME="reg_259[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="reg_259_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="158"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.715" DATAPATH_LOGIC_DELAY="0.484" DATAPATH_NET_DELAY="4.231" ENDPOINT_PIN="reg_259_reg[1]/CE" LOGIC_LEVELS="1" MAX_FANOUT="79" SLACK="5.043" STARTPOINT_PIN="ap_CS_fsm_reg[3]/C">
      <CELL NAME="ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="150"/>
      <CELL NAME="reg_259[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="reg_259_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="158"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.867" DATAPATH_LOGIC_DELAY="2.206" DATAPATH_NET_DELAY="2.661" ENDPOINT_PIN="t1_reg_566_reg[29]/D" LOGIC_LEVELS="8" MAX_FANOUT="3" SLACK="5.117" STARTPOINT_PIN="or_ln13_reg_561_reg[11]/C">
      <CELL NAME="or_ln13_reg_561_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="166"/>
      <CELL NAME="t1_reg_566[19]_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[19]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[23]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566[27]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="chunkIter.v" LINE_NUMBER="157"/>
      <CELL NAME="t1_reg_566_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="chunkIter.v" LINE_NUMBER="173"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/chunkIter_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/chunkIter_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/chunkIter_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/chunkIter_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/chunkIter_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/chunkIter_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/chunkIter_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/chunkIter_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Jul 14 16:51:12 -0400 2025"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="chunkIteration"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="aspartan7"/>
    <item NAME="Target device" VALUE="xa7s6-cpga196-2I"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

