INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5190661/vivado/assignment10/assignment10.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5190661/vivado/assignment10/assignment10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
