INFO: [VRFC 10-163] Analyzing VHDL file "U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/alu_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/logic_unit_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit_b
INFO: [VRFC 10-163] Analyzing VHDL file "U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/alu_16bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_16bit_tb
