// Seed: 1592503588
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  module_3 modCall_1 (id_3);
  output uwire id_1;
  assign id_2 = id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0
);
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0
);
  logic ["" : 1] id_2;
  parameter id_3 = 1;
  assign id_2#(.id_3(1)) = id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  timeunit 1ps;
  supply1 id_2, id_3 = {-1, 1};
  assign id_2 = ~1;
endmodule
