
---------- Begin Simulation Statistics ----------
final_tick                               2128887206000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702440                       # Number of bytes of host memory used
host_op_rate                                    59474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39717.93                       # Real time elapsed on the host
host_tick_rate                               53600153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354579388                       # Number of instructions simulated
sim_ops                                    2362188308                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.128887                       # Number of seconds simulated
sim_ticks                                2128887206000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.460140                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              294442890                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           344538272                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         23096841                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        467717228                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          45411744                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       45842107                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          430363                       # Number of indirect misses.
system.cpu0.branchPred.lookups              598945677                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963189                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801855                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15531923                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554973240                       # Number of branches committed
system.cpu0.commit.bw_lim_events             75099369                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419502                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      194684035                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224536490                       # Number of instructions committed
system.cpu0.commit.committedOps            2228343650                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3842325928                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.405269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2813839603     73.23%     73.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    606737455     15.79%     89.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    143682726      3.74%     92.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134941402      3.51%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40741015      1.06%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9157773      0.24%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7017435      0.18%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11109150      0.29%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     75099369      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3842325928                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44155538                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150645866                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691503422                       # Number of loads committed
system.cpu0.commit.membars                    7608891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608900      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238607311     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695305265     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264703845     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228343650                       # Class of committed instruction
system.cpu0.commit.refs                     960009145                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224536490                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228343650                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.911745                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.911745                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            631523539                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7584103                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292677987                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2447657094                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1495011316                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1721103699                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              15555177                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19869146                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13517024                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  598945677                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                436713052                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2368806695                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9613065                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2476896088                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          132                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               46240234                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140837                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1484783631                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339854634                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.582423                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3876710755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639900                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2085547242     53.80%     53.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1341457127     34.60%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276336574      7.13%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               134005768      3.46%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20866362      0.54%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13714552      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  967409      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809223      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6498      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3876710755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      376035513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15715446                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               578970447                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.567143                       # Inst execution rate
system.cpu0.iew.exec_refs                  1073851851                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296471115                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              534138595                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772452282                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811918                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6781679                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298744879                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2423005919                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777380736                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7453965                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2411914660                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3966077                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7880533                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              15555177                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16209796                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45562083                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        64720                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        22922                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15278671                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     80948860                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30239156                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         22922                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1958876                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13756570                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1011804185                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2389751301                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857001                       # average fanout of values written-back
system.cpu0.iew.wb_producers                867117301                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.561931                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2389936621                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2941223086                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1531370750                       # number of integer regfile writes
system.cpu0.ipc                              0.523082                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523082                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611794      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1314113895     54.32%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18330521      0.76%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802514      0.16%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           782366474     32.34%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          293143361     12.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2419368626                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4466572                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001846                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 724148     16.21%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3280225     73.44%     89.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               462196     10.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2416223334                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8720113830                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2389751235                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2617689700                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2411584668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2419368626                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421251                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      194662265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           199389                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1749                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32671129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3876710755                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816133                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2118686032     54.65%     54.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1225468957     31.61%     86.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          435478743     11.23%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75948511      1.96%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13391458      0.35%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5764224      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1295213      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             482516      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             195101      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3876710755                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.568896                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33243234                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5441717                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772452282                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298744879                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4252746268                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5030540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              576106774                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421175859                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24632939                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1510232950                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15818945                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38784                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2976818032                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2437388668                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1568363825                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1717607525                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15256770                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              15555177                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56542844                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               147187961                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2976817976                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        665485                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8955                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52682632                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8955                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6190217064                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4880486615                       # The number of ROB writes
system.cpu0.timesIdled                       45459923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.715797                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17577497                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18756173                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1751185                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31904018                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            898627                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         904870                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6243                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34984373                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46510                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1354822                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29512489                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3064853                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13057168                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130042898                       # Number of instructions committed
system.cpu1.commit.committedOps             133844658                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    630530739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.212273                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.902680                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    575228120     91.23%     91.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27358922      4.34%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8619845      1.37%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9059946      1.44%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2547401      0.40%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       809451      0.13%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3584882      0.57%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       257319      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3064853      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    630530739                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456419                       # Number of function calls committed.
system.cpu1.commit.int_insts                125249165                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36886485                       # Number of loads committed
system.cpu1.commit.membars                    7603284                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603284      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77434296     57.85%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40688061     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8118873      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133844658                       # Class of committed instruction
system.cpu1.commit.refs                      48806946                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130042898                       # Number of Instructions Simulated
system.cpu1.committedOps                    133844658                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.876486                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.876486                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            553485182                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               412686                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16947532                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152380173                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18803024                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50862121                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1356049                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1021353                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8574111                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34984373                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18868410                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    610954284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               200690                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152790802                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3504830                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055167                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20373750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18476124                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240937                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         633080487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.247351                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.704628                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               539642451     85.24%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53939406      8.52%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23867665      3.77%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10148310      1.60%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3792975      0.60%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  837230      0.13%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852141      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     145      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     164      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           633080487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1071905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1468470                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31269660                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.225430                       # Inst execution rate
system.cpu1.iew.exec_refs                    51639509                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12299764                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              480020545                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39816250                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802231                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1261862                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12553095                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146890037                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39339745                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1399228                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142956756                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3592720                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2704309                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1356049                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10354473                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        41415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          943333                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26251                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1558                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2762                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2929765                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       632634                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1558                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       500113                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        968357                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82954138                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142076098                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857798                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71157935                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.224041                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142114627                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177864137                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95507026                       # number of integer regfile writes
system.cpu1.ipc                              0.205066                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205066                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603395      5.27%      5.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84705156     58.68%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43504705     30.14%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8542581      5.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144355984                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4118415                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028530                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 726579     17.64%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3045794     73.96%     91.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               346039      8.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             140870989                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         926152099                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142076086                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159936601                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135484393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144355984                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405644                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13045378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           241256                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           222                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5158735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    633080487                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228022                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.702063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          545975005     86.24%     86.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54869620      8.67%     94.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18643078      2.94%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6217864      0.98%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5215600      0.82%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             831619      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             886575      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             322337      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             118789      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      633080487                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227636                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23558082                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2139803                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39816250                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12553095                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       634152392                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3623613544                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              516437154                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89309003                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24283043                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22066794                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3154705                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28088                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187857591                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150538166                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101088434                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54188183                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10335022                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1356049                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39001632                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11779431                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187857579                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30675                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49672571                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           607                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   774367465                       # The number of ROB reads
system.cpu1.rob.rob_writes                  296360861                       # The number of ROB writes
system.cpu1.timesIdled                          27250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13603063                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2727                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13640361                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                479533                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17586434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35051916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       308974                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       171129                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134244592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9961255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268476802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10132384                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13344325                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5737653                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11727737                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              394                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4240980                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4240973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13344325                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     52637214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52637214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1492668864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1492668864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              564                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17586526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17586526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17586526                       # Request fanout histogram
system.membus.respLayer1.occupancy        91130733157                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62400818630                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    419212166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   583918496.633021                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1462868500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2126371933000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2515273000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    375549273                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       375549273                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    375549273                       # number of overall hits
system.cpu0.icache.overall_hits::total      375549273                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     61163779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      61163779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     61163779                       # number of overall misses
system.cpu0.icache.overall_misses::total     61163779                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 837469583992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 837469583992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 837469583992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 837469583992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    436713052                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    436713052                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    436713052                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    436713052                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140055                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140055                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140055                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140055                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13692.247237                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13692.247237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13692.247237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13692.247237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2265                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.389831                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55438453                       # number of writebacks
system.cpu0.icache.writebacks::total         55438453                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5725292                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5725292                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5725292                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5725292                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55438487                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55438487                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55438487                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55438487                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 732508570994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 732508570994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 732508570994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 732508570994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.126945                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.126945                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.126945                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.126945                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13212.997155                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13212.997155                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13212.997155                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13212.997155                       # average overall mshr miss latency
system.cpu0.icache.replacements              55438453                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    375549273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      375549273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     61163779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     61163779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 837469583992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 837469583992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    436713052                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    436713052                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13692.247237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13692.247237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5725292                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5725292                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55438487                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55438487                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 732508570994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 732508570994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.126945                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.126945                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13212.997155                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13212.997155                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          430987502                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55438453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.774162                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        928864589                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       928864589                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875131146                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875131146                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875131146                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875131146                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    105382344                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     105382344                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    105382344                       # number of overall misses
system.cpu0.dcache.overall_misses::total    105382344                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2258992070218                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2258992070218                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2258992070218                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2258992070218                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980513490                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980513490                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980513490                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980513490                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107477                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107477                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107477                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107477                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21436.153197                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21436.153197                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21436.153197                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21436.153197                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10159874                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       559615                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           219527                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6219                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.280749                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.984724                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     75039990                       # number of writebacks
system.cpu0.dcache.writebacks::total         75039990                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31801300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31801300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31801300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31801300                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73581044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73581044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73581044                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73581044                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1254263150499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1254263150499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1254263150499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1254263150499                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075043                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075043                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075043                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075043                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17046.009166                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17046.009166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17046.009166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17046.009166                       # average overall mshr miss latency
system.cpu0.dcache.replacements              75039990                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633060631                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633060631                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82754873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82754873                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1527385483500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1527385483500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715815504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715815504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115609                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115609                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18456.743732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18456.743732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18957082                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18957082                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63797791                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63797791                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 956422408500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 956422408500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089126                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089126                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14991.465904                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14991.465904                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242070515                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242070515                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22627471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22627471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 731606586718                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 731606586718                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264697986                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264697986                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085484                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085484                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32332.671500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32332.671500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12844218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12844218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9783253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9783253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 297840741999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 297840741999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036960                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036960                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30443.937410                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30443.937410                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    235568000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    235568000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.472905                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.472905                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 83832.028470                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 83832.028470                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2789                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2789                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1002500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1002500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003534                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003534                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47738.095238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47738.095238                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       593500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       593500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025506                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025506                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3956.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3956.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       445500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       445500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025166                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025166                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3010.135135                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3010.135135                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465738                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465738                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 123475847500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 123475847500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385532                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385532                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84241.417975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84241.417975                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 122010109500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 122010109500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385532                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385532                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83241.417975                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83241.417975                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995919                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          952522811                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         75046480                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.692438                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995919                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2043700848                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2043700848                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54896262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            71006347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1241168                       # number of demand (read+write) hits
system.l2.demand_hits::total                127169199                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54896262                       # number of overall hits
system.l2.overall_hits::.cpu0.data           71006347                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25422                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1241168                       # number of overall hits
system.l2.overall_hits::total               127169199                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            542224                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4031326                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2479353                       # number of demand (read+write) misses
system.l2.demand_misses::total                7059947                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           542224                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4031326                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7044                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2479353                       # number of overall misses
system.l2.overall_misses::total               7059947                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  44577474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 382391644499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    649998000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 258034733997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     685653850996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  44577474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 382391644499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    649998000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 258034733997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    685653850996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55438486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        75037673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3720521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134229146                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55438486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       75037673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3720521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134229146                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.053724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.216965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.666399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.053724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.216965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.666399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82212.285882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94855.053771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92276.831346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104073.415120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97118.838285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82212.285882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94855.053771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92276.831346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104073.415120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97118.838285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8690830                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5737653                       # number of writebacks
system.l2.writebacks::total                   5737653                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         372964                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         164766                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              537890                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        372964                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        164766                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             537890                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       542108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3658362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2314587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6522057                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       542108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3658362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2314587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11499453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18021510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  39150301501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 316838522499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    577636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 220032395501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 576598855501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  39150301501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 316838522499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    577636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 220032395501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 934694590387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1511293445888                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.048754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.215610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.622114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048589                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.048754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.215610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.622114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72218.638170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86606.662353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82519.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95063.350611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88407.515528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72218.638170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86606.662353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82519.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95063.350611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81281.656648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83860.533656                       # average overall mshr miss latency
system.l2.replacements                       27137673                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18162785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18162785                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18162785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18162785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115767635                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115767635                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115767635                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115767635                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11499453                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11499453                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 934694590387                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 934694590387                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81281.656648                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81281.656648                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1306500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1306500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.906542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13469.072165                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13331.632653                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1950000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1970500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.906542                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.890909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.092784                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20107.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       365000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       365000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8687199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           551015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9238214                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2553111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1955530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4508641                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 249398575499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 202594862997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  451993438496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11240310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2506545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13746855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.780170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.327976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97684.188231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103600.999727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100250.483127                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       187502                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84185                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           271687                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2365609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1871345                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4236954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 210412786499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 176450974499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 386863760998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.210458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.746583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.308213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88946.561540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94290.990971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91307.047704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54896262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54921684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       542224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           549268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  44577474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    649998000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  45227472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55438486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55470952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.216965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82212.285882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92276.831346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82341.357042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       542108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       549108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  39150301501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    577636000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  39727937501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.215610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72218.638170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82519.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72349.952106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62319148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       690153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63009301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1478215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       523823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2002038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 132993069000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55439871000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 188432940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63797363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1213976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65011339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.431494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89968.691293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105837.030829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94120.561148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       185462                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        80581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       266043                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1292753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       443242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1735995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 106425736000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43581421002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 150007157002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.365116                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82324.880314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98324.213414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86409.901527                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1071                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           85                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1156                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          739                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             782                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12636500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       651500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13288000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1810                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1938                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.408287                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.335938                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.403509                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17099.458728                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15151.162791                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16992.327366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          235                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          249                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          504                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          533                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10163487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       572000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10735487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.278453                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.226562                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.275026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20165.648810                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19724.137931                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20141.626642                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999943                       # Cycle average of tags in use
system.l2.tags.total_refs                   278685926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27139065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.268811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.331502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.668377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.413475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.048770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.526015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.336344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2172432241                       # Number of tag accesses
system.l2.tags.data_accesses               2172432241                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      34694912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     234484864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        448000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     148216704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    707614592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1125459072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     34694912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       448000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35142912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    367209792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       367209792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         542108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3663826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2315886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11056478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17585298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5737653                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5737653                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16297205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110144334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           210439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69621680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    332387075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528660734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16297205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       210439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16507644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172489078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172489078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172489078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16297205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110144334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          210439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69621680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    332387075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            701149812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5570085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    542108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3457147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2244111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11021479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012926964250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33454867                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5248197                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17585298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5737653                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17585298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5737653                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 313453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                167568                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            812208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            819354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1068823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1568339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1782618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1486628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1099265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1095517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1249679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1005017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           969556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           843228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           902706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           852651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           880123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           836133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            293240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            362029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            348182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            412929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            420120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            394262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            407412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            395763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            372037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           345280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           310321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           319227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           310609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           286860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           296906                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 569274969438                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                86359225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            893122063188                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32959.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51709.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12859304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3015419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17585298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5737653                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3998196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3552660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3687228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2083103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1713673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1234945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  331412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  254014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  182251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   79323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  62412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  25229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 313705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 349294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 360655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 365397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 366269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 366805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 371172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 383916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 368368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 364766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 359722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 351566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 348059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 350086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6967168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.824135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.937070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.274068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2142146     30.75%     30.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3372590     48.41%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       541131      7.77%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       405819      5.82%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       152762      2.19%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64138      0.92%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60105      0.86%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39970      0.57%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188507      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6967168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.576996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    410.519037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       341488    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.289917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296237     86.75%     86.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5193      1.52%     88.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26255      7.69%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9114      2.67%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3173      0.93%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1006      0.29%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              325      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              125      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               38      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1105398080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20060992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               356483456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1125459072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            367209792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       519.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    528.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2128887125500                       # Total gap between requests
system.mem_ctrls.avgGap                      91278.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     34694912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    221257408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       448000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    143623104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    705374656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    356483456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16297205.367300234735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103931014.934193745255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 210438.579713086045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67463933.079787597060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 331334912.442514836788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167450607.526456236839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       542108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3663826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2315886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11056478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5737653                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  16790802312                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 166578872563                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    282746880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 124165489518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 585304151915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50796009650809                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30973.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45465.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40392.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53614.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52937.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8853098.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23099328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12277572615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         53829124020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13765155660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     168052410240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     396060894750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     483967723200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1151052208485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.682571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1253973046147                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71088160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 803825999853                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26646308640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14162829945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         69491849280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15310526220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     168052410240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     645088238070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     274260486720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1213012649115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.787185                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 706249555172                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71088160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1351549490828                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20584945670.454544                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100092000022.349152                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 784079551000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   317411987000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1811475219000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18830719                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18830719                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18830719                       # number of overall hits
system.cpu1.icache.overall_hits::total       18830719                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37691                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37691                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37691                       # number of overall misses
system.cpu1.icache.overall_misses::total        37691                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1114363500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1114363500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1114363500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1114363500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18868410                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18868410                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18868410                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18868410                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001998                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001998                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001998                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001998                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29565.771670                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29565.771670                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29565.771670                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29565.771670                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32434                       # number of writebacks
system.cpu1.icache.writebacks::total            32434                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5225                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5225                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5225                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5225                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32466                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32466                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32466                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32466                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    982923000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    982923000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    982923000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    982923000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001721                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001721                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30275.457402                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30275.457402                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30275.457402                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30275.457402                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32434                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18830719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18830719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37691                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37691                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1114363500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1114363500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18868410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18868410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001998                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001998                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29565.771670                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29565.771670                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5225                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5225                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32466                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32466                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    982923000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    982923000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001721                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001721                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30275.457402                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30275.457402                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.188508                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17840454                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32434                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           550.054079                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335849000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.188508                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37769286                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37769286                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37552304                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37552304                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37552304                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37552304                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8805387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8805387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8805387                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8805387                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 535128971938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 535128971938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 535128971938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 535128971938                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46357691                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46357691                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46357691                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46357691                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189944                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189944                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189944                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189944                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60772.907760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60772.907760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60772.907760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60772.907760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3116679                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       214635                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            44227                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2586                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.470052                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.998840                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3720307                       # number of writebacks
system.cpu1.dcache.writebacks::total          3720307                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6429341                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6429341                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6429341                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6429341                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2376046                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2376046                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2376046                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2376046                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162517357642                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162517357642                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162517357642                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162517357642                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051255                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051255                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051255                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051255                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68398.237089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68398.237089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68398.237089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68398.237089                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3720307                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33230356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33230356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5008905                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5008905                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 273910044500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 273910044500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38239261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38239261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130989                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130989                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 54684.615600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54684.615600                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3794357                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3794357                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1214548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1214548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65823744500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65823744500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54196.083234                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54196.083234                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4321948                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4321948                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3796482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3796482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 261218927438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 261218927438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8118430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8118430                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.467637                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.467637                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68805.522438                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68805.522438                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2634984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2634984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1161498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1161498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  96693613142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  96693613142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.143069                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.143069                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83249.056944                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83249.056944                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6652000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6652000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.340249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.340249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40560.975610                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40560.975610                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1136500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1136500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.307522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.307522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8176.258993                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8176.258993                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       997500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       997500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.307522                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.307522                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7176.258993                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7176.258993                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450057                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450057                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118206025000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118206025000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355515                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355515                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87461.608013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87461.608013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 116854506000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 116854506000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355515                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355515                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86461.608013                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86461.608013                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.672584                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43728905                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3727428                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.731657                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335860500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.672584                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927268                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927268                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104047857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104047857                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2128887206000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120483271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23900438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116068390                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21400020                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17659397                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             404                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13759709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13759709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55470952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65012320                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1938                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1938                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166315424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    225126534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        97366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11168693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402708017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7096124032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9604970624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4153600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    476213184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17181461440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44811477                       # Total snoops (count)
system.tol2bus.snoopTraffic                 368096192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        179042691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059348                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              168587993     94.16%     94.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10283494      5.74%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 171195      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          179042691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268469584484                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112573304727                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83170571759                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5594141568                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          48747402                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9553533858500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45140                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704300                       # Number of bytes of host memory used
host_op_rate                                    45186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                187921.03                       # Real time elapsed on the host
host_tick_rate                               39509398                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482771588                       # Number of instructions simulated
sim_ops                                    8491379250                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.424647                       # Number of seconds simulated
sim_ticks                                7424646652500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.461811                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              530520004                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           549979312                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         37117306                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        607209781                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            626818                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         640214                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13396                       # Number of indirect misses.
system.cpu0.branchPred.lookups              609137801                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10607                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        502073                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         37101484                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404341648                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105177635                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1513617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      577864336                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3065079128                       # Number of instructions committed
system.cpu0.commit.committedOps            3065581360                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  14734778387                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.208051                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.100877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  13988567515     94.94%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267625628      1.82%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65756818      0.45%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21655438      0.15%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20882782      0.14%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22098188      0.15%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    135068047      0.92%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    107946336      0.73%     99.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105177635      0.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  14734778387                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1019554994                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1584859                       # Number of function calls committed.
system.cpu0.commit.int_insts               2539548300                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834599171                       # Number of loads committed
system.cpu0.commit.membars                    1000987                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1001998      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575349917     51.39%     51.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398601543     13.00%     64.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94758797      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31650697      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31651084      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468343985     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1315933      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366757259     11.96%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64679851      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3065581360                       # Class of committed instruction
system.cpu0.commit.refs                     901097028                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3065079128                       # Number of Instructions Simulated
system.cpu0.committedOps                   3065581360                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.842158                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.842158                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          13477882639                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16107                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447417086                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3970544462                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               220930559                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                860644483                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              39180921                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25403                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            231805126                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  609137801                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114354845                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  14670065730                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               776523                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          505                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4637983086                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 295                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          804                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               78393702                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.041043                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121179543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         531146822                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.312499                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       14830443728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.312775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.842343                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             11935764313     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2190512776     14.77%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97437817      0.66%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               450458151      3.04%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29349062      0.20%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1407799      0.01%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101222580      0.68%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24277980      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13250      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         14830443728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1098272640                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               976177506                       # number of floating regfile writes
system.cpu0.idleCycles                       11153741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38773608                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445734650                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.343424                       # Inst execution rate
system.cpu0.iew.exec_refs                  2781435014                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67568123                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5887907549                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            991030361                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            586136                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33510694                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76324884                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3632552699                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2713866891                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33689161                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5096957564                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              50934319                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           4319728172                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              39180921                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           4418193781                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    194919356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          997698                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2402062                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    156431190                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9827027                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2402062                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9971673                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28801935                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2821269368                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3248753456                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811173                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2288536320                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.218895                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3254178044                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5351571142                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1765425427                       # number of integer regfile writes
system.cpu0.ipc                              0.206519                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.206519                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1005015      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732934809     33.78%     33.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13550      0.00%     33.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2255      0.00%     33.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          403444152      7.86%     41.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1003      0.00%     41.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103401972      2.02%     43.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32645417      0.64%     44.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.61%     44.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32555407      0.63%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1648499607     32.13%     77.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1333223      0.03%     77.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1077554507     21.00%     98.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65801038      1.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5130646724                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2037729186                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3786667438                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1041477943                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1405733226                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  643909510                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.125503                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               24078145      3.74%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2894      0.00%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               173068      0.03%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               51979      0.01%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            169871840     26.38%     30.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               85399      0.01%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             328950166     51.09%     81.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10278      0.00%     81.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        120685738     18.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3735822033                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       21967858233                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2207275513                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2796191492                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3630820405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5130646724                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1732294                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      566971342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18878984                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        218677                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    529064778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  14830443728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.345954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.079229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        12869803157     86.78%     86.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          749953039      5.06%     91.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          341014521      2.30%     94.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          230423392      1.55%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          367753884      2.48%     98.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          174002464      1.17%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           45343460      0.31%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           22892637      0.15%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           29257174      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    14830443728                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.345694                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39159592                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24947369                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           991030361                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76324884                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1101102630                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             588117884                       # number of misc regfile writes
system.cpu0.numCycles                     14841597469                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7695954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10843224507                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2595290975                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             572830338                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               333077761                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2351653329                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             21687037                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5381790765                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3782718761                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3214695991                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                924183434                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10485617                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              39180921                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2690304190                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               619405021                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1376626313                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4005164452                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        472915                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12562                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1440702279                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12562                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 18272924313                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7382647685                       # The number of ROB writes
system.cpu0.timesIdled                         159774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2882                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.803493                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              529494792                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           564472359                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36664787                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        604745976                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            590696                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         595240                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4544                       # Number of indirect misses.
system.cpu1.branchPred.lookups              606560496                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3435                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        493923                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36656727                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404136633                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104176325                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1492208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      569458292                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3063113072                       # Number of instructions committed
system.cpu1.commit.committedOps            3063609582                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  14740410916                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.207837                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.100617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  13996060388     94.95%     94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    266341330      1.81%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     65147186      0.44%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21466399      0.15%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     20838056      0.14%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     22140601      0.15%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    134575563      0.91%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    109665068      0.74%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104176325      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  14740410916                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1017840315                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1505911                       # Number of function calls committed.
system.cpu1.commit.int_insts               2539046104                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834478828                       # Number of loads committed
system.cpu1.commit.membars                     988701                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       988701      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576026154     51.44%     51.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398335755     13.00%     64.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      93972206      3.07%     67.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31258423      1.02%     68.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31258423      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467698146     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1054618      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367274605     11.99%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64286503      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3063609582                       # Class of committed instruction
system.cpu1.commit.refs                     900313872                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3063113072                       # Number of Instructions Simulated
system.cpu1.committedOps                   3063609582                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.843788                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.843788                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          13484510097                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8070                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447047897                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3956541558                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               215733565                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                865462189                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38698683                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16451                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            230310004                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  606560496                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                112286293                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  14679543138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               732476                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4617314861                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77413486                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.040881                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         116464657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         530085488                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311201                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       14834714538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.838841                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             11947812893     80.54%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2185635673     14.73%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97138538      0.65%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               450375378      3.04%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29002992      0.20%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1366005      0.01%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                99658048      0.67%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                23721648      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3363      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         14834714538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1094987564                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974369564                       # number of floating regfile writes
system.cpu1.idleCycles                        2354501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38297347                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               444835173                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.342467                       # Inst execution rate
system.cpu1.iew.exec_refs                  2769531165                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66869950                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5924781833                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            988678398                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            575324                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33074996                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75451511                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3622232724                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2702661215                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33254935                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5081201622                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              51050779                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           4295961835                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38698683                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           4394729841                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    193572221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          977796                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2357152                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    154199570                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9616467                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2357152                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9802949                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28494398                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2814570502                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3243408593                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812263                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2286170983                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.218602                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3248724704                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5337190146                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1763334902                       # number of integer regfile writes
system.cpu1.ipc                              0.206450                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.206450                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           990939      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1731033559     33.85%     33.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     33.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     33.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          403052485      7.88%     41.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102426546      2.00%     43.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32225502      0.63%     44.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     44.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32140467      0.63%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1640799974     32.08%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1061244      0.02%     77.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1073889090     21.00%     98.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65380701      1.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5114456557                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2031348481                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3773982174                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039260912                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1397915899                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  642373424                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.125600                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               24211034      3.77%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2986      0.00%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               184588      0.03%      3.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               50757      0.01%      3.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            170147178     26.49%     30.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               82660      0.01%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             327382971     50.96%     81.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  129      0.00%     81.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        120311121     18.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3724490561                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       21950714001                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2204147681                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2785295765                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3620528149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5114456557                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1704575                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      558623142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18695099                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        212367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    522059120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  14834714538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.344763                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.077316                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        12877641863     86.81%     86.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          750435706      5.06%     91.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          341368765      2.30%     94.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          229394524      1.55%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          365224878      2.46%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          173245477      1.17%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           45195122      0.30%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           22863504      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           29344699      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    14834714538                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.344708                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         38579217                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        24580251                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           988678398                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75451511                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098122198                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             586279207                       # number of misc regfile writes
system.cpu1.numCycles                     14837069039                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12128984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10850038673                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2594148724                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             569975135                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               327084037                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2352735912                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             21699100                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5364498091                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3770639504                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3204928022                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                928601473                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10206751                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38698683                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2689835337                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               610779298                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1369017768                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3995480323                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        456335                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11433                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1431831629                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11435                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 18269190821                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7360529127                       # The number of ROB writes
system.cpu1.timesIdled                          31991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        808735534                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3927564                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           825702815                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4106                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18135883                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests   1112600000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    2209050153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25553652                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     15430094                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    497195026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    435117550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    993627222                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      450547644                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp         1109650916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12465451                       # Transaction distribution
system.membus.trans_dist::CleanEvict       1083986941                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           522566                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5103                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2419173                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2408878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq    1109650919                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   3321109947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             3321109947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  71969615680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             71969615680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           433834                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1112597761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1112597761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1112597761                       # Request fanout histogram
system.membus.respLayer1.occupancy       5672355966113                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             76.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2630028215734                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              35.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1600                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4810471.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5535598.155097                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          800    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     16096500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7420798275500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3848377000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114189913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114189913                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114189913                       # number of overall hits
system.cpu0.icache.overall_hits::total      114189913                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164929                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164929                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164929                       # number of overall misses
system.cpu0.icache.overall_misses::total       164929                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9078371998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9078371998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9078371998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9078371998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114354842                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114354842                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114354842                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114354842                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 55044.122004                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55044.122004                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 55044.122004                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55044.122004                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4659                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.959459                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151253                       # number of writebacks
system.cpu0.icache.writebacks::total           151253                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13676                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13676                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13676                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13676                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151253                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151253                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151253                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151253                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8276627498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8276627498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8276627498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8276627498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001323                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54720.418755                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54720.418755                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54720.418755                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54720.418755                       # average overall mshr miss latency
system.cpu0.icache.replacements                151253                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114189913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114189913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9078371998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9078371998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114354842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114354842                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 55044.122004                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55044.122004                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13676                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13676                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151253                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151253                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8276627498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8276627498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54720.418755                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54720.418755                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114341422                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151285                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           755.801448                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        228860937                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       228860937                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    501699402                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       501699402                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    501699402                       # number of overall hits
system.cpu0.dcache.overall_hits::total      501699402                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    461340540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     461340540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    461340540                       # number of overall misses
system.cpu0.dcache.overall_misses::total    461340540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 39964626826975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 39964626826975                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 39964626826975                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 39964626826975                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963039942                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963039942                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963039942                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963039942                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.479046                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.479046                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.479046                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.479046                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86627.173122                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86627.173122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86627.173122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86627.173122                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs  10916464708                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2464200                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        197964266                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          39557                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.143612                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.294916                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    248024086                       # number of writebacks
system.cpu0.dcache.writebacks::total        248024086                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    213072520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    213072520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    213072520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    213072520                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248268020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248268020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248268020                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248268020                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 25893303126871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 25893303126871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 25893303126871                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 25893303126871                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257796                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257796                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257796                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257796                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104295.765225                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104295.765225                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104295.765225                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104295.765225                       # average overall mshr miss latency
system.cpu0.dcache.replacements             248023878                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    454507514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      454507514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    442543308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    442543308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 38942378333500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 38942378333500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897050822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897050822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.493331                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.493331                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87996.762417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87996.762417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    198483009                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    198483009                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    244060299                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    244060299                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 25718689689000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25718689689000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.272070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.272070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105378.424080                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105378.424080                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     47191888                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47191888                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     18797232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     18797232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1022248493475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1022248493475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65989120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65989120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.284854                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.284854                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54382.926884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54382.926884                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14589511                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14589511                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4207721                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4207721                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 174613437871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 174613437871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063764                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063764                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41498.340282                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41498.340282                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5799                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5799                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1734                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1734                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.230187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.230187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44192.329873                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44192.329873                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1576                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1576                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          158                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          158                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       890500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       890500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020974                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020974                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5636.075949                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5636.075949                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2331                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2331                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10939000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10939000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6642                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6642                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.350949                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.350949                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4692.835693                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4692.835693                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2276                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2276                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8668000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8668000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.342668                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.342668                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3808.435852                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3808.435852                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5259                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5259                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       496814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       496814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6692973500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6692973500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       502073                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       502073                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989525                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989525                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13471.789241                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13471.789241                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       496814                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       496814                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6196159500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6196159500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989525                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989525                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12471.789241                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12471.789241                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981688                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          750612290                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248511398                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.020434                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981688                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999428                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175623746                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175623746                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               70641                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36539754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            36489347                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73116920                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              70641                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36539754                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17178                       # number of overall hits
system.l2.overall_hits::.cpu1.data           36489347                       # number of overall hits
system.l2.overall_hits::total                73116920                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             80612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         211470061                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         210349254                       # number of demand (read+write) misses
system.l2.demand_misses::total              421919349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            80612                       # number of overall misses
system.l2.overall_misses::.cpu0.data        211470061                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19422                       # number of overall misses
system.l2.overall_misses::.cpu1.data        210349254                       # number of overall misses
system.l2.overall_misses::total             421919349                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7275363992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 24979336223674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1769365997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 24891548051841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     49879929005504                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7275363992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 24979336223674                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1769365997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 24891548051841                       # number of overall miss cycles
system.l2.overall_miss_latency::total    49879929005504                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       248009815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246838601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            495036269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      248009815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246838601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           495036269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.532961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.852668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.530656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852173                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.852300                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.532961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.852668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.530656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852173                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.852300                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90251.624969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118122.329495                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91101.122284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118334.377605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118221.477929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90251.624969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118122.329495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91101.122284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118334.377605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118221.477929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          170398393                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   9454376                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.023230                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 694242458                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12465451                       # number of writebacks
system.l2.writebacks::total                  12465451                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       21593440                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            516                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       20844729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            42439343                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      21593440                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           516                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      20844729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           42439343                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        79954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    189876621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    189504525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         379480006                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    189876621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    189504525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    750138953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total       1129618959                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6431889493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 21523735192138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1559854498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 21493213239081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 43024940175210                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6431889493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 21523735192138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1559854498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 21493213239081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 73265881188689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116290821363899                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.528611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.765601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.516557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.767726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.766570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.528611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.765601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.516557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.767726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.281891                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80444.874465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113356.426288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82505.791706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113417.942073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113378.674752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80444.874465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113356.426288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82505.791706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113417.942073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97669.746246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102946.945461                       # average overall mshr miss latency
system.l2.replacements                     1527330875                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17179886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17179886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17179886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17179886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    453087047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453087047                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    453087047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453087047                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    750138953                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      750138953                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 73265881188689                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 73265881188689                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97669.746246                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97669.746246                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           47956                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           46677                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                94633                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         49676                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         49749                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              99425                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    439504495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    456336492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    895840987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        97632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        96426                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           194058                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.508809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.515929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.512347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8847.421189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9172.777181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9010.218627                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          824                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          993                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1817                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        48852                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        48756                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         97608                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1016854080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1025814119                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2042668199                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.500369                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.505631                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.502984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20814.993859                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21039.751395                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20927.262099                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                312                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            393                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.175573                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.221374                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.206107                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       469000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1176500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1645500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.175573                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.221374                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.206107                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20391.304348                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20284.482759                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20314.814815                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2719262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2699966                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5419228                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1531963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1505585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3037548                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 135095640617                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 135956296373                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  271051936990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4251225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4205551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8456776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.360358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.357999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88184.662826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90301.309041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89233.795479                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       310964                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       313568                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           624532                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1220999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1192017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2413016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 104184532117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 104912988873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 209097520990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.287211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.283439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.285335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85327.287014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88012.997191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86654.013479                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         70641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              87819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        80612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           100034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7275363992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1769365997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9044729989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         187853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.532961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.530656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.532512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90251.624969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91101.122284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90416.558260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          658                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          516                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1174                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18906                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6431889493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1559854498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7991743991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.528611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.516557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.526263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80444.874465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82505.791706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80839.004562                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33820492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     33789381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          67609873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    209938098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    208843669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       418781767                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 24844240583057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 24755591755468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 49599832338525                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243758590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242633050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486391640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.861254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.860739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118340.791022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118536.472156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118438.375896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     21282476                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     20531161                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     41813637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    188655622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    188312508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    376968130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 21419550660021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 21388300250208                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 42807850910229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.773945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.776121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113537.833821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113578.755216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113558.275895                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1655570077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1527330939                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.083963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.622566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.009857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.630308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.603758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.131362                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.275353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.118809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.486428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9251471027                       # Number of tag accesses
system.l2.tags.data_accesses               9251471027                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5116992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12174433344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1209984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12150002880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  46841063616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        71171826816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5116992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1209984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6326976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    797788864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       797788864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      190225521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      189843795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    731891619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1112059794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12465451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12465451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           689190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1639732355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           162969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1636441901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6308860988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9585887403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       689190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       162969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           852159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107451425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107451425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107451425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          689190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1639732355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          162969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1636441901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6308860988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9693338828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8550840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 188579349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 188176776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 729281174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002774368250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       530134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       530134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1233613692                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8086459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1112059797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12465451                       # Number of write requests accepted
system.mem_ctrls.readBursts                1112059797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12465451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5923641                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3914611                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          53057778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          54274696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2         133574997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          99136914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         105326746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          93508227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          74196988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          63998270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          74955499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          47673404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         49253712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         48152226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         56033583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         63976476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         48251177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         40765463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            504644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            501608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            461576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            604032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            539130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            547919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            504632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            505094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            679509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            506664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           669570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           508069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           504851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           504626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           504558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           504372                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 56345106541757                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5530680780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            77085159466757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50938.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69688.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                892895137                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7762120                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6            1112059797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12465451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5618943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8483634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                12990149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                18901639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                25701109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                33263915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                41469646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                51504782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                63094563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                82853256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              172705666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              305858019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12              160843857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               46688998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               34353158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               22573806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16               13429453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                4982749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 685594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 133220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 284946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 399911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 472584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 518872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 544448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 557295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 564733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 569461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 573335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 581371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 563190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 558768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 555946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 551456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 550259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 550942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  74815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  26531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    214029747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.317996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.946617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.491138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10102130      4.72%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    118775268     55.49%     60.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     14824440      6.93%     67.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     29328434     13.70%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639     12274466      5.73%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4578691      2.14%     88.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      5336774      2.49%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3432450      1.60%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     15377094      7.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    214029747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       530134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2086.522077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    387.734553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4291.023317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       383050     72.26%     72.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        65330     12.32%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        35992      6.79%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        14636      2.76%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         9222      1.74%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         6613      1.25%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         3429      0.65%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2143      0.40%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1688      0.32%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1342      0.25%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527         1029      0.19%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          779      0.15%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          763      0.14%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          781      0.15%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          721      0.14%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          719      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          615      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          479      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          317      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          274      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          109      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           62      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        530134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       530134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.129609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.118249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           503380     94.95%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6897      1.30%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8671      1.64%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5039      0.95%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3233      0.61%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1684      0.32%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              794      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              308      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               89      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        530134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            70792713984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               379113024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               547254656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             71171827008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            797788864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9534.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9585.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        75.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    74.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7424646720000                       # Total gap between requests
system.mem_ctrls.avgGap                       6602.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5116864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12069078336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1209984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12043313664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  46673995136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    547254656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 689172.729624388041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1625542453.516780376434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 162968.563573672378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1622072298.881027460098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6286359111.821719169617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73707838.448544949293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    190225521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    189843795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    731891621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12465451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3114025102                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 13555058953372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    767820919                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 13540850966322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 49985367701042                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 185740535789441                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38947.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71257.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40612.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71326.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68296.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14900426.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         664208039040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         353034929940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        3063499395600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22875183180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586094889120.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3336813581550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41116035360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       8067642053790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1086.602829                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78354840640                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 247925080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 7098366731860                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         863964397380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         459207959925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4834312736820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21760274700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586094889120.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3354234914490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26445439200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10146020611635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1366.532454                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38971218972                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 247925080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 7137750353528                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2206                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5536853.713768                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7013221.037451                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1104    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     51881000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7418533966000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6112686500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    112246802                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       112246802                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    112246802                       # number of overall hits
system.cpu1.icache.overall_hits::total      112246802                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39491                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39491                       # number of overall misses
system.cpu1.icache.overall_misses::total        39491                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2206804500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2206804500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2206804500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2206804500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    112286293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    112286293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    112286293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    112286293                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000352                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000352                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000352                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000352                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 55881.200780                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55881.200780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 55881.200780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55881.200780                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36600                       # number of writebacks
system.cpu1.icache.writebacks::total            36600                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2891                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2891                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2891                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2891                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36600                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36600                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36600                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36600                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2017351500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2017351500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2017351500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2017351500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55118.893443                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55118.893443                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55118.893443                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55118.893443                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36600                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    112246802                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      112246802                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2206804500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2206804500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    112286293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    112286293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000352                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000352                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 55881.200780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55881.200780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2891                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2891                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36600                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36600                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2017351500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2017351500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55118.893443                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55118.893443                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113306133                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36632                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3093.091641                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        224609186                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       224609186                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    499432038                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       499432038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    499432038                       # number of overall hits
system.cpu1.dcache.overall_hits::total      499432038                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    461704981                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     461704981                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    461704981                       # number of overall misses
system.cpu1.dcache.overall_misses::total    461704981                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 40017437166290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 40017437166290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 40017437166290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 40017437166290                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    961137019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    961137019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    961137019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    961137019                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.480374                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.480374                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.480374                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.480374                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86673.176191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86673.176191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86673.176191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86673.176191                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs  10861856196                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2478340                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        196594753                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          39478                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.249980                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.777750                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246824357                       # number of writebacks
system.cpu1.dcache.writebacks::total        246824357                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    214617230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    214617230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    214617230                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    214617230                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247087751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247087751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247087751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247087751                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 25802191951267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 25802191951267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 25802191951267                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 25802191951267                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257079                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104425.216737                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104425.216737                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104425.216737                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104425.216737                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246824160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453346514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      453346514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    442456730                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    442456730                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 38962857578500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 38962857578500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    895803244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    895803244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.493922                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.493922                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88060.266545                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88060.266545                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    199522842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    199522842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    242933888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    242933888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 25627246891500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 25627246891500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271191                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271191                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105490.621759                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105490.621759                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     46085524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      46085524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     19248251                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     19248251                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1054579587790                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1054579587790                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65333775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65333775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 54788.333121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54788.333121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     15094388                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     15094388                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4153863                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4153863                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 174945059767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 174945059767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063579                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063579                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42116.232473                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42116.232473                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1497                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1497                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     58561000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     58561000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181411                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181411                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39118.904476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39118.904476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1219                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1219                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          278                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          278                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033689                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033689                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4287.769784                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4287.769784                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4035                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4035                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16347000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16347000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7183                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7183                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438257                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438257                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5192.820839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5192.820839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13203000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13203000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437839                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437839                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4198.092210                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4198.092210                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3650                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3650                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       490273                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       490273                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6622358999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6622358999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       493923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       493923                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992610                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13507.492762                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13507.492762                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       490273                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       490273                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6132085999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6132085999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992610                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12507.492762                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12507.492762                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.976477                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          747162622                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247328326                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.020934                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.976477                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2170621053                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2170621053                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7424646652500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487173897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29645337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477855547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1514865424                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq       1155709736                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          612575                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5415                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         617990                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8854020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8854020                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        187854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486986044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744953742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       109800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741395593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486912894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19360320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31746167552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4684800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31594429184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63364641856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2684456633                       # Total snoops (count)
system.tol2bus.snoopTraffic                 861307776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       3180350860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2703404389     85.00%     85.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1              461516377     14.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2               15430094      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         3180350860                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       992790245847                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373655552109                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227240776                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371877346090                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55250298                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1242663                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
