module top_module(
    output reg zero); // Added 'reg' datatype for the output signal

    assign zero = 0; // Assigned a constant value of 0 to the output signal

endmodule
