<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avst_axist_bridge_14/sim/ftile_ghrd_avst_axist_bridge.sv"
   type="SYSTEM_VERILOG"
   library="avst_axist_bridge_14" />
 <file
   path="avst_axist_bridge_14/sim/avst_to_axist_rx_mac_seg_if_v2.sv"
   type="SYSTEM_VERILOG"
   library="avst_axist_bridge_14" />
 <file
   path="avst_axist_bridge_14/sim/axist_to_avst_bridge_v2.sv"
   type="SYSTEM_VERILOG"
   library="avst_axist_bridge_14" />
 <file
   path="avst_axist_bridge_14/sim/axist_to_avst_tx_mac_seg_if_v2.sv"
   type="SYSTEM_VERILOG"
   library="avst_axist_bridge_14" />
 <file
   path="avst_axist_bridge_14/sim/keep2empty_v2.sv"
   type="SYSTEM_VERILOG"
   library="avst_axist_bridge_14" />
 <file
   path="avst_axist_bridge_14/sim/hssi_ss_delay_reg_v2.v"
   type="VERILOG"
   library="avst_axist_bridge_14" />
 <file
   path="sim/subsys_ftile_25gbe_1588_avst_axist_bridge_0.v"
   type="VERILOG"
   library="subsys_ftile_25gbe_1588_avst_axist_bridge_0"
   hasInlineConfiguration="true" />
 <topLevel
   name="subsys_ftile_25gbe_1588_avst_axist_bridge_0.subsys_ftile_25gbe_1588_avst_axist_bridge_0" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
