Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/mips_simu_isim_beh.exe" -prj "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/mips_simu_beh.prj" "mips_simu" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/tipos.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/MemoriaDeInstrucciones.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/MemoriaDeDatos.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/ExtensorSigno.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/ControlBranch.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/control.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/BancoDeRegistros.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/AluControl.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/mips.vhd" into library work
Parsing VHDL file "C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/mips_simu.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package tipos
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_signed
Compiling architecture behavioral of entity MemoriaDeInstrucciones [memoriadeinstrucciones_default]
Compiling architecture behavioral of entity MemoriaDeDatos [memoriadedatos_default]
Compiling architecture behavioral of entity BancoDeRegistros [bancoderegistros_default]
Compiling architecture behavioral of entity ControlBranch [controlbranch_default]
Compiling architecture behavioral of entity AluControl [alucontrol_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity alu8bit [alu8bit_default]
Compiling architecture behavioral of entity ExtensorSigno [extensorsigno_default]
Compiling architecture behavioral of entity mips [mips_default]
Compiling architecture behavior of entity mips_simu
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable C:/Users/Vicky/TOC/DEFINITIVOsinSEGMENTARconPantalla/DEFINITIVOsinSEGMENTAR/mips_simu_isim_beh.exe
Fuse Memory Usage: 33796 KB
Fuse CPU Usage: 982 ms
