{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":76
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"2 channels"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":78
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":79
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":77
      , "parent":"76"
      , "bw":"34133.00"
      , "num_channels":"2"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":80
      , "parent":"76"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":81
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":84
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":82
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"tree"
              , "Reads":"3"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":83
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":91
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":92
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":85
      , "parent":"76"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":86
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"324"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp"
                , "line":33
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":87
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"327"
              , "Latency":"238 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp"
                , "line":33
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":88
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"324"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"PREFETCHING"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp"
                , "line":37
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":89
      , "parent":"76"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":90
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"577"
              , "Latency":"72 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"Yes"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"MainKernel"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u119070/git/elastic-sycl-hls/experiments/get_tanh_double_dram.cpp"
                , "line":37
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":78
      , "to":77
    }
    , {
      "from":77
      , "to":78
    }
    , {
      "from":79
      , "to":77
    }
    , {
      "from":77
      , "to":79
    }
    , {
      "from":82
      , "to":81
    }
    , {
      "from":84
      , "to":81
    }
    , {
      "from":81
      , "to":77
    }
    , {
      "from":86
      , "to":82
    }
    , {
      "from":87
      , "to":82
    }
    , {
      "from":88
      , "to":82
    }
    , {
      "from":90
      , "to":84
    }
    , {
      "from":77
      , "to":91
    }
    , {
      "from":77
      , "to":92
    }
    , {
      "from":91
      , "to":86
      , "reverse":1
    }
    , {
      "from":92
      , "to":87
      , "reverse":1
    }
    , {
      "from":91
      , "to":88
      , "reverse":1
    }
  ]
}
