// Seed: 7346234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output uwire id_2,
    output tri   id_3,
    output tri1  id_4,
    input  wand  id_5,
    input  wand  id_6
    , id_9,
    output tri1  id_7
);
  tri0 id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_10,
      id_12,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11
  );
  wire id_13, id_14, id_15;
  assign id_4 = id_9;
  supply1 id_16, id_17;
  id_18 :
  assert property (@(*) 1) id_16 = 1;
  assign id_3 = 1;
  always id_11 = id_12 * 1;
endmodule
