sim.o: /home/cjy/ysyx-workbench/npc/vsrc/testbench/csrc/sim.cpp \
 Vysyx_24100029_IFU_tb.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilatedos.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated_config.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated_types.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated_funcs.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated_vcd_c.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated.h \
 /home/cjy/oss-cad-suite/share/verilator/include/verilated_trace.h
