int F_1 ( void )\r\n{\r\nif ( F_2 ( V_1 ) )\r\nreturn 9 ;\r\nif ( F_2 ( V_2 ) || F_2 ( V_3 ) )\r\nreturn 4 ;\r\nif ( F_2 ( V_4 ) )\r\nreturn 5 ;\r\nelse\r\nreturn 3 ;\r\n}\r\nint F_3 ( int V_5 )\r\n{\r\nreturn V_6 [ V_5 ] ;\r\n}\r\nstatic T_1 F_4 ( int V_5 )\r\n{\r\nunion V_7 V_8 ;\r\nswitch ( V_5 ) {\r\ncase 0 :\r\nV_8 . V_9 = F_5 ( F_6 ( 0 ) ) ;\r\nif ( V_8 . V_10 . V_11 == 15 )\r\nreturn V_12 ;\r\nif ( V_8 . V_10 . V_8 == 2 )\r\nreturn V_13 ;\r\nelse if ( V_8 . V_10 . V_8 == 3 )\r\nreturn V_14 ;\r\nelse\r\nreturn V_12 ;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 :\r\nV_8 . V_9 = F_5 ( F_6 ( V_5 ) ) ;\r\nif ( V_8 . V_10 . V_11 == 15 )\r\nreturn V_12 ;\r\nif ( V_8 . V_10 . V_8 == 2 )\r\nreturn V_13 ;\r\nelse if ( V_8 . V_10 . V_8 == 3 )\r\nreturn V_14 ;\r\nelse\r\nreturn V_12 ;\r\ncase 7 :\r\nV_8 . V_9 = F_5 ( F_6 ( 3 ) ) ;\r\nif ( V_8 . V_10 . V_11 == 15 ) {\r\nreturn V_12 ;\r\n} else if ( V_8 . V_10 . V_8 != 0 ) {\r\nV_8 . V_9 = F_5 ( F_6 ( 1 ) ) ;\r\nif ( V_8 . V_10 . V_8 != 0 )\r\nreturn V_12 ;\r\n}\r\nreturn V_15 ;\r\ncase 8 :\r\nreturn V_16 ;\r\ndefault:\r\nreturn V_12 ;\r\n}\r\n}\r\nstatic T_1 F_7 ( int V_5 )\r\n{\r\nunion V_17 V_18 ;\r\nif ( F_2 ( V_1 ) )\r\nreturn F_4 ( V_5 ) ;\r\nif ( V_5 == 2 )\r\nreturn V_15 ;\r\nif ( V_5 == 3 )\r\nreturn V_16 ;\r\nif ( ( F_2 ( V_19 ) &&\r\n( V_5 == 4 || V_5 == 5 ) ) ||\r\n( F_2 ( V_20 ) &&\r\nV_5 >= 4 && V_5 <= 7 ) ) {\r\nreturn V_12 ;\r\n}\r\nif ( F_2 ( V_20 ) ) {\r\nunion V_7 V_21 ;\r\nif ( V_5 == 0 )\r\nV_21 . V_9 = F_5 ( F_6 ( 2 ) ) ;\r\nelse if ( V_5 == 1 )\r\nV_21 . V_9 = F_5 ( F_6 ( 1 ) ) ;\r\nelse\r\nreturn V_12 ;\r\nif ( V_21 . V_10 . V_11 == 15 )\r\nreturn V_12 ;\r\nif ( V_21 . V_10 . V_8 == 9 )\r\nreturn V_13 ;\r\nelse if ( V_21 . V_10 . V_8 == 11 )\r\nreturn V_14 ;\r\nelse\r\nreturn V_12 ;\r\n} else if ( F_2 ( V_22 ) ) {\r\nunion V_7 V_8 ;\r\nif ( V_5 == 0 ) {\r\nV_8 . V_9 = F_5 ( F_6 ( 2 ) ) ;\r\nif ( V_8 . V_10 . V_8 == 2 )\r\nreturn V_13 ;\r\nelse if ( V_8 . V_10 . V_8 == 3 )\r\nreturn V_14 ;\r\nelse\r\nreturn V_12 ;\r\n} else if ( V_5 == 1 ) {\r\nV_8 . V_9 = F_5 ( F_6 ( 0 ) ) ;\r\nif ( V_8 . V_10 . V_8 == 2 )\r\nreturn V_13 ;\r\nelse if ( V_8 . V_10 . V_8 == 3 )\r\nreturn V_14 ;\r\nelse\r\nreturn V_12 ;\r\n}\r\n} else if ( F_2 ( V_23 ) ) {\r\nif ( V_5 == 0 ) {\r\nunion V_7 V_8 ;\r\nV_8 . V_9 = F_5 ( F_6 ( 0 ) ) ;\r\nif ( V_8 . V_10 . V_8 == 2 )\r\nreturn V_13 ;\r\n}\r\nreturn V_12 ;\r\n}\r\nif ( V_5 == 1 && F_2 ( V_19 ) )\r\nreturn V_12 ;\r\nV_18 . V_9 = F_5 ( F_8 ( V_5 ) ) ;\r\nif ( F_2 ( V_19 ) ) {\r\nswitch ( V_18 . V_24 . V_18 ) {\r\ncase 0 :\r\nreturn V_13 ;\r\ncase 1 :\r\nreturn V_14 ;\r\ndefault:\r\nreturn V_12 ;\r\n}\r\n} else {\r\nif ( ! V_18 . V_10 . V_25 )\r\nreturn V_12 ;\r\nif ( V_18 . V_10 . type )\r\nreturn V_26 ;\r\nelse\r\nreturn V_27 ;\r\n}\r\n}\r\nstatic T_1 F_9 ( int V_5 )\r\n{\r\nunion V_17 V_18 ;\r\nV_18 . V_9 = F_5 ( F_8 ( V_5 ) ) ;\r\nswitch ( V_5 ) {\r\ncase 0 :\r\ncase 1 :\r\nswitch ( V_18 . V_28 . V_18 ) {\r\ncase 0 :\r\nreturn V_12 ;\r\ncase 1 :\r\ncase 2 :\r\nreturn V_13 ;\r\ncase 3 :\r\nreturn V_14 ;\r\ndefault:\r\nreturn V_13 ;\r\n}\r\ncase 2 :\r\nreturn V_15 ;\r\ncase 3 :\r\nreturn V_16 ;\r\ncase 4 :\r\nreturn V_27 ;\r\ndefault:\r\nreturn V_12 ;\r\n}\r\n}\r\nT_1 F_10 ( int V_5 )\r\n{\r\nunion V_17 V_18 ;\r\nif ( V_5 < 0 ||\r\nV_5 >= F_1 () )\r\nreturn V_12 ;\r\nif ( F_2 ( V_4 ) )\r\nreturn F_9 ( V_5 ) ;\r\nif ( F_2 ( V_29 ) || F_2 ( V_23 ) )\r\nreturn F_7 ( V_5 ) ;\r\nif ( V_5 == 2 )\r\nreturn V_15 ;\r\nif ( V_5 == 3 ) {\r\nif ( F_2 ( V_2 )\r\n|| F_2 ( V_3 ) )\r\nreturn V_16 ;\r\nelse\r\nreturn V_12 ;\r\n}\r\nif ( V_5 == 0\r\n&& F_11 () -> V_30 == V_31\r\n&& F_11 () -> V_32 == 1 ) {\r\nreturn V_26 ;\r\n}\r\nif ( ( V_5 == 1 )\r\n&& ( F_2 ( V_33 ) || F_2 ( V_34 )\r\n|| F_2 ( V_35 )\r\n|| F_2 ( V_3 ) ) )\r\nreturn V_12 ;\r\nV_18 . V_9 = F_5 ( F_8 ( V_5 ) ) ;\r\nif ( F_2 ( V_2 ) || F_2 ( V_3 ) ) {\r\nswitch ( V_18 . V_36 . V_18 ) {\r\ncase 0 :\r\nreturn V_12 ;\r\ncase 1 :\r\nreturn V_14 ;\r\ncase 2 :\r\nreturn V_13 ;\r\ncase 3 :\r\nreturn V_37 ;\r\ndefault:\r\nreturn V_12 ;\r\n}\r\n} else {\r\nif ( ! V_18 . V_10 . V_25 )\r\nreturn V_12 ;\r\nif ( V_18 . V_10 . type ) {\r\nif ( F_2 ( V_38 )\r\n|| F_2 ( V_39 ) )\r\nreturn V_40 ;\r\nelse\r\nreturn V_26 ;\r\n} else\r\nreturn V_27 ;\r\n}\r\n}\r\nstatic int F_12 ( int V_41 )\r\n{\r\nunion V_42 V_43 ;\r\nunion V_44 V_45 ;\r\nV_43 . V_9 = F_5 ( F_13 ( V_41 ) ) ;\r\nV_45 . V_9 = F_5 ( F_14 ( V_41 ) ) ;\r\nV_43 . V_10 . V_46 = V_41 & 0x7 ;\r\nV_43 . V_10 . V_18 = V_47 ;\r\nV_45 . V_10 . V_48 = V_49 ;\r\nV_45 . V_10 . V_50 = V_51 ;\r\nV_45 . V_10 . V_52 = V_53 ;\r\nV_45 . V_10 . V_54 = V_55 ;\r\nV_45 . V_10 . V_56 = V_57 ;\r\nV_45 . V_10 . V_58 = V_59 ;\r\nV_45 . V_10 . V_60 = V_61 ;\r\nV_45 . V_10 . V_62 = V_63 ;\r\nV_45 . V_10 . V_64 = V_65 ;\r\nV_45 . V_10 . V_66 = V_67 ;\r\nV_45 . V_10 . V_68 = V_69 ;\r\nV_45 . V_10 . V_70 = V_71 ;\r\nV_45 . V_10 . V_72 = V_71 ;\r\nV_45 . V_10 . V_73 = V_71 ;\r\nV_45 . V_10 . V_74 = V_71 ;\r\nV_45 . V_10 . V_75 = V_71 ;\r\nV_45 . V_10 . V_76 = 0 ;\r\nF_15 ( V_41 , V_43 , V_45 ) ;\r\nif ( V_77 )\r\nV_77 ( V_41 ) ;\r\nreturn 0 ;\r\n}\r\nint F_16 ( int V_5 )\r\n{\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\nV_6 [ V_5 ] = 0 ;\r\nbreak;\r\ncase V_14 :\r\nV_6 [ V_5 ] =\r\nF_17 ( V_5 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_26 :\r\nV_6 [ V_5 ] =\r\nF_18 ( V_5 ) ;\r\nbreak;\r\ncase V_40 :\r\nV_6 [ V_5 ] =\r\nF_19 ( V_5 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_37 :\r\nV_6 [ V_5 ] =\r\nF_20 ( V_5 ) ;\r\nbreak;\r\ncase V_15 :\r\nV_6 [ V_5 ] =\r\nF_21 ( V_5 ) ;\r\nbreak;\r\ncase V_16 :\r\nV_6 [ V_5 ] =\r\nF_22 ( V_5 ) ;\r\nbreak;\r\n}\r\nV_6 [ V_5 ] =\r\nF_23 ( V_5 ,\r\nV_6\r\n[ V_5 ] ) ;\r\nV_79 ;\r\nreturn 0 ;\r\n}\r\nint F_24 ( int V_5 )\r\n{\r\nF_16 ( V_5 ) ;\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\nbreak;\r\ncase V_14 :\r\nF_25 ( V_5 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_26 :\r\nF_26 ( V_5 ) ;\r\nbreak;\r\ncase V_40 :\r\nF_27 ( V_5 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_37 :\r\nF_28 ( V_5 ) ;\r\nbreak;\r\ncase V_15 :\r\nF_29 ( V_5 ) ;\r\nbreak;\r\ncase V_16 :\r\nF_30 ( V_5 ) ;\r\nbreak;\r\n}\r\nV_79 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_31 ( int V_5 )\r\n{\r\nint V_41 = F_32 ( V_5 , 0 ) ;\r\nint V_80 = V_6 [ V_5 ] ;\r\nwhile ( V_80 -- ) {\r\nF_12 ( V_41 ) ;\r\nV_41 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( void )\r\n{\r\nF_34 ( V_81 / 8 ,\r\nV_82 / 8 ,\r\nV_83 / 8 ,\r\n( V_82 + 8 ) / 128 ,\r\n( V_83 + 8 ) / 128 ,\r\nV_84 ,\r\nV_85 ,\r\nV_86 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( int V_5 )\r\n{\r\nT_2 V_87 [ 16 ] =\r\n{ 8 , 7 , 6 , 5 , 4 , 3 , 2 , 1 , 8 , 7 , 6 , 5 , 4 , 3 , 2 , 1 } ;\r\nint V_41 = F_32 ( V_5 , 0 ) ;\r\nint V_80 = V_6 [ V_5 ] ;\r\nwhile ( V_80 -- ) {\r\nif ( V_88 )\r\nV_88 ( V_41 , V_87 ) ;\r\nF_36 ( V_41 ,\r\nF_37 ( V_41 ,\r\n0 ) ,\r\nF_38 ( V_41 ) ,\r\nV_87 ) ;\r\nV_41 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( void )\r\n{\r\nunion V_89 V_90 ;\r\nV_90 . V_9 = 0 ;\r\nV_90 . V_10 . V_91 = 0xfff ;\r\nV_90 . V_10 . V_92 = 0 ;\r\nF_40 ( V_93 , V_90 . V_9 ) ;\r\nif ( F_2 ( V_1 ) ) {\r\nunion V_94 V_95 ;\r\nV_95 . V_9 = 0 ;\r\nV_95 . V_10 . V_96 = 59 ;\r\nV_95 . V_10 . V_97 = 59 ;\r\nV_95 . V_10 . V_98 = 59 ;\r\nV_95 . V_10 . V_99 = 59 ;\r\nV_95 . V_10 . V_100 = 59 ;\r\nV_95 . V_10 . V_101 = 59 ;\r\nV_95 . V_10 . V_102 = 59 ;\r\nF_40 ( V_103 , V_95 . V_9 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_41 ( void )\r\n{\r\n#if V_104\r\nint V_105 = F_1 () ;\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < V_105 ; V_5 ++ ) {\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_14 :\r\nbreak;\r\ncase V_27 :\r\ncase V_26 :\r\ncase V_40 :\r\ncase V_13 :\r\ncase V_37 :\r\nF_42 ( V_5 , 0xf ) ;\r\nbreak;\r\n}\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_43 ( int V_5 )\r\n{\r\nint V_106 = 0 ;\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\nbreak;\r\ncase V_14 :\r\nV_106 = F_44 ( V_5 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_26 :\r\nV_106 = F_45 ( V_5 ) ;\r\nbreak;\r\ncase V_40 :\r\nV_106 = F_46 ( V_5 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_37 :\r\nV_106 = F_47 ( V_5 ) ;\r\nbreak;\r\ncase V_15 :\r\nV_106 = F_48 ( V_5 ) ;\r\nbreak;\r\ncase V_16 :\r\nV_106 = F_49 ( V_5 ) ;\r\nbreak;\r\n}\r\nV_106 |= F_50 ( V_5 ) ;\r\nreturn V_106 ;\r\n}\r\nint F_51 ( void )\r\n{\r\n#define F_52 \\r\n(CVMX_FPA_PACKET_POOL_SIZE-8-CVMX_HELPER_FIRST_MBUFF_SKIP)\r\n#define F_53 \\r\n(CVMX_FPA_PACKET_POOL_SIZE-8-CVMX_HELPER_NOT_FIRST_MBUFF_SKIP)\r\n#define F_54 0\r\n#define F_55 ( T_3 ) (port >> 4)\r\n#define F_56 ( T_3 ) (port & 0xf)\r\nT_2 * V_107 ;\r\nT_4 V_108 ;\r\nunion V_109 V_110 , V_111 ;\r\nT_5 * V_112 ;\r\nint V_113 , V_114 = 0 , V_115 , V_116 ;\r\nunion V_117 V_118 ;\r\nint V_119 ;\r\nint V_120 ;\r\nint V_121 ;\r\nT_6 V_122 ;\r\nT_2 V_123 =\r\nF_5 ( F_57\r\n( F_56 ( F_54 ) , F_55 ( F_54 ) ) ) ;\r\nT_2 V_124 =\r\nF_5 ( F_58 ( F_55 ( F_54 ) ) ) ;\r\nT_2 V_125 =\r\nF_5 ( F_59 ( F_55 ( F_54 ) ) ) ;\r\nT_2 V_126 =\r\nF_5 ( F_60\r\n( F_56 ( F_54 ) , F_55 ( F_54 ) ) ) ;\r\nT_2 V_127 =\r\nF_5 ( F_61\r\n( F_56 ( F_54 ) , F_55 ( F_54 ) ) ) ;\r\nF_62 ( F_54 ) ;\r\nF_40 ( F_59 ( F_55 ( F_54 ) ) , 0 ) ;\r\nF_63 ( 100000000ull ) ;\r\nfor ( V_120 = 0 ; V_120 < 10 ; V_120 ++ ) {\r\nV_119 = 100000 ;\r\nV_115 = F_5 ( V_128 ) ;\r\nV_116 = ( V_115 >> 7 ) & 0x7f ;\r\nV_115 &= 0x7f ;\r\nV_114 = ( 2 + V_116 - V_115 ) & 3 ;\r\nif ( V_114 == 0 )\r\ngoto V_129;\r\nV_114 += 1 ;\r\nV_113 =\r\nF_52 +\r\n( ( V_114 - 1 ) * F_53 ) -\r\n( F_53 / 2 ) ;\r\nF_40 ( F_64 ( F_55 ( F_54 ) ) ,\r\n1 << F_56 ( F_54 ) ) ;\r\nV_130 ;\r\nV_110 . V_9 = 0 ;\r\nV_110 . V_10 . V_131 =\r\nF_65 ( F_66 ( V_84 ) ) ;\r\nif ( V_110 . V_10 . V_131 == 0 ) {\r\nF_67 ( L_1\r\nL_2 ) ;\r\ngoto V_129;\r\n}\r\nV_110 . V_10 . V_132 = V_84 ;\r\nV_110 . V_10 . V_113 = V_114 ;\r\nV_111 . V_9 = 0 ;\r\nV_111 . V_10 . V_131 =\r\nF_65 ( F_66 ( V_133 ) ) ;\r\nif ( V_111 . V_10 . V_131 == 0 ) {\r\nF_67 ( L_1\r\nL_2 ) ;\r\ngoto V_129;\r\n}\r\nV_111 . V_10 . V_121 = 1 ;\r\nV_111 . V_10 . V_132 = V_133 ;\r\nV_111 . V_10 . V_113 = F_52 ;\r\nV_107 = ( T_2 * ) F_68 ( V_111 . V_10 . V_131 ) ;\r\nV_107 [ 0 ] = 0xffffffffffff0000ull ;\r\nV_107 [ 1 ] = 0x08004510ull ;\r\nV_107 [ 2 ] = ( ( T_2 ) ( V_113 - 14 ) << 48 ) | 0x5ae740004000ull ;\r\nV_107 [ 3 ] = 0x3a5fc0a81073c0a8ull ;\r\nfor ( V_121 = 0 ; V_121 < V_114 ; V_121 ++ ) {\r\nif ( V_121 > 0 )\r\nV_111 . V_10 . V_113 =\r\nF_53 ;\r\nif ( V_121 == ( V_114 - 1 ) )\r\nV_111 . V_10 . V_121 = 0 ;\r\n* ( T_2 * ) F_68 ( V_110 . V_10 . V_131 +\r\n8 * V_121 ) = V_111 . V_9 ;\r\n}\r\nV_108 . V_9 = 0 ;\r\nV_108 . V_10 . V_134 = V_114 ;\r\nV_108 . V_10 . V_135 = V_113 ;\r\nV_108 . V_10 . V_136 = 0 ;\r\nV_108 . V_10 . V_137 = 1 ;\r\nV_118 . V_9 =\r\nF_5 ( F_57\r\n( F_56 ( F_54 ) ,\r\nF_55 ( F_54 ) ) ) ;\r\nV_118 . V_10 . V_25 = 1 ;\r\nF_40 ( F_57\r\n( F_56 ( F_54 ) ,\r\nF_55 ( F_54 ) ) , V_118 . V_9 ) ;\r\nF_40 ( F_58 ( F_55 ( F_54 ) ) ,\r\n1 << F_56 ( F_54 ) ) ;\r\nF_40 ( F_59 ( F_55 ( F_54 ) ) ,\r\n1 << F_56 ( F_54 ) ) ;\r\nF_40 ( F_60\r\n( F_56 ( F_54 ) ,\r\nF_55 ( F_54 ) ) , 65392 - 14 - 4 ) ;\r\nF_40 ( F_61\r\n( F_56 ( F_54 ) ,\r\nF_55 ( F_54 ) ) , 65392 - 14 - 4 ) ;\r\nF_69 ( F_54 ,\r\nF_70\r\n( F_54 ) ,\r\nV_138 ) ;\r\nF_71 ( F_54 ,\r\nF_70\r\n( F_54 ) , V_108 ,\r\nV_110 , V_138 ) ;\r\nV_130 ;\r\ndo {\r\nV_112 = F_72 ( V_139 ) ;\r\nV_119 -- ;\r\n} while ( ( V_112 == NULL ) && ( V_119 > 0 ) );\r\nif ( ! V_119 )\r\nF_67 ( L_1\r\nL_3 ) ;\r\nif ( V_112 )\r\nF_73 ( V_112 ) ;\r\n}\r\nV_129:\r\nF_40 ( F_57\r\n( F_56 ( F_54 ) , F_55 ( F_54 ) ) ,\r\nV_123 ) ;\r\nF_40 ( F_58 ( F_55 ( F_54 ) ) ,\r\nV_124 ) ;\r\nF_40 ( F_59 ( F_55 ( F_54 ) ) ,\r\nV_125 ) ;\r\nF_40 ( F_60\r\n( F_56 ( F_54 ) , F_55 ( F_54 ) ) ,\r\nV_126 ) ;\r\nF_40 ( F_61\r\n( F_56 ( F_54 ) , F_55 ( F_54 ) ) ,\r\nV_127 ) ;\r\nF_40 ( F_64 ( F_55 ( F_54 ) ) , 0 ) ;\r\nV_122 . V_9 = 0 ;\r\nF_74 ( F_54 , V_122 ) ;\r\nF_75 ( F_54 ) ;\r\nV_130 ;\r\nif ( V_114 )\r\nF_67 ( L_4 ) ;\r\nreturn ! ! V_114 ;\r\n}\r\nint F_76 ( void )\r\n{\r\nint V_105 ;\r\nint V_5 ;\r\nF_77 () ;\r\nV_105 = F_1 () ;\r\nfor ( V_5 = 0 ; V_5 < V_105 ; V_5 ++ ) {\r\nif ( F_3 ( V_5 ) > 0 )\r\nF_43 ( V_5 ) ;\r\n}\r\nF_78 () ;\r\nif ( ( F_2 ( V_140 )\r\n|| F_2 ( V_141 ) )\r\n&& ( F_11 () -> V_30 != V_142 ) )\r\nF_51 () ;\r\nreturn 0 ;\r\n}\r\nint F_79 ( void )\r\n{\r\nint V_106 = 0 ;\r\nint V_5 ;\r\nunion V_143 V_144 ;\r\nunion V_145 V_146 ;\r\nconst int V_105 = F_1 () ;\r\nif ( F_2 ( V_147 ) )\r\nF_80 ( 1 ) ;\r\nV_144 . V_9 = F_5 ( V_148 ) ;\r\nV_144 . V_10 . V_149 = 0 ;\r\nV_144 . V_10 . V_150 = 0 ;\r\nF_40 ( V_148 , V_144 . V_9 ) ;\r\nV_146 . V_9 = F_5 ( F_81 ( 0 ) ) ;\r\nif ( ! V_146 . V_10 . V_25 ) {\r\nV_146 . V_10 . V_25 = 1 ;\r\nF_40 ( F_81 ( 0 ) , V_146 . V_9 ) ;\r\n}\r\nif ( ! F_2 ( V_151 ) &&\r\n! F_2 ( V_39 ) &&\r\n! F_2 ( V_35 ) ) {\r\nV_146 . V_9 = F_5 ( F_81 ( 1 ) ) ;\r\nif ( ! V_146 . V_10 . V_25 ) {\r\nV_146 . V_10 . V_25 = 1 ;\r\nF_40 ( F_81 ( 1 ) , V_146 . V_9 ) ;\r\n}\r\n}\r\nF_82 () ;\r\nfor ( V_5 = 0 ; V_5 < V_105 ; V_5 ++ ) {\r\nV_106 |= F_24 ( V_5 ) ;\r\nif ( F_3 ( V_5 ) > 0 )\r\nF_67 ( L_5 ,\r\nV_5 ,\r\nF_3 ( V_5 ) ,\r\nF_83\r\n( F_10\r\n( V_5 ) ) ) ;\r\nV_106 |= F_31 ( V_5 ) ;\r\nV_106 |= F_35 ( V_5 ) ;\r\n}\r\nV_106 |= F_33 () ;\r\nV_106 |= F_39 () ;\r\nV_106 |= F_41 () ;\r\n#if V_152\r\nV_106 |= F_76 () ;\r\n#endif\r\nreturn V_106 ;\r\n}\r\nint F_84 ( void )\r\n{\r\nreturn F_85 () ;\r\n}\r\nT_6 F_75 ( int V_41 )\r\n{\r\nT_6 V_122 ;\r\nint V_5 = F_86 ( V_41 ) ;\r\nint V_153 = F_87 ( V_41 ) ;\r\nif ( V_153 >= F_3 ( V_5 ) ) {\r\nV_122 . V_9 = 0 ;\r\nreturn V_122 ;\r\n}\r\nV_122 = F_88 ( V_41 ) ;\r\nif ( V_122 . V_9 == V_154 [ V_41 ] . V_9 )\r\nreturn V_122 ;\r\nF_74 ( V_41 , V_122 ) ;\r\nreturn V_154 [ V_41 ] ;\r\n}\r\nT_6 F_88 ( int V_41 )\r\n{\r\nT_6 V_106 ;\r\nint V_5 = F_86 ( V_41 ) ;\r\nint V_153 = F_87 ( V_41 ) ;\r\nV_106 . V_9 = 0 ;\r\nif ( V_153 >= F_3 ( V_5 ) )\r\nreturn V_106 ;\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\nbreak;\r\ncase V_14 :\r\nV_106 = F_89 ( V_41 ) ;\r\nbreak;\r\ncase V_26 :\r\nif ( V_153 == 0 )\r\nV_106 = F_90 ( V_41 ) ;\r\nelse {\r\nV_106 . V_10 . V_155 = 1 ;\r\nV_106 . V_10 . V_156 = 1 ;\r\nV_106 . V_10 . V_157 = 1000 ;\r\n}\r\nbreak;\r\ncase V_27 :\r\nV_106 = F_90 ( V_41 ) ;\r\nbreak;\r\ncase V_40 :\r\nV_106 = F_91 ( V_41 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_37 :\r\nV_106 = F_92 ( V_41 ) ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\nbreak;\r\n}\r\nreturn V_106 ;\r\n}\r\nint F_74 ( int V_41 , T_6 V_122 )\r\n{\r\nint V_106 = - 1 ;\r\nint V_5 = F_86 ( V_41 ) ;\r\nint V_153 = F_87 ( V_41 ) ;\r\nif ( V_153 >= F_3 ( V_5 ) )\r\nreturn - 1 ;\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\nbreak;\r\ncase V_14 :\r\nV_106 = F_93 ( V_41 , V_122 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_26 :\r\nV_106 = F_94 ( V_41 , V_122 ) ;\r\nbreak;\r\ncase V_40 :\r\nV_106 = F_95 ( V_41 , V_122 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_37 :\r\nV_106 = F_96 ( V_41 , V_122 ) ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\nbreak;\r\n}\r\nif ( V_106 == 0 )\r\nV_154 [ V_41 ] . V_9 = V_122 . V_9 ;\r\nreturn V_106 ;\r\n}\r\nint F_97 ( int V_41 , int V_158 ,\r\nint V_159 )\r\n{\r\nint V_106 = - 1 ;\r\nint V_5 = F_86 ( V_41 ) ;\r\nint V_153 = F_87 ( V_41 ) ;\r\nif ( V_153 >= F_3 ( V_5 ) )\r\nreturn - 1 ;\r\nswitch ( F_10 ( V_5 ) ) {\r\ncase V_12 :\r\ncase V_78 :\r\ncase V_40 :\r\ncase V_15 :\r\ncase V_16 :\r\nbreak;\r\ncase V_14 :\r\nV_106 =\r\nF_98 ( V_41 ,\r\nV_158 ,\r\nV_159 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_26 :\r\nV_106 =\r\nF_99 ( V_41 ,\r\nV_158 ,\r\nV_159 ) ;\r\nbreak;\r\ncase V_13 :\r\ncase V_37 :\r\nV_106 =\r\nF_100 ( V_41 ,\r\nV_158 ,\r\nV_159 ) ;\r\nbreak;\r\n}\r\nreturn V_106 ;\r\n}
