vcs 	\
-full64 -LDFLAGS -Wl,--no-as-needed \
+v2k    \
-sverilog 	\
-kdb     \
-debug_acc+all \
-timescale=1ns/1ps \
..//design/memory.v       \
..//tb/{top.sv,mem_if.sv}             \
-top top \
-l top.cmp \
| tee vcs.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sun Jul 31 16:34:53 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

./simv \
-l top.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jul 31 16:34 2022
------ --------------------- -------------- ---------
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the SVA assertions, layer (0).
*Verdi* : End of traversing the SVA assertions.
addr = 2
------ --------------------- -------------- ---------
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.0Mb
Sun Jul 31 16:34:54 2022
