// Seed: 1413156647
module module_0 (
    input wand id_0
);
  assign id_2[1] = id_2;
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    output logic id_8
);
  wire id_10;
  wire id_11;
  always @(1 or negedge (1)) begin : LABEL_0
    if (1) id_8 <= id_0;
  end
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
endmodule
