#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023987525b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000023987597fe0_0 .net "PC", 31 0, v000002398758c4d0_0;  1 drivers
v0000023987598260_0 .var "clk", 0 0;
v0000023987598300_0 .net "clkout", 0 0, L_000002398751d750;  1 drivers
v0000023987597720_0 .net "cycles_consumed", 31 0, v00000239875943c0_0;  1 drivers
v0000023987598580_0 .net "regs0", 31 0, L_000002398751cd40;  1 drivers
v0000023987597b80_0 .net "regs1", 31 0, L_000002398751d0c0;  1 drivers
v00000239875970e0_0 .net "regs2", 31 0, L_000002398751cdb0;  1 drivers
v0000023987598620_0 .net "regs3", 31 0, L_000002398751cf70;  1 drivers
v00000239875986c0_0 .net "regs4", 31 0, L_000002398751cfe0;  1 drivers
v0000023987596aa0_0 .net "regs5", 31 0, L_000002398751d440;  1 drivers
v0000023987597e00_0 .var "rst", 0 0;
S_00000239874a2440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000023987525b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000023987528d30 .param/l "RType" 0 4 2, C4<000000>;
P_0000023987528d68 .param/l "add" 0 4 5, C4<100000>;
P_0000023987528da0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023987528dd8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023987528e10 .param/l "and_" 0 4 5, C4<100100>;
P_0000023987528e48 .param/l "andi" 0 4 8, C4<001100>;
P_0000023987528e80 .param/l "beq" 0 4 10, C4<000100>;
P_0000023987528eb8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023987528ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000023987528f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023987528f60 .param/l "j" 0 4 12, C4<000010>;
P_0000023987528f98 .param/l "jal" 0 4 12, C4<000011>;
P_0000023987528fd0 .param/l "jr" 0 4 6, C4<001000>;
P_0000023987529008 .param/l "lw" 0 4 8, C4<100011>;
P_0000023987529040 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023987529078 .param/l "or_" 0 4 5, C4<100101>;
P_00000239875290b0 .param/l "ori" 0 4 8, C4<001101>;
P_00000239875290e8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023987529120 .param/l "sll" 0 4 6, C4<000000>;
P_0000023987529158 .param/l "slt" 0 4 5, C4<101010>;
P_0000023987529190 .param/l "slti" 0 4 8, C4<101010>;
P_00000239875291c8 .param/l "srl" 0 4 6, C4<000010>;
P_0000023987529200 .param/l "sub" 0 4 5, C4<100010>;
P_0000023987529238 .param/l "subu" 0 4 5, C4<100011>;
P_0000023987529270 .param/l "sw" 0 4 8, C4<101011>;
P_00000239875292a8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000239875292e0 .param/l "xori" 0 4 8, C4<001110>;
L_000002398751d8a0 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751d980 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751da60 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751cbf0 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751ce90 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751cb80 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751ccd0 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751d210 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751d750 .functor OR 1, v0000023987598260_0, v000002398750d220_0, C4<0>, C4<0>;
L_000002398751cf00 .functor OR 1, L_0000023987597540, L_0000023987597680, C4<0>, C4<0>;
L_000002398751d590 .functor AND 1, L_00000239875f1cf0, L_00000239875f2510, C4<1>, C4<1>;
L_000002398751d130 .functor NOT 1, v0000023987597e00_0, C4<0>, C4<0>, C4<0>;
L_000002398751d050 .functor OR 1, L_00000239875f14d0, L_00000239875f1b10, C4<0>, C4<0>;
L_000002398751d2f0 .functor OR 1, L_000002398751d050, L_00000239875f2150, C4<0>, C4<0>;
L_000002398751d1a0 .functor OR 1, L_00000239875f0d50, L_00000239875f1390, C4<0>, C4<0>;
L_000002398751d6e0 .functor AND 1, L_00000239875f2790, L_000002398751d1a0, C4<1>, C4<1>;
L_000002398751d7c0 .functor OR 1, L_00000239875f0f30, L_00000239875f0fd0, C4<0>, C4<0>;
L_000002398751cc60 .functor AND 1, L_00000239875f0df0, L_000002398751d7c0, C4<1>, C4<1>;
v000002398758cf70_0 .net "ALUOp", 3 0, v000002398750d400_0;  1 drivers
v000002398758d470_0 .net "ALUResult", 31 0, v000002398753d830_0;  1 drivers
v000002398758c1b0_0 .net "ALUSrc", 0 0, v000002398750e080_0;  1 drivers
v000002398758c430_0 .net "ALUin2", 31 0, L_00000239875f0990;  1 drivers
v000002398758d290_0 .net "MemReadEn", 0 0, v000002398750e260_0;  1 drivers
v000002398758d150_0 .net "MemWriteEn", 0 0, v000002398750cdc0_0;  1 drivers
v000002398758c390_0 .net "MemtoReg", 0 0, v000002398750cc80_0;  1 drivers
v000002398758df10_0 .net "PC", 31 0, v000002398758c4d0_0;  alias, 1 drivers
v000002398758c890_0 .net "PCPlus1", 31 0, L_00000239875974a0;  1 drivers
v000002398758c070_0 .net "PCsrc", 1 0, v000002398753d0b0_0;  1 drivers
v000002398758c2f0_0 .net "RegDst", 0 0, v000002398750d0e0_0;  1 drivers
v000002398758c7f0_0 .net "RegWriteEn", 0 0, v000002398750e6c0_0;  1 drivers
v000002398758c570_0 .net "WriteRegister", 4 0, L_00000239875f2330;  1 drivers
v000002398758ccf0_0 .net *"_ivl_0", 0 0, L_000002398751d8a0;  1 drivers
L_00000239875988d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002398758db50_0 .net/2u *"_ivl_10", 4 0, L_00000239875988d0;  1 drivers
L_0000023987598cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002398758ddd0_0 .net *"_ivl_101", 15 0, L_0000023987598cc0;  1 drivers
v000002398758d0b0_0 .net *"_ivl_102", 31 0, L_00000239875f1070;  1 drivers
L_0000023987598d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002398758de70_0 .net *"_ivl_105", 25 0, L_0000023987598d08;  1 drivers
L_0000023987598d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002398758c750_0 .net/2u *"_ivl_106", 31 0, L_0000023987598d50;  1 drivers
v000002398758ca70_0 .net *"_ivl_108", 0 0, L_00000239875f1cf0;  1 drivers
L_0000023987598d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002398758c610_0 .net/2u *"_ivl_110", 5 0, L_0000023987598d98;  1 drivers
v000002398758cbb0_0 .net *"_ivl_112", 0 0, L_00000239875f2510;  1 drivers
v000002398758dbf0_0 .net *"_ivl_115", 0 0, L_000002398751d590;  1 drivers
v000002398758d510_0 .net *"_ivl_116", 47 0, L_00000239875f2290;  1 drivers
L_0000023987598de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002398758c930_0 .net *"_ivl_119", 15 0, L_0000023987598de0;  1 drivers
L_0000023987598918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002398758c6b0_0 .net/2u *"_ivl_12", 5 0, L_0000023987598918;  1 drivers
v000002398758d5b0_0 .net *"_ivl_120", 47 0, L_00000239875f2010;  1 drivers
L_0000023987598e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002398758c9d0_0 .net *"_ivl_123", 15 0, L_0000023987598e28;  1 drivers
v000002398758dc90_0 .net *"_ivl_125", 0 0, L_00000239875f25b0;  1 drivers
v000002398758d6f0_0 .net *"_ivl_126", 31 0, L_00000239875f0e90;  1 drivers
v000002398758d830_0 .net *"_ivl_128", 47 0, L_00000239875f0a30;  1 drivers
v000002398758cb10_0 .net *"_ivl_130", 47 0, L_00000239875f1610;  1 drivers
v000002398758cd90_0 .net *"_ivl_132", 47 0, L_00000239875f1ed0;  1 drivers
v000002398758da10_0 .net *"_ivl_134", 47 0, L_00000239875f12f0;  1 drivers
L_0000023987598e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002398758dd30_0 .net/2u *"_ivl_138", 1 0, L_0000023987598e70;  1 drivers
v000002398758ce30_0 .net *"_ivl_14", 0 0, L_0000023987597220;  1 drivers
v000002398758ced0_0 .net *"_ivl_140", 0 0, L_00000239875f11b0;  1 drivers
L_0000023987598eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002398758d010_0 .net/2u *"_ivl_142", 1 0, L_0000023987598eb8;  1 drivers
v000002398758d330_0 .net *"_ivl_144", 0 0, L_00000239875f16b0;  1 drivers
L_0000023987598f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002398758d3d0_0 .net/2u *"_ivl_146", 1 0, L_0000023987598f00;  1 drivers
v000002398758d790_0 .net *"_ivl_148", 0 0, L_00000239875f1a70;  1 drivers
L_0000023987598f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002398758d970_0 .net/2u *"_ivl_150", 31 0, L_0000023987598f48;  1 drivers
L_0000023987598f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002398758dab0_0 .net/2u *"_ivl_152", 31 0, L_0000023987598f90;  1 drivers
v0000023987592ef0_0 .net *"_ivl_154", 31 0, L_00000239875f1bb0;  1 drivers
v0000023987593c10_0 .net *"_ivl_156", 31 0, L_00000239875f1d90;  1 drivers
L_0000023987598960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000239875921d0_0 .net/2u *"_ivl_16", 4 0, L_0000023987598960;  1 drivers
v0000023987593530_0 .net *"_ivl_160", 0 0, L_000002398751d130;  1 drivers
L_0000023987599020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987593d50_0 .net/2u *"_ivl_162", 31 0, L_0000023987599020;  1 drivers
L_00000239875990f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023987593350_0 .net/2u *"_ivl_166", 5 0, L_00000239875990f8;  1 drivers
v00000239875933f0_0 .net *"_ivl_168", 0 0, L_00000239875f14d0;  1 drivers
L_0000023987599140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023987592590_0 .net/2u *"_ivl_170", 5 0, L_0000023987599140;  1 drivers
v0000023987592a90_0 .net *"_ivl_172", 0 0, L_00000239875f1b10;  1 drivers
v0000023987593cb0_0 .net *"_ivl_175", 0 0, L_000002398751d050;  1 drivers
L_0000023987599188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023987592270_0 .net/2u *"_ivl_176", 5 0, L_0000023987599188;  1 drivers
v00000239875932b0_0 .net *"_ivl_178", 0 0, L_00000239875f2150;  1 drivers
v0000023987592d10_0 .net *"_ivl_181", 0 0, L_000002398751d2f0;  1 drivers
L_00000239875991d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987592130_0 .net/2u *"_ivl_182", 15 0, L_00000239875991d0;  1 drivers
v0000023987592090_0 .net *"_ivl_184", 31 0, L_00000239875f23d0;  1 drivers
v0000023987592310_0 .net *"_ivl_187", 0 0, L_00000239875f2470;  1 drivers
v00000239875937b0_0 .net *"_ivl_188", 15 0, L_00000239875f0c10;  1 drivers
v0000023987593e90_0 .net *"_ivl_19", 4 0, L_0000023987598080;  1 drivers
v0000023987593df0_0 .net *"_ivl_190", 31 0, L_00000239875f1c50;  1 drivers
v00000239875923b0_0 .net *"_ivl_194", 31 0, L_00000239875f0cb0;  1 drivers
L_0000023987599218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987593f30_0 .net *"_ivl_197", 25 0, L_0000023987599218;  1 drivers
L_0000023987599260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000239875924f0_0 .net/2u *"_ivl_198", 31 0, L_0000023987599260;  1 drivers
L_0000023987598888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023987593490_0 .net/2u *"_ivl_2", 5 0, L_0000023987598888;  1 drivers
v0000023987592630_0 .net *"_ivl_20", 4 0, L_0000023987597180;  1 drivers
v0000023987592b30_0 .net *"_ivl_200", 0 0, L_00000239875f2790;  1 drivers
L_00000239875992a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023987592e50_0 .net/2u *"_ivl_202", 5 0, L_00000239875992a8;  1 drivers
v0000023987592450_0 .net *"_ivl_204", 0 0, L_00000239875f0d50;  1 drivers
L_00000239875992f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023987593210_0 .net/2u *"_ivl_206", 5 0, L_00000239875992f0;  1 drivers
v0000023987592950_0 .net *"_ivl_208", 0 0, L_00000239875f1390;  1 drivers
v00000239875926d0_0 .net *"_ivl_211", 0 0, L_000002398751d1a0;  1 drivers
v0000023987592770_0 .net *"_ivl_213", 0 0, L_000002398751d6e0;  1 drivers
L_0000023987599338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023987593ad0_0 .net/2u *"_ivl_214", 5 0, L_0000023987599338;  1 drivers
v0000023987592f90_0 .net *"_ivl_216", 0 0, L_00000239875f19d0;  1 drivers
L_0000023987599380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023987592810_0 .net/2u *"_ivl_218", 31 0, L_0000023987599380;  1 drivers
v00000239875935d0_0 .net *"_ivl_220", 31 0, L_00000239875f1430;  1 drivers
v00000239875928b0_0 .net *"_ivl_224", 31 0, L_00000239875f1570;  1 drivers
L_00000239875993c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000239875929f0_0 .net *"_ivl_227", 25 0, L_00000239875993c8;  1 drivers
L_0000023987599410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987592bd0_0 .net/2u *"_ivl_228", 31 0, L_0000023987599410;  1 drivers
v0000023987592c70_0 .net *"_ivl_230", 0 0, L_00000239875f0df0;  1 drivers
L_0000023987599458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023987592db0_0 .net/2u *"_ivl_232", 5 0, L_0000023987599458;  1 drivers
v0000023987593030_0 .net *"_ivl_234", 0 0, L_00000239875f0f30;  1 drivers
L_00000239875994a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000239875930d0_0 .net/2u *"_ivl_236", 5 0, L_00000239875994a0;  1 drivers
v0000023987593670_0 .net *"_ivl_238", 0 0, L_00000239875f0fd0;  1 drivers
v0000023987593b70_0 .net *"_ivl_24", 0 0, L_000002398751da60;  1 drivers
v0000023987593170_0 .net *"_ivl_241", 0 0, L_000002398751d7c0;  1 drivers
v0000023987593710_0 .net *"_ivl_243", 0 0, L_000002398751cc60;  1 drivers
L_00000239875994e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023987593850_0 .net/2u *"_ivl_244", 5 0, L_00000239875994e8;  1 drivers
v00000239875938f0_0 .net *"_ivl_246", 0 0, L_00000239875f21f0;  1 drivers
v0000023987593990_0 .net *"_ivl_248", 31 0, L_00000239875f1930;  1 drivers
L_00000239875989a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023987593a30_0 .net/2u *"_ivl_26", 4 0, L_00000239875989a8;  1 drivers
v0000023987594820_0 .net *"_ivl_29", 4 0, L_0000023987598760;  1 drivers
v00000239875941e0_0 .net *"_ivl_32", 0 0, L_000002398751cbf0;  1 drivers
L_00000239875989f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023987594c80_0 .net/2u *"_ivl_34", 4 0, L_00000239875989f0;  1 drivers
v0000023987594e60_0 .net *"_ivl_37", 4 0, L_0000023987598440;  1 drivers
v0000023987594f00_0 .net *"_ivl_40", 0 0, L_000002398751ce90;  1 drivers
L_0000023987598a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987595a40_0 .net/2u *"_ivl_42", 15 0, L_0000023987598a38;  1 drivers
v0000023987595540_0 .net *"_ivl_45", 15 0, L_00000239875981c0;  1 drivers
v0000023987595d60_0 .net *"_ivl_48", 0 0, L_000002398751cb80;  1 drivers
v0000023987595180_0 .net *"_ivl_5", 5 0, L_0000023987596e60;  1 drivers
L_0000023987598a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000239875955e0_0 .net/2u *"_ivl_50", 36 0, L_0000023987598a80;  1 drivers
L_0000023987598ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987595220_0 .net/2u *"_ivl_52", 31 0, L_0000023987598ac8;  1 drivers
v0000023987594fa0_0 .net *"_ivl_55", 4 0, L_0000023987596b40;  1 drivers
v0000023987595c20_0 .net *"_ivl_56", 36 0, L_0000023987596be0;  1 drivers
v0000023987594280_0 .net *"_ivl_58", 36 0, L_0000023987597c20;  1 drivers
v0000023987595680_0 .net *"_ivl_62", 0 0, L_000002398751ccd0;  1 drivers
L_0000023987598b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023987595e00_0 .net/2u *"_ivl_64", 5 0, L_0000023987598b10;  1 drivers
v0000023987595360_0 .net *"_ivl_67", 5 0, L_0000023987596fa0;  1 drivers
v0000023987595400_0 .net *"_ivl_70", 0 0, L_000002398751d210;  1 drivers
L_0000023987598b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987595ae0_0 .net/2u *"_ivl_72", 57 0, L_0000023987598b58;  1 drivers
L_0000023987598ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023987594b40_0 .net/2u *"_ivl_74", 31 0, L_0000023987598ba0;  1 drivers
v0000023987594320_0 .net *"_ivl_77", 25 0, L_00000239875972c0;  1 drivers
v00000239875952c0_0 .net *"_ivl_78", 57 0, L_0000023987597400;  1 drivers
v0000023987595040_0 .net *"_ivl_8", 0 0, L_000002398751d980;  1 drivers
v0000023987595b80_0 .net *"_ivl_80", 57 0, L_0000023987597360;  1 drivers
L_0000023987598be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000239875945a0_0 .net/2u *"_ivl_84", 31 0, L_0000023987598be8;  1 drivers
L_0000023987598c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000239875954a0_0 .net/2u *"_ivl_88", 5 0, L_0000023987598c30;  1 drivers
v0000023987594640_0 .net *"_ivl_90", 0 0, L_0000023987597540;  1 drivers
L_0000023987598c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023987595720_0 .net/2u *"_ivl_92", 5 0, L_0000023987598c78;  1 drivers
v00000239875957c0_0 .net *"_ivl_94", 0 0, L_0000023987597680;  1 drivers
v0000023987595ea0_0 .net *"_ivl_97", 0 0, L_000002398751cf00;  1 drivers
v0000023987595cc0_0 .net *"_ivl_98", 47 0, L_00000239875975e0;  1 drivers
v0000023987594be0_0 .net "adderResult", 31 0, L_00000239875f1110;  1 drivers
v0000023987595860_0 .net "address", 31 0, L_00000239875984e0;  1 drivers
v0000023987595900_0 .net "clk", 0 0, L_000002398751d750;  alias, 1 drivers
v00000239875943c0_0 .var "cycles_consumed", 31 0;
o0000023987541888 .functor BUFZ 1, C4<z>; HiZ drive
v0000023987594780_0 .net "excep_flag", 0 0, o0000023987541888;  0 drivers
v0000023987594aa0_0 .net "extImm", 31 0, L_00000239875f1e30;  1 drivers
v0000023987594d20_0 .net "funct", 5 0, L_00000239875983a0;  1 drivers
v00000239875948c0_0 .net "hlt", 0 0, v000002398750d220_0;  1 drivers
v0000023987595f40_0 .net "imm", 15 0, L_00000239875968c0;  1 drivers
v00000239875940a0_0 .net "immediate", 31 0, L_00000239875f08f0;  1 drivers
v0000023987594140_0 .net "input_clk", 0 0, v0000023987598260_0;  1 drivers
v00000239875959a0_0 .net "instruction", 31 0, L_00000239875f1f70;  1 drivers
v0000023987594460_0 .net "memoryReadData", 31 0, v000002398758cc50_0;  1 drivers
v0000023987594dc0_0 .net "nextPC", 31 0, L_00000239875f0ad0;  1 drivers
v0000023987594500_0 .net "opcode", 5 0, L_00000239875979a0;  1 drivers
v00000239875946e0_0 .net "rd", 4 0, L_0000023987596a00;  1 drivers
v0000023987594960_0 .net "readData1", 31 0, L_000002398751d670;  1 drivers
v0000023987594a00_0 .net "readData1_w", 31 0, L_00000239875f3080;  1 drivers
v00000239875950e0_0 .net "readData2", 31 0, L_000002398751d280;  1 drivers
v0000023987597cc0_0 .net "regs0", 31 0, L_000002398751cd40;  alias, 1 drivers
v0000023987597ea0_0 .net "regs1", 31 0, L_000002398751d0c0;  alias, 1 drivers
v0000023987596960_0 .net "regs2", 31 0, L_000002398751cdb0;  alias, 1 drivers
v0000023987596d20_0 .net "regs3", 31 0, L_000002398751cf70;  alias, 1 drivers
v0000023987596dc0_0 .net "regs4", 31 0, L_000002398751cfe0;  alias, 1 drivers
v0000023987596f00_0 .net "regs5", 31 0, L_000002398751d440;  alias, 1 drivers
v0000023987597f40_0 .net "rs", 4 0, L_0000023987597a40;  1 drivers
v0000023987597040_0 .net "rst", 0 0, v0000023987597e00_0;  1 drivers
v00000239875977c0_0 .net "rt", 4 0, L_0000023987598120;  1 drivers
v0000023987597ae0_0 .net "shamt", 31 0, L_0000023987596c80;  1 drivers
v0000023987597d60_0 .net "wire_instruction", 31 0, L_000002398751d600;  1 drivers
v0000023987597860_0 .net "writeData", 31 0, L_00000239875f3120;  1 drivers
v0000023987597900_0 .net "zero", 0 0, L_00000239875f2c20;  1 drivers
L_0000023987596e60 .part L_00000239875f1f70, 26, 6;
L_00000239875979a0 .functor MUXZ 6, L_0000023987596e60, L_0000023987598888, L_000002398751d8a0, C4<>;
L_0000023987597220 .cmp/eq 6, L_00000239875979a0, L_0000023987598918;
L_0000023987598080 .part L_00000239875f1f70, 11, 5;
L_0000023987597180 .functor MUXZ 5, L_0000023987598080, L_0000023987598960, L_0000023987597220, C4<>;
L_0000023987596a00 .functor MUXZ 5, L_0000023987597180, L_00000239875988d0, L_000002398751d980, C4<>;
L_0000023987598760 .part L_00000239875f1f70, 21, 5;
L_0000023987597a40 .functor MUXZ 5, L_0000023987598760, L_00000239875989a8, L_000002398751da60, C4<>;
L_0000023987598440 .part L_00000239875f1f70, 16, 5;
L_0000023987598120 .functor MUXZ 5, L_0000023987598440, L_00000239875989f0, L_000002398751cbf0, C4<>;
L_00000239875981c0 .part L_00000239875f1f70, 0, 16;
L_00000239875968c0 .functor MUXZ 16, L_00000239875981c0, L_0000023987598a38, L_000002398751ce90, C4<>;
L_0000023987596b40 .part L_00000239875f1f70, 6, 5;
L_0000023987596be0 .concat [ 5 32 0 0], L_0000023987596b40, L_0000023987598ac8;
L_0000023987597c20 .functor MUXZ 37, L_0000023987596be0, L_0000023987598a80, L_000002398751cb80, C4<>;
L_0000023987596c80 .part L_0000023987597c20, 0, 32;
L_0000023987596fa0 .part L_00000239875f1f70, 0, 6;
L_00000239875983a0 .functor MUXZ 6, L_0000023987596fa0, L_0000023987598b10, L_000002398751ccd0, C4<>;
L_00000239875972c0 .part L_00000239875f1f70, 0, 26;
L_0000023987597400 .concat [ 26 32 0 0], L_00000239875972c0, L_0000023987598ba0;
L_0000023987597360 .functor MUXZ 58, L_0000023987597400, L_0000023987598b58, L_000002398751d210, C4<>;
L_00000239875984e0 .part L_0000023987597360, 0, 32;
L_00000239875974a0 .arith/sum 32, v000002398758c4d0_0, L_0000023987598be8;
L_0000023987597540 .cmp/eq 6, L_00000239875979a0, L_0000023987598c30;
L_0000023987597680 .cmp/eq 6, L_00000239875979a0, L_0000023987598c78;
L_00000239875975e0 .concat [ 32 16 0 0], L_00000239875984e0, L_0000023987598cc0;
L_00000239875f1070 .concat [ 6 26 0 0], L_00000239875979a0, L_0000023987598d08;
L_00000239875f1cf0 .cmp/eq 32, L_00000239875f1070, L_0000023987598d50;
L_00000239875f2510 .cmp/eq 6, L_00000239875983a0, L_0000023987598d98;
L_00000239875f2290 .concat [ 32 16 0 0], L_000002398751d670, L_0000023987598de0;
L_00000239875f2010 .concat [ 32 16 0 0], v000002398758c4d0_0, L_0000023987598e28;
L_00000239875f25b0 .part L_00000239875968c0, 15, 1;
LS_00000239875f0e90_0_0 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_4 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_8 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_12 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_16 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_20 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_24 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_0_28 .concat [ 1 1 1 1], L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0, L_00000239875f25b0;
LS_00000239875f0e90_1_0 .concat [ 4 4 4 4], LS_00000239875f0e90_0_0, LS_00000239875f0e90_0_4, LS_00000239875f0e90_0_8, LS_00000239875f0e90_0_12;
LS_00000239875f0e90_1_4 .concat [ 4 4 4 4], LS_00000239875f0e90_0_16, LS_00000239875f0e90_0_20, LS_00000239875f0e90_0_24, LS_00000239875f0e90_0_28;
L_00000239875f0e90 .concat [ 16 16 0 0], LS_00000239875f0e90_1_0, LS_00000239875f0e90_1_4;
L_00000239875f0a30 .concat [ 16 32 0 0], L_00000239875968c0, L_00000239875f0e90;
L_00000239875f1610 .arith/sum 48, L_00000239875f2010, L_00000239875f0a30;
L_00000239875f1ed0 .functor MUXZ 48, L_00000239875f1610, L_00000239875f2290, L_000002398751d590, C4<>;
L_00000239875f12f0 .functor MUXZ 48, L_00000239875f1ed0, L_00000239875975e0, L_000002398751cf00, C4<>;
L_00000239875f1110 .part L_00000239875f12f0, 0, 32;
L_00000239875f11b0 .cmp/eq 2, v000002398753d0b0_0, L_0000023987598e70;
L_00000239875f16b0 .cmp/eq 2, v000002398753d0b0_0, L_0000023987598eb8;
L_00000239875f1a70 .cmp/eq 2, v000002398753d0b0_0, L_0000023987598f00;
L_00000239875f1bb0 .functor MUXZ 32, L_0000023987598f90, L_0000023987598f48, L_00000239875f1a70, C4<>;
L_00000239875f1d90 .functor MUXZ 32, L_00000239875f1bb0, L_00000239875f1110, L_00000239875f16b0, C4<>;
L_00000239875f0ad0 .functor MUXZ 32, L_00000239875f1d90, L_00000239875974a0, L_00000239875f11b0, C4<>;
L_00000239875f1f70 .functor MUXZ 32, L_000002398751d600, L_0000023987599020, L_000002398751d130, C4<>;
L_00000239875f14d0 .cmp/eq 6, L_00000239875979a0, L_00000239875990f8;
L_00000239875f1b10 .cmp/eq 6, L_00000239875979a0, L_0000023987599140;
L_00000239875f2150 .cmp/eq 6, L_00000239875979a0, L_0000023987599188;
L_00000239875f23d0 .concat [ 16 16 0 0], L_00000239875968c0, L_00000239875991d0;
L_00000239875f2470 .part L_00000239875968c0, 15, 1;
LS_00000239875f0c10_0_0 .concat [ 1 1 1 1], L_00000239875f2470, L_00000239875f2470, L_00000239875f2470, L_00000239875f2470;
LS_00000239875f0c10_0_4 .concat [ 1 1 1 1], L_00000239875f2470, L_00000239875f2470, L_00000239875f2470, L_00000239875f2470;
LS_00000239875f0c10_0_8 .concat [ 1 1 1 1], L_00000239875f2470, L_00000239875f2470, L_00000239875f2470, L_00000239875f2470;
LS_00000239875f0c10_0_12 .concat [ 1 1 1 1], L_00000239875f2470, L_00000239875f2470, L_00000239875f2470, L_00000239875f2470;
L_00000239875f0c10 .concat [ 4 4 4 4], LS_00000239875f0c10_0_0, LS_00000239875f0c10_0_4, LS_00000239875f0c10_0_8, LS_00000239875f0c10_0_12;
L_00000239875f1c50 .concat [ 16 16 0 0], L_00000239875968c0, L_00000239875f0c10;
L_00000239875f1e30 .functor MUXZ 32, L_00000239875f1c50, L_00000239875f23d0, L_000002398751d2f0, C4<>;
L_00000239875f0cb0 .concat [ 6 26 0 0], L_00000239875979a0, L_0000023987599218;
L_00000239875f2790 .cmp/eq 32, L_00000239875f0cb0, L_0000023987599260;
L_00000239875f0d50 .cmp/eq 6, L_00000239875983a0, L_00000239875992a8;
L_00000239875f1390 .cmp/eq 6, L_00000239875983a0, L_00000239875992f0;
L_00000239875f19d0 .cmp/eq 6, L_00000239875979a0, L_0000023987599338;
L_00000239875f1430 .functor MUXZ 32, L_00000239875f1e30, L_0000023987599380, L_00000239875f19d0, C4<>;
L_00000239875f08f0 .functor MUXZ 32, L_00000239875f1430, L_0000023987596c80, L_000002398751d6e0, C4<>;
L_00000239875f1570 .concat [ 6 26 0 0], L_00000239875979a0, L_00000239875993c8;
L_00000239875f0df0 .cmp/eq 32, L_00000239875f1570, L_0000023987599410;
L_00000239875f0f30 .cmp/eq 6, L_00000239875983a0, L_0000023987599458;
L_00000239875f0fd0 .cmp/eq 6, L_00000239875983a0, L_00000239875994a0;
L_00000239875f21f0 .cmp/eq 6, L_00000239875979a0, L_00000239875994e8;
L_00000239875f1930 .functor MUXZ 32, L_000002398751d670, v000002398758c4d0_0, L_00000239875f21f0, C4<>;
L_00000239875f3080 .functor MUXZ 32, L_00000239875f1930, L_000002398751d280, L_000002398751cc60, C4<>;
S_00000239874a25d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000239875147e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002398751d4b0 .functor NOT 1, v000002398750e080_0, C4<0>, C4<0>, C4<0>;
v000002398750cbe0_0 .net *"_ivl_0", 0 0, L_000002398751d4b0;  1 drivers
v000002398750dc20_0 .net "in1", 31 0, L_000002398751d280;  alias, 1 drivers
v000002398750d180_0 .net "in2", 31 0, L_00000239875f08f0;  alias, 1 drivers
v000002398750d860_0 .net "out", 31 0, L_00000239875f0990;  alias, 1 drivers
v000002398750cfa0_0 .net "s", 0 0, v000002398750e080_0;  alias, 1 drivers
L_00000239875f0990 .functor MUXZ 32, L_00000239875f08f0, L_000002398751d280, L_000002398751d4b0, C4<>;
S_00000239874bc390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002398753b380 .param/l "RType" 0 4 2, C4<000000>;
P_000002398753b3b8 .param/l "add" 0 4 5, C4<100000>;
P_000002398753b3f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002398753b428 .param/l "addu" 0 4 5, C4<100001>;
P_000002398753b460 .param/l "and_" 0 4 5, C4<100100>;
P_000002398753b498 .param/l "andi" 0 4 8, C4<001100>;
P_000002398753b4d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002398753b508 .param/l "bne" 0 4 10, C4<000101>;
P_000002398753b540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002398753b578 .param/l "j" 0 4 12, C4<000010>;
P_000002398753b5b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002398753b5e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002398753b620 .param/l "lw" 0 4 8, C4<100011>;
P_000002398753b658 .param/l "nor_" 0 4 5, C4<100111>;
P_000002398753b690 .param/l "or_" 0 4 5, C4<100101>;
P_000002398753b6c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002398753b700 .param/l "sgt" 0 4 6, C4<101011>;
P_000002398753b738 .param/l "sll" 0 4 6, C4<000000>;
P_000002398753b770 .param/l "slt" 0 4 5, C4<101010>;
P_000002398753b7a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002398753b7e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002398753b818 .param/l "sub" 0 4 5, C4<100010>;
P_000002398753b850 .param/l "subu" 0 4 5, C4<100011>;
P_000002398753b888 .param/l "sw" 0 4 8, C4<101011>;
P_000002398753b8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002398753b8f8 .param/l "xori" 0 4 8, C4<001110>;
v000002398750d400_0 .var "ALUOp", 3 0;
v000002398750e080_0 .var "ALUSrc", 0 0;
v000002398750e260_0 .var "MemReadEn", 0 0;
v000002398750cdc0_0 .var "MemWriteEn", 0 0;
v000002398750cc80_0 .var "MemtoReg", 0 0;
v000002398750d0e0_0 .var "RegDst", 0 0;
v000002398750e6c0_0 .var "RegWriteEn", 0 0;
v000002398750e300_0 .net "funct", 5 0, L_00000239875983a0;  alias, 1 drivers
v000002398750d220_0 .var "hlt", 0 0;
v000002398750d7c0_0 .net "opcode", 5 0, L_00000239875979a0;  alias, 1 drivers
v000002398750d4a0_0 .net "rst", 0 0, v0000023987597e00_0;  alias, 1 drivers
E_0000023987513d20 .event anyedge, v000002398750d4a0_0, v000002398750d7c0_0, v000002398750e300_0;
S_00000239874bc520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002398751d600 .functor BUFZ 32, L_00000239875f1890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398750d540 .array "InstMem", 0 1023, 31 0;
v000002398750e4e0_0 .net *"_ivl_0", 31 0, L_00000239875f1890;  1 drivers
v000002398750d5e0_0 .net *"_ivl_3", 9 0, L_00000239875f0b70;  1 drivers
v000002398750d900_0 .net *"_ivl_4", 11 0, L_00000239875f26f0;  1 drivers
L_0000023987598fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002398750db80_0 .net *"_ivl_7", 1 0, L_0000023987598fd8;  1 drivers
v000002398750e580_0 .net "address", 31 0, v000002398758c4d0_0;  alias, 1 drivers
v000002398750e620_0 .var/i "i", 31 0;
v000002398750e760_0 .net "q", 31 0, L_000002398751d600;  alias, 1 drivers
L_00000239875f1890 .array/port v000002398750d540, L_00000239875f26f0;
L_00000239875f0b70 .part v000002398758c4d0_0, 0, 10;
L_00000239875f26f0 .concat [ 10 2 0 0], L_00000239875f0b70, L_0000023987598fd8;
S_00000239874a0270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002398751d670 .functor BUFZ 32, L_00000239875f1750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002398751d280 .functor BUFZ 32, L_00000239875f2650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398753d510_1 .array/port v000002398753d510, 1;
L_000002398751cd40 .functor BUFZ 32, v000002398753d510_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398753d510_2 .array/port v000002398753d510, 2;
L_000002398751d0c0 .functor BUFZ 32, v000002398753d510_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398753d510_3 .array/port v000002398753d510, 3;
L_000002398751cdb0 .functor BUFZ 32, v000002398753d510_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398753d510_4 .array/port v000002398753d510, 4;
L_000002398751cf70 .functor BUFZ 32, v000002398753d510_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398753d510_5 .array/port v000002398753d510, 5;
L_000002398751cfe0 .functor BUFZ 32, v000002398753d510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002398753d510_6 .array/port v000002398753d510, 6;
L_000002398751d440 .functor BUFZ 32, v000002398753d510_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000239874eb510_0 .net *"_ivl_0", 31 0, L_00000239875f1750;  1 drivers
v000002398753d150_0 .net *"_ivl_10", 6 0, L_00000239875f20b0;  1 drivers
L_00000239875990b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002398753d790_0 .net *"_ivl_13", 1 0, L_00000239875990b0;  1 drivers
v000002398753c110_0 .net *"_ivl_2", 6 0, L_00000239875f17f0;  1 drivers
L_0000023987599068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002398753c250_0 .net *"_ivl_5", 1 0, L_0000023987599068;  1 drivers
v000002398753c1b0_0 .net *"_ivl_8", 31 0, L_00000239875f2650;  1 drivers
v000002398753be90_0 .net "clk", 0 0, L_000002398751d750;  alias, 1 drivers
v000002398753c610_0 .var/i "i", 31 0;
v000002398753cbb0_0 .net "readData1", 31 0, L_000002398751d670;  alias, 1 drivers
v000002398753d1f0_0 .net "readData2", 31 0, L_000002398751d280;  alias, 1 drivers
v000002398753d3d0_0 .net "readRegister1", 4 0, L_0000023987597a40;  alias, 1 drivers
v000002398753c2f0_0 .net "readRegister2", 4 0, L_0000023987598120;  alias, 1 drivers
v000002398753d510 .array "registers", 31 0, 31 0;
v000002398753bf30_0 .net "regs0", 31 0, L_000002398751cd40;  alias, 1 drivers
v000002398753cc50_0 .net "regs1", 31 0, L_000002398751d0c0;  alias, 1 drivers
v000002398753bcb0_0 .net "regs2", 31 0, L_000002398751cdb0;  alias, 1 drivers
v000002398753c570_0 .net "regs3", 31 0, L_000002398751cf70;  alias, 1 drivers
v000002398753bdf0_0 .net "regs4", 31 0, L_000002398751cfe0;  alias, 1 drivers
v000002398753d290_0 .net "regs5", 31 0, L_000002398751d440;  alias, 1 drivers
v000002398753ba30_0 .net "rst", 0 0, v0000023987597e00_0;  alias, 1 drivers
v000002398753d010_0 .net "we", 0 0, v000002398750e6c0_0;  alias, 1 drivers
v000002398753c430_0 .net "writeData", 31 0, L_00000239875f3120;  alias, 1 drivers
v000002398753d470_0 .net "writeRegister", 4 0, L_00000239875f2330;  alias, 1 drivers
E_0000023987514820/0 .event negedge, v000002398750d4a0_0;
E_0000023987514820/1 .event posedge, v000002398753be90_0;
E_0000023987514820 .event/or E_0000023987514820/0, E_0000023987514820/1;
L_00000239875f1750 .array/port v000002398753d510, L_00000239875f17f0;
L_00000239875f17f0 .concat [ 5 2 0 0], L_0000023987597a40, L_0000023987599068;
L_00000239875f2650 .array/port v000002398753d510, L_00000239875f20b0;
L_00000239875f20b0 .concat [ 5 2 0 0], L_0000023987598120, L_00000239875990b0;
S_00000239874a0400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000239874a0270;
 .timescale 0 0;
v00000239874ebf10_0 .var/i "i", 31 0;
S_00000239874d2900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023987514860 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002398751d360 .functor NOT 1, v000002398750d0e0_0, C4<0>, C4<0>, C4<0>;
v000002398753c390_0 .net *"_ivl_0", 0 0, L_000002398751d360;  1 drivers
v000002398753c4d0_0 .net "in1", 4 0, L_0000023987598120;  alias, 1 drivers
v000002398753ccf0_0 .net "in2", 4 0, L_0000023987596a00;  alias, 1 drivers
v000002398753c6b0_0 .net "out", 4 0, L_00000239875f2330;  alias, 1 drivers
v000002398753c750_0 .net "s", 0 0, v000002398750d0e0_0;  alias, 1 drivers
L_00000239875f2330 .functor MUXZ 5, L_0000023987596a00, L_0000023987598120, L_000002398751d360, C4<>;
S_00000239874d2a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000239875148e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000239874d6f40 .functor NOT 1, v000002398750cc80_0, C4<0>, C4<0>, C4<0>;
v000002398753cd90_0 .net *"_ivl_0", 0 0, L_00000239874d6f40;  1 drivers
v000002398753d5b0_0 .net "in1", 31 0, v000002398753d830_0;  alias, 1 drivers
v000002398753bfd0_0 .net "in2", 31 0, v000002398758cc50_0;  alias, 1 drivers
v000002398753d650_0 .net "out", 31 0, L_00000239875f3120;  alias, 1 drivers
v000002398753cf70_0 .net "s", 0 0, v000002398750cc80_0;  alias, 1 drivers
L_00000239875f3120 .functor MUXZ 32, v000002398758cc50_0, v000002398753d830_0, L_00000239874d6f40, C4<>;
S_0000023987486af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023987486c80 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023987486cb8 .param/l "AND" 0 9 12, C4<0010>;
P_0000023987486cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023987486d28 .param/l "OR" 0 9 12, C4<0011>;
P_0000023987486d60 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023987486d98 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023987486dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023987486e08 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023987486e40 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023987486e78 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023987486eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023987486ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023987599530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002398753c9d0_0 .net/2u *"_ivl_0", 31 0, L_0000023987599530;  1 drivers
v000002398753d330_0 .net "opSel", 3 0, v000002398750d400_0;  alias, 1 drivers
v000002398753c070_0 .net "operand1", 31 0, L_00000239875f3080;  alias, 1 drivers
v000002398753d6f0_0 .net "operand2", 31 0, L_00000239875f0990;  alias, 1 drivers
v000002398753d830_0 .var "result", 31 0;
v000002398753c7f0_0 .net "zero", 0 0, L_00000239875f2c20;  alias, 1 drivers
E_0000023987514ae0 .event anyedge, v000002398750d400_0, v000002398753c070_0, v000002398750d860_0;
L_00000239875f2c20 .cmp/eq 32, v000002398753d830_0, L_0000023987599530;
S_00000239874b95f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002398753d950 .param/l "RType" 0 4 2, C4<000000>;
P_000002398753d988 .param/l "add" 0 4 5, C4<100000>;
P_000002398753d9c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002398753d9f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002398753da30 .param/l "and_" 0 4 5, C4<100100>;
P_000002398753da68 .param/l "andi" 0 4 8, C4<001100>;
P_000002398753daa0 .param/l "beq" 0 4 10, C4<000100>;
P_000002398753dad8 .param/l "bne" 0 4 10, C4<000101>;
P_000002398753db10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002398753db48 .param/l "j" 0 4 12, C4<000010>;
P_000002398753db80 .param/l "jal" 0 4 12, C4<000011>;
P_000002398753dbb8 .param/l "jr" 0 4 6, C4<001000>;
P_000002398753dbf0 .param/l "lw" 0 4 8, C4<100011>;
P_000002398753dc28 .param/l "nor_" 0 4 5, C4<100111>;
P_000002398753dc60 .param/l "or_" 0 4 5, C4<100101>;
P_000002398753dc98 .param/l "ori" 0 4 8, C4<001101>;
P_000002398753dcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002398753dd08 .param/l "sll" 0 4 6, C4<000000>;
P_000002398753dd40 .param/l "slt" 0 4 5, C4<101010>;
P_000002398753dd78 .param/l "slti" 0 4 8, C4<101010>;
P_000002398753ddb0 .param/l "srl" 0 4 6, C4<000010>;
P_000002398753dde8 .param/l "sub" 0 4 5, C4<100010>;
P_000002398753de20 .param/l "subu" 0 4 5, C4<100011>;
P_000002398753de58 .param/l "sw" 0 4 8, C4<101011>;
P_000002398753de90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002398753dec8 .param/l "xori" 0 4 8, C4<001110>;
v000002398753d0b0_0 .var "PCsrc", 1 0;
v000002398753ced0_0 .net "excep_flag", 0 0, o0000023987541888;  alias, 0 drivers
v000002398753b990_0 .net "funct", 5 0, L_00000239875983a0;  alias, 1 drivers
v000002398753bad0_0 .net "opcode", 5 0, L_00000239875979a0;  alias, 1 drivers
v000002398753bb70_0 .net "operand1", 31 0, L_000002398751d670;  alias, 1 drivers
v000002398753bc10_0 .net "operand2", 31 0, L_00000239875f0990;  alias, 1 drivers
v000002398753bd50_0 .net "rst", 0 0, v0000023987597e00_0;  alias, 1 drivers
E_0000023987514960/0 .event anyedge, v000002398750d4a0_0, v000002398753ced0_0, v000002398750d7c0_0, v000002398753cbb0_0;
E_0000023987514960/1 .event anyedge, v000002398750d860_0, v000002398750e300_0;
E_0000023987514960 .event/or E_0000023987514960/0, E_0000023987514960/1;
S_00000239874b9780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002398753c890 .array "DataMem", 0 1023, 31 0;
v000002398753c930_0 .net "address", 31 0, v000002398753d830_0;  alias, 1 drivers
v000002398753ca70_0 .net "clock", 0 0, L_000002398751d750;  alias, 1 drivers
v000002398753cb10_0 .net "data", 31 0, L_000002398751d280;  alias, 1 drivers
v000002398753ce30_0 .var/i "i", 31 0;
v000002398758cc50_0 .var "q", 31 0;
v000002398758d650_0 .net "rden", 0 0, v000002398750e260_0;  alias, 1 drivers
v000002398758d1f0_0 .net "wren", 0 0, v000002398750cdc0_0;  alias, 1 drivers
E_00000239875157e0 .event negedge, v000002398753be90_0;
S_00000239874b2480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000239874a2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023987514920 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002398758d8d0_0 .net "PCin", 31 0, L_00000239875f0ad0;  alias, 1 drivers
v000002398758c4d0_0 .var "PCout", 31 0;
v000002398758c110_0 .net "clk", 0 0, L_000002398751d750;  alias, 1 drivers
v000002398758c250_0 .net "rst", 0 0, v0000023987597e00_0;  alias, 1 drivers
    .scope S_00000239874b95f0;
T_0 ;
    %wait E_0000023987514960;
    %load/vec4 v000002398753bd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002398753d0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002398753ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002398753d0b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002398753bad0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002398753bb70_0;
    %load/vec4 v000002398753bc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002398753bad0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002398753bb70_0;
    %load/vec4 v000002398753bc10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002398753bad0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002398753bad0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002398753bad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002398753b990_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002398753d0b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002398753d0b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000239874b2480;
T_1 ;
    %wait E_0000023987514820;
    %load/vec4 v000002398758c250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002398758c4d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002398758d8d0_0;
    %assign/vec4 v000002398758c4d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000239874bc520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002398750e620_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002398750e620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002398750e620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %load/vec4 v000002398750e620_0;
    %addi 1, 0, 32;
    %store/vec4 v000002398750e620_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398750d540, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000239874bc390;
T_3 ;
    %wait E_0000023987513d20;
    %load/vec4 v000002398750d4a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002398750d220_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002398750d400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002398750e080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002398750cdc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002398750cc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002398750e260_0, 0;
    %assign/vec4 v000002398750d0e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002398750d220_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002398750d400_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002398750e080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002398750e6c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002398750cdc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002398750cc80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002398750e260_0, 0, 1;
    %store/vec4 v000002398750d0e0_0, 0, 1;
    %load/vec4 v000002398750d7c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750d220_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %load/vec4 v000002398750e300_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002398750d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750cc80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750cdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002398750e080_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002398750d400_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000239874a0270;
T_4 ;
    %wait E_0000023987514820;
    %fork t_1, S_00000239874a0400;
    %jmp t_0;
    .scope S_00000239874a0400;
t_1 ;
    %load/vec4 v000002398753ba30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239874ebf10_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000239874ebf10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000239874ebf10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398753d510, 0, 4;
    %load/vec4 v00000239874ebf10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000239874ebf10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002398753d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002398753c430_0;
    %load/vec4 v000002398753d470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398753d510, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398753d510, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000239874a0270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000239874a0270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002398753c610_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002398753c610_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002398753c610_0;
    %ix/getv/s 4, v000002398753c610_0;
    %load/vec4a v000002398753d510, 4;
    %ix/getv/s 4, v000002398753c610_0;
    %load/vec4a v000002398753d510, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002398753c610_0;
    %addi 1, 0, 32;
    %store/vec4 v000002398753c610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023987486af0;
T_6 ;
    %wait E_0000023987514ae0;
    %load/vec4 v000002398753d330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %add;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %sub;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %and;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %or;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %xor;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %or;
    %inv;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002398753c070_0;
    %load/vec4 v000002398753d6f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002398753d6f0_0;
    %load/vec4 v000002398753c070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002398753c070_0;
    %ix/getv 4, v000002398753d6f0_0;
    %shiftl 4;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002398753c070_0;
    %ix/getv 4, v000002398753d6f0_0;
    %shiftr 4;
    %assign/vec4 v000002398753d830_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000239874b9780;
T_7 ;
    %wait E_00000239875157e0;
    %load/vec4 v000002398758d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002398753c930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002398753c890, 4;
    %assign/vec4 v000002398758cc50_0, 0;
T_7.0 ;
    %load/vec4 v000002398758d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002398753cb10_0;
    %ix/getv 3, v000002398753c930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398753c890, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000239874b9780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002398753c890, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000239874b9780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002398753ce30_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002398753ce30_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002398753ce30_0;
    %load/vec4a v000002398753c890, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002398753ce30_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002398753ce30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002398753ce30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000239874a2440;
T_10 ;
    %wait E_0000023987514820;
    %load/vec4 v0000023987597040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239875943c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000239875943c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000239875943c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023987525b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023987598260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023987597e00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023987525b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023987598260_0;
    %inv;
    %assign/vec4 v0000023987598260_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023987525b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023987597e00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023987597e00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000023987597720_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
