#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f0034fc630 .scope module, "tb_axis_dma_write" "tb_axis_dma_write" 2 3;
 .timescale -9 -12;
v0x55f003532fc0_0 .net "chk_done", 0 0, v0x55f003531a30_0;  1 drivers
v0x55f003533080_0 .net "chk_error", 0 0, v0x55f003531b40_0;  1 drivers
v0x55f003533120_0 .var "clk", 0 0;
v0x55f003533280_0 .var/i "cycle", 31 0;
v0x55f003533320_0 .net "dma_done", 0 0, v0x55f003530070_0;  1 drivers
v0x55f0035333c0_0 .net "mem_rd_addr", 31 0, v0x55f003531ce0_0;  1 drivers
v0x55f003533460_0 .net "mem_rd_data", 7 0, v0x55f003530e70_0;  1 drivers
v0x55f003533550_0 .net "mem_rd_valid", 0 0, v0x55f003531e40_0;  1 drivers
v0x55f003533640_0 .net "mem_wr_addr", 31 0, v0x55f0035302d0_0;  1 drivers
v0x55f003533790_0 .net "mem_wr_data", 7 0, v0x55f0035303b0_0;  1 drivers
v0x55f0035338a0_0 .net "mem_wr_valid", 0 0, v0x55f003530490_0;  1 drivers
v0x55f003533990_0 .var "rst_n", 0 0;
v0x55f003533a30_0 .net "src_done", 0 0, v0x55f003532ad0_0;  1 drivers
v0x55f003533ad0_0 .var "start_chk", 0 0;
v0x55f003533b70_0 .var "start_dma", 0 0;
v0x55f003533c10_0 .var "start_src", 0 0;
v0x55f003533cb0_0 .net "td", 7 0, v0x55f003532660_0;  1 drivers
v0x55f003533da0_0 .net "tr", 0 0, L_0x55f00350fb70;  1 drivers
v0x55f003533e90_0 .net "tv", 0 0, v0x55f003532840_0;  1 drivers
E_0x55f0034f0a30 .event edge, v0x55f003531a30_0;
E_0x55f0034f0150 .event edge, v0x55f003530070_0;
S_0x55f0034fc7c0 .scope module, "dma" "axis_dma_write" 2 42, 3 3 0, S_0x55f0034fc630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "base_addr";
    .port_info 4 /INPUT 32 "length";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 1 "S_AXIS_TVALID";
    .port_info 7 /INPUT 8 "S_AXIS_TDATA";
    .port_info 8 /OUTPUT 1 "S_AXIS_TREADY";
    .port_info 9 /OUTPUT 1 "mem_wr_valid";
    .port_info 10 /OUTPUT 32 "mem_wr_addr";
    .port_info 11 /OUTPUT 8 "mem_wr_data";
L_0x55f00350fb70 .functor AND 1, v0x55f0034e13e0_0, L_0x55f003533f80, C4<1>, C4<1>;
v0x55f0035107b0_0 .net "S_AXIS_TDATA", 7 0, v0x55f003532660_0;  alias, 1 drivers
v0x55f003511410_0 .net "S_AXIS_TREADY", 0 0, L_0x55f00350fb70;  alias, 1 drivers
v0x55f003511ee0_0 .net "S_AXIS_TVALID", 0 0, v0x55f003532840_0;  alias, 1 drivers
v0x55f0034e1310_0 .net *"_ivl_1", 0 0, L_0x55f003533f80;  1 drivers
v0x55f0034e13e0_0 .var "active", 0 0;
L_0x7f3183af0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f00350df30_0 .net "base_addr", 31 0, L_0x7f3183af0018;  1 drivers
v0x55f00350dfd0_0 .net "clk", 0 0, v0x55f003533120_0;  1 drivers
v0x55f00352feb0_0 .var "count", 31 0;
v0x55f00352ff90_0 .var "data_buf", 7 0;
v0x55f003530070_0 .var "done", 0 0;
v0x55f003530130_0 .var "have_data", 0 0;
L_0x7f3183af0060 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x55f0035301f0_0 .net "length", 31 0, L_0x7f3183af0060;  1 drivers
v0x55f0035302d0_0 .var "mem_wr_addr", 31 0;
v0x55f0035303b0_0 .var "mem_wr_data", 7 0;
v0x55f003530490_0 .var "mem_wr_valid", 0 0;
v0x55f003530550_0 .net "rst_n", 0 0, v0x55f003533990_0;  1 drivers
v0x55f003530610_0 .net "start", 0 0, v0x55f003533b70_0;  1 drivers
E_0x55f0034ee6d0/0 .event negedge, v0x55f003530550_0;
E_0x55f0034ee6d0/1 .event posedge, v0x55f00350dfd0_0;
E_0x55f0034ee6d0 .event/or E_0x55f0034ee6d0/0, E_0x55f0034ee6d0/1;
L_0x55f003533f80 .reduce/nor v0x55f003530130_0;
S_0x55f003530850 .scope module, "mem" "simple_mem_rw" 2 57, 4 3 0, S_0x55f0034fc630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd_valid";
    .port_info 2 /INPUT 32 "rd_addr";
    .port_info 3 /OUTPUT 8 "rd_data";
    .port_info 4 /INPUT 1 "wr_valid";
    .port_info 5 /INPUT 32 "wr_addr";
    .port_info 6 /INPUT 8 "wr_data";
P_0x55f003530a00 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000100000000>;
v0x55f003530b70_0 .net "clk", 0 0, v0x55f003533120_0;  alias, 1 drivers
v0x55f003530c30_0 .var/i "i", 31 0;
v0x55f003530cf0 .array "mem", 255 0, 7 0;
v0x55f003530d90_0 .net "rd_addr", 31 0, v0x55f003531ce0_0;  alias, 1 drivers
v0x55f003530e70_0 .var "rd_data", 7 0;
v0x55f003530fa0_0 .net "rd_valid", 0 0, v0x55f003531e40_0;  alias, 1 drivers
v0x55f003531060_0 .net "wr_addr", 31 0, v0x55f0035302d0_0;  alias, 1 drivers
v0x55f003531120_0 .net "wr_data", 7 0, v0x55f0035303b0_0;  alias, 1 drivers
v0x55f0035311c0_0 .net "wr_valid", 0 0, v0x55f003530490_0;  alias, 1 drivers
E_0x55f0034d59f0 .event posedge, v0x55f00350dfd0_0;
S_0x55f003531300 .scope module, "memchk" "axis_sink_memcheck" 2 67, 5 3 0, S_0x55f0034fc630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "rd_valid";
    .port_info 4 /OUTPUT 32 "rd_addr";
    .port_info 5 /INPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "error";
P_0x55f0035314c0 .param/l "COUNT" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55f0035316b0_0 .var "active", 0 0;
v0x55f003531770_0 .var "addr_d1", 31 0;
v0x55f003531850_0 .var "addr_d2", 31 0;
v0x55f003531940_0 .net "clk", 0 0, v0x55f003533120_0;  alias, 1 drivers
v0x55f003531a30_0 .var "done", 0 0;
v0x55f003531b40_0 .var "error", 0 0;
v0x55f003531c00_0 .var "issue_idx", 31 0;
v0x55f003531ce0_0 .var "rd_addr", 31 0;
v0x55f003531da0_0 .net "rd_data", 7 0, v0x55f003530e70_0;  alias, 1 drivers
v0x55f003531e40_0 .var "rd_valid", 0 0;
v0x55f003531f10_0 .net "rst_n", 0 0, v0x55f003533990_0;  alias, 1 drivers
v0x55f003531fe0_0 .net "start", 0 0, v0x55f003533ad0_0;  1 drivers
v0x55f003532080_0 .var "vld_d1", 0 0;
v0x55f003532120_0 .var "vld_d2", 0 0;
S_0x55f0035322c0 .scope module, "src" "axis_source" 2 32, 6 3 0, S_0x55f0034fc630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "M_AXIS_TVALID";
    .port_info 4 /OUTPUT 8 "M_AXIS_TDATA";
    .port_info 5 /INPUT 1 "M_AXIS_TREADY";
    .port_info 6 /OUTPUT 1 "done";
P_0x55f003532450 .param/l "COUNT" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f003532660_0 .var "M_AXIS_TDATA", 7 0;
v0x55f003532770_0 .net "M_AXIS_TREADY", 0 0, L_0x55f00350fb70;  alias, 1 drivers
v0x55f003532840_0 .var "M_AXIS_TVALID", 0 0;
v0x55f003532940_0 .var "active", 0 0;
v0x55f0035329e0_0 .net "clk", 0 0, v0x55f003533120_0;  alias, 1 drivers
v0x55f003532ad0_0 .var "done", 0 0;
v0x55f003532b70_0 .net "rst_n", 0 0, v0x55f003533990_0;  alias, 1 drivers
v0x55f003532c60_0 .var "sent", 31 0;
v0x55f003532d00_0 .net "start", 0 0, v0x55f003533c10_0;  1 drivers
v0x55f003532dc0_0 .var "value", 7 0;
    .scope S_0x55f0035322c0;
T_0 ;
    %wait E_0x55f0034ee6d0;
    %load/vec4 v0x55f003532b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f003532660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f003532dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003532c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532ad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532ad0_0, 0;
    %load/vec4 v0x55f003532d00_0;
    %load/vec4 v0x55f003532940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003532940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f003532dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003532c60_0, 0;
T_0.2 ;
    %load/vec4 v0x55f003532940_0;
    %load/vec4 v0x55f003532840_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f003532c60_0;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f003532dc0_0;
    %assign/vec4 v0x55f003532660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003532840_0, 0;
T_0.4 ;
    %load/vec4 v0x55f003532840_0;
    %load/vec4 v0x55f003532770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532840_0, 0;
    %load/vec4 v0x55f003532dc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f003532dc0_0, 0;
    %load/vec4 v0x55f003532c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f003532c60_0, 0;
    %load/vec4 v0x55f003532c60_0;
    %addi 1, 0, 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003532ad0_0, 0;
T_0.8 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f0034fc7c0;
T_1 ;
    %wait E_0x55f0034ee6d0;
    %load/vec4 v0x55f003530550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0034e13e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f00352feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530490_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530490_0, 0;
    %load/vec4 v0x55f003530610_0;
    %load/vec4 v0x55f0034e13e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0034e13e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f00352feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530130_0, 0;
T_1.2 ;
    %load/vec4 v0x55f0034e13e0_0;
    %load/vec4 v0x55f003511ee0_0;
    %and;
    %load/vec4 v0x55f003511410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55f0035107b0_0;
    %assign/vec4 v0x55f00352ff90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003530130_0, 0;
T_1.4 ;
    %load/vec4 v0x55f0034e13e0_0;
    %load/vec4 v0x55f003530130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003530490_0, 0;
    %load/vec4 v0x55f00350df30_0;
    %load/vec4 v0x55f00352feb0_0;
    %add;
    %assign/vec4 v0x55f0035302d0_0, 0;
    %load/vec4 v0x55f00352ff90_0;
    %assign/vec4 v0x55f0035303b0_0, 0;
    %load/vec4 v0x55f00352feb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f00352feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003530130_0, 0;
    %load/vec4 v0x55f00352feb0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55f0035301f0_0;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003530070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0034e13e0_0, 0;
T_1.8 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f003530850;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f003530c30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55f003530c30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55f003530c30_0;
    %store/vec4a v0x55f003530cf0, 4, 0;
    %load/vec4 v0x55f003530c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f003530c30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55f003530850;
T_3 ;
    %wait E_0x55f0034d59f0;
    %load/vec4 v0x55f0035311c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f003531120_0;
    %ix/getv 3, v0x55f003531060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f003530cf0, 0, 4;
T_3.0 ;
    %load/vec4 v0x55f003530fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv 4, v0x55f003530d90_0;
    %load/vec4a v0x55f003530cf0, 4;
    %assign/vec4 v0x55f003530e70_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f003531300;
T_4 ;
    %wait E_0x55f0034ee6d0;
    %load/vec4 v0x55f003531f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0035316b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003531c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003531e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003531ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003531a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003531b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003531770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003531850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003531a30_0, 0;
    %load/vec4 v0x55f003531fe0_0;
    %load/vec4 v0x55f0035316b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0035316b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f003531c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003531e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003532120_0, 0;
T_4.2 ;
    %load/vec4 v0x55f0035316b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55f003531c00_0;
    %assign/vec4 v0x55f003531ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003532080_0, 0;
    %load/vec4 v0x55f003531c00_0;
    %assign/vec4 v0x55f003531770_0, 0;
    %load/vec4 v0x55f003532080_0;
    %assign/vec4 v0x55f003532120_0, 0;
    %load/vec4 v0x55f003531770_0;
    %assign/vec4 v0x55f003531850_0, 0;
    %load/vec4 v0x55f003532120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55f003531da0_0;
    %load/vec4 v0x55f003531850_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_4.8, 6;
    %vpi_call 5 66 "$display", "[MEMCHK] ERROR addr=%0d got=%0d expected=%0d", v0x55f003531850_0, v0x55f003531da0_0, &PV<v0x55f003531850_0, 0, 8> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003531b40_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 5 70 "$display", "[MEMCHK] OK addr=%0d data=%0d", v0x55f003531850_0, v0x55f003531da0_0 {0 0 0};
T_4.9 ;
T_4.6 ;
    %load/vec4 v0x55f003531c00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f003531c00_0, 0;
    %load/vec4 v0x55f003531c00_0;
    %addi 1, 0, 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003531e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0035316b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003531a30_0, 0;
T_4.10 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f0034fc630;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f003533120_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55f0034fc630;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x55f003533120_0;
    %inv;
    %store/vec4 v0x55f003533120_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f0034fc630;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f003533990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f003533b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f003533c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f003533ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f003533280_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f003533990_0, 0, 1;
    %wait E_0x55f0034d59f0;
    %vpi_call 2 88 "$display", "[TB] Starting DMA_WRITE" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003533b70_0, 0;
    %wait E_0x55f0034d59f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003533b70_0, 0;
    %wait E_0x55f0034d59f0;
    %vpi_call 2 94 "$display", "[TB] Starting AXIS_SOURCE" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003533c10_0, 0;
    %wait E_0x55f0034d59f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003533c10_0, 0;
T_7.0 ;
    %load/vec4 v0x55f003533320_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0x55f0034f0150;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 100 "$display", "[TB] DMA WRITE DONE" {0 0 0};
    %wait E_0x55f0034d59f0;
    %vpi_call 2 103 "$display", "[TB] Starting MEMORY CHECK" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f003533ad0_0, 0;
    %wait E_0x55f0034d59f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f003533ad0_0, 0;
T_7.2 ;
    %load/vec4 v0x55f003532fc0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_0x55f0034f0a30;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v0x55f003533080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 2 111 "$display", "[TB] AXI DMA WRITE TEST FAILED" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 113 "$display", "[TB] AXI DMA WRITE TEST PASSED" {0 0 0};
T_7.5 ;
    %delay 20000, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_axis_dma_write.v";
    "axis_dma_write.v";
    "simple_mem_rw.v";
    "axis_sink_memcheck.v";
    "axis_source.v";
