

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 15:54:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.252 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row     |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1985|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   192|       0|    1280|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|    2059|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   192|    2059|    3301|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    11|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U12  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U14  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U15  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U16  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U17  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U18  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U19  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U20  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U21  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U22  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U23  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U24  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U25  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U26  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U27  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U28  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U29  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U30  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U31  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U32  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U33  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U34  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U35  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U36  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U37  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U38  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U39  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U40  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U41  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U42  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U43  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U44  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U45  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U46  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U47  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U48  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U49  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U50  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U51  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U52  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U53  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U54  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U55  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U56  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U57  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U58  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U59  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U60  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U61  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U62  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U63  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U64  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0| 192|  0|1280|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |AB_0_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_1_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_2_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_3_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_4_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_5_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_6_d0                 |         +|   0|  0|  32|          32|          32|
    |AB_7_d0                 |         +|   0|  0|  32|          32|          32|
    |add_ln16_fu_810_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln21_10_fu_974_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln21_11_fu_980_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln21_12_fu_986_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln21_14_fu_1039_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_15_fu_1045_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_16_fu_1051_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_17_fu_1057_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_18_fu_1063_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_19_fu_1069_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_1_fu_879_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln21_21_fu_1122_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_22_fu_1128_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_23_fu_1134_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_24_fu_1140_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_25_fu_1146_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_26_fu_1152_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_28_fu_1205_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_29_fu_1211_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_2_fu_885_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln21_30_fu_1217_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_31_fu_1223_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_32_fu_1229_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_33_fu_1235_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_35_fu_1288_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_36_fu_1294_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_37_fu_1300_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_38_fu_1306_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_39_fu_1312_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_3_fu_891_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln21_40_fu_1318_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_42_fu_1371_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_43_fu_1377_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_44_fu_1383_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_45_fu_1389_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_46_fu_1395_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_47_fu_1401_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_49_fu_1454_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_4_fu_897_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln21_50_fu_1460_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_51_fu_1466_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_52_fu_1472_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_53_fu_1478_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln21_54_fu_1484_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln21_5_fu_903_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln21_7_fu_956_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln21_8_fu_962_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln21_9_fu_968_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln21_fu_873_p2      |         +|   0|  0|  39|          32|          32|
    |ap_condition_391        |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_804_p2     |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1985|        1802|        1801|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_200                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_0_0_read_reg_1504      |  32|   0|   32|          0|
    |B_0_1_read_reg_1544      |  32|   0|   32|          0|
    |B_0_2_read_reg_1584      |  32|   0|   32|          0|
    |B_0_3_read_reg_1624      |  32|   0|   32|          0|
    |B_0_4_read_reg_1664      |  32|   0|   32|          0|
    |B_0_5_read_reg_1704      |  32|   0|   32|          0|
    |B_0_6_read_reg_1744      |  32|   0|   32|          0|
    |B_0_7_read_reg_1784      |  32|   0|   32|          0|
    |B_1_0_read_reg_1509      |  32|   0|   32|          0|
    |B_1_1_read_reg_1549      |  32|   0|   32|          0|
    |B_1_2_read_reg_1589      |  32|   0|   32|          0|
    |B_1_3_read_reg_1629      |  32|   0|   32|          0|
    |B_1_4_read_reg_1669      |  32|   0|   32|          0|
    |B_1_5_read_reg_1709      |  32|   0|   32|          0|
    |B_1_6_read_reg_1749      |  32|   0|   32|          0|
    |B_1_7_read_reg_1789      |  32|   0|   32|          0|
    |B_2_0_read_reg_1514      |  32|   0|   32|          0|
    |B_2_1_read_reg_1554      |  32|   0|   32|          0|
    |B_2_2_read_reg_1594      |  32|   0|   32|          0|
    |B_2_3_read_reg_1634      |  32|   0|   32|          0|
    |B_2_4_read_reg_1674      |  32|   0|   32|          0|
    |B_2_5_read_reg_1714      |  32|   0|   32|          0|
    |B_2_6_read_reg_1754      |  32|   0|   32|          0|
    |B_2_7_read_reg_1794      |  32|   0|   32|          0|
    |B_3_0_read_reg_1519      |  32|   0|   32|          0|
    |B_3_1_read_reg_1559      |  32|   0|   32|          0|
    |B_3_2_read_reg_1599      |  32|   0|   32|          0|
    |B_3_3_read_reg_1639      |  32|   0|   32|          0|
    |B_3_4_read_reg_1679      |  32|   0|   32|          0|
    |B_3_5_read_reg_1719      |  32|   0|   32|          0|
    |B_3_6_read_reg_1759      |  32|   0|   32|          0|
    |B_3_7_read_reg_1799      |  32|   0|   32|          0|
    |B_4_0_read_reg_1524      |  32|   0|   32|          0|
    |B_4_1_read_reg_1564      |  32|   0|   32|          0|
    |B_4_2_read_reg_1604      |  32|   0|   32|          0|
    |B_4_3_read_reg_1644      |  32|   0|   32|          0|
    |B_4_4_read_reg_1684      |  32|   0|   32|          0|
    |B_4_5_read_reg_1724      |  32|   0|   32|          0|
    |B_4_6_read_reg_1764      |  32|   0|   32|          0|
    |B_4_7_read_reg_1804      |  32|   0|   32|          0|
    |B_5_0_read_reg_1529      |  32|   0|   32|          0|
    |B_5_1_read_reg_1569      |  32|   0|   32|          0|
    |B_5_2_read_reg_1609      |  32|   0|   32|          0|
    |B_5_3_read_reg_1649      |  32|   0|   32|          0|
    |B_5_4_read_reg_1689      |  32|   0|   32|          0|
    |B_5_5_read_reg_1729      |  32|   0|   32|          0|
    |B_5_6_read_reg_1769      |  32|   0|   32|          0|
    |B_5_7_read_reg_1809      |  32|   0|   32|          0|
    |B_6_0_read_reg_1534      |  32|   0|   32|          0|
    |B_6_1_read_reg_1574      |  32|   0|   32|          0|
    |B_6_2_read_reg_1614      |  32|   0|   32|          0|
    |B_6_3_read_reg_1654      |  32|   0|   32|          0|
    |B_6_4_read_reg_1694      |  32|   0|   32|          0|
    |B_6_5_read_reg_1734      |  32|   0|   32|          0|
    |B_6_6_read_reg_1774      |  32|   0|   32|          0|
    |B_6_7_read_reg_1814      |  32|   0|   32|          0|
    |B_7_0_read_reg_1539      |  32|   0|   32|          0|
    |B_7_1_read_reg_1579      |  32|   0|   32|          0|
    |B_7_2_read_reg_1619      |  32|   0|   32|          0|
    |B_7_3_read_reg_1659      |  32|   0|   32|          0|
    |B_7_4_read_reg_1699      |  32|   0|   32|          0|
    |B_7_5_read_reg_1739      |  32|   0|   32|          0|
    |B_7_6_read_reg_1779      |  32|   0|   32|          0|
    |B_7_7_read_reg_1819      |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_200                 |   4|   0|    4|          0|
    |zext_ln16_reg_1827       |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    |2059|   0| 2119|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|            mm|  return value|
|A_0_address0   |  out|    3|   ap_memory|           A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0         |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0   |  out|    3|   ap_memory|           A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0         |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0   |  out|    3|   ap_memory|           A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0         |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0   |  out|    3|   ap_memory|           A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0         |   in|   32|   ap_memory|           A_3|         array|
|A_4_address0   |  out|    3|   ap_memory|           A_4|         array|
|A_4_ce0        |  out|    1|   ap_memory|           A_4|         array|
|A_4_q0         |   in|   32|   ap_memory|           A_4|         array|
|A_5_address0   |  out|    3|   ap_memory|           A_5|         array|
|A_5_ce0        |  out|    1|   ap_memory|           A_5|         array|
|A_5_q0         |   in|   32|   ap_memory|           A_5|         array|
|A_6_address0   |  out|    3|   ap_memory|           A_6|         array|
|A_6_ce0        |  out|    1|   ap_memory|           A_6|         array|
|A_6_q0         |   in|   32|   ap_memory|           A_6|         array|
|A_7_address0   |  out|    3|   ap_memory|           A_7|         array|
|A_7_ce0        |  out|    1|   ap_memory|           A_7|         array|
|A_7_q0         |   in|   32|   ap_memory|           A_7|         array|
|B_0_0          |   in|   32|     ap_none|         B_0_0|       pointer|
|B_0_1          |   in|   32|     ap_none|         B_0_1|       pointer|
|B_0_2          |   in|   32|     ap_none|         B_0_2|       pointer|
|B_0_3          |   in|   32|     ap_none|         B_0_3|       pointer|
|B_0_4          |   in|   32|     ap_none|         B_0_4|       pointer|
|B_0_5          |   in|   32|     ap_none|         B_0_5|       pointer|
|B_0_6          |   in|   32|     ap_none|         B_0_6|       pointer|
|B_0_7          |   in|   32|     ap_none|         B_0_7|       pointer|
|B_1_0          |   in|   32|     ap_none|         B_1_0|       pointer|
|B_1_1          |   in|   32|     ap_none|         B_1_1|       pointer|
|B_1_2          |   in|   32|     ap_none|         B_1_2|       pointer|
|B_1_3          |   in|   32|     ap_none|         B_1_3|       pointer|
|B_1_4          |   in|   32|     ap_none|         B_1_4|       pointer|
|B_1_5          |   in|   32|     ap_none|         B_1_5|       pointer|
|B_1_6          |   in|   32|     ap_none|         B_1_6|       pointer|
|B_1_7          |   in|   32|     ap_none|         B_1_7|       pointer|
|B_2_0          |   in|   32|     ap_none|         B_2_0|       pointer|
|B_2_1          |   in|   32|     ap_none|         B_2_1|       pointer|
|B_2_2          |   in|   32|     ap_none|         B_2_2|       pointer|
|B_2_3          |   in|   32|     ap_none|         B_2_3|       pointer|
|B_2_4          |   in|   32|     ap_none|         B_2_4|       pointer|
|B_2_5          |   in|   32|     ap_none|         B_2_5|       pointer|
|B_2_6          |   in|   32|     ap_none|         B_2_6|       pointer|
|B_2_7          |   in|   32|     ap_none|         B_2_7|       pointer|
|B_3_0          |   in|   32|     ap_none|         B_3_0|       pointer|
|B_3_1          |   in|   32|     ap_none|         B_3_1|       pointer|
|B_3_2          |   in|   32|     ap_none|         B_3_2|       pointer|
|B_3_3          |   in|   32|     ap_none|         B_3_3|       pointer|
|B_3_4          |   in|   32|     ap_none|         B_3_4|       pointer|
|B_3_5          |   in|   32|     ap_none|         B_3_5|       pointer|
|B_3_6          |   in|   32|     ap_none|         B_3_6|       pointer|
|B_3_7          |   in|   32|     ap_none|         B_3_7|       pointer|
|B_4_0          |   in|   32|     ap_none|         B_4_0|       pointer|
|B_4_1          |   in|   32|     ap_none|         B_4_1|       pointer|
|B_4_2          |   in|   32|     ap_none|         B_4_2|       pointer|
|B_4_3          |   in|   32|     ap_none|         B_4_3|       pointer|
|B_4_4          |   in|   32|     ap_none|         B_4_4|       pointer|
|B_4_5          |   in|   32|     ap_none|         B_4_5|       pointer|
|B_4_6          |   in|   32|     ap_none|         B_4_6|       pointer|
|B_4_7          |   in|   32|     ap_none|         B_4_7|       pointer|
|B_5_0          |   in|   32|     ap_none|         B_5_0|       pointer|
|B_5_1          |   in|   32|     ap_none|         B_5_1|       pointer|
|B_5_2          |   in|   32|     ap_none|         B_5_2|       pointer|
|B_5_3          |   in|   32|     ap_none|         B_5_3|       pointer|
|B_5_4          |   in|   32|     ap_none|         B_5_4|       pointer|
|B_5_5          |   in|   32|     ap_none|         B_5_5|       pointer|
|B_5_6          |   in|   32|     ap_none|         B_5_6|       pointer|
|B_5_7          |   in|   32|     ap_none|         B_5_7|       pointer|
|B_6_0          |   in|   32|     ap_none|         B_6_0|       pointer|
|B_6_1          |   in|   32|     ap_none|         B_6_1|       pointer|
|B_6_2          |   in|   32|     ap_none|         B_6_2|       pointer|
|B_6_3          |   in|   32|     ap_none|         B_6_3|       pointer|
|B_6_4          |   in|   32|     ap_none|         B_6_4|       pointer|
|B_6_5          |   in|   32|     ap_none|         B_6_5|       pointer|
|B_6_6          |   in|   32|     ap_none|         B_6_6|       pointer|
|B_6_7          |   in|   32|     ap_none|         B_6_7|       pointer|
|B_7_0          |   in|   32|     ap_none|         B_7_0|       pointer|
|B_7_1          |   in|   32|     ap_none|         B_7_1|       pointer|
|B_7_2          |   in|   32|     ap_none|         B_7_2|       pointer|
|B_7_3          |   in|   32|     ap_none|         B_7_3|       pointer|
|B_7_4          |   in|   32|     ap_none|         B_7_4|       pointer|
|B_7_5          |   in|   32|     ap_none|         B_7_5|       pointer|
|B_7_6          |   in|   32|     ap_none|         B_7_6|       pointer|
|B_7_7          |   in|   32|     ap_none|         B_7_7|       pointer|
|AB_0_address0  |  out|    3|   ap_memory|          AB_0|         array|
|AB_0_ce0       |  out|    1|   ap_memory|          AB_0|         array|
|AB_0_we0       |  out|    1|   ap_memory|          AB_0|         array|
|AB_0_d0        |  out|   32|   ap_memory|          AB_0|         array|
|AB_1_address0  |  out|    3|   ap_memory|          AB_1|         array|
|AB_1_ce0       |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_we0       |  out|    1|   ap_memory|          AB_1|         array|
|AB_1_d0        |  out|   32|   ap_memory|          AB_1|         array|
|AB_2_address0  |  out|    3|   ap_memory|          AB_2|         array|
|AB_2_ce0       |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_we0       |  out|    1|   ap_memory|          AB_2|         array|
|AB_2_d0        |  out|   32|   ap_memory|          AB_2|         array|
|AB_3_address0  |  out|    3|   ap_memory|          AB_3|         array|
|AB_3_ce0       |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_we0       |  out|    1|   ap_memory|          AB_3|         array|
|AB_3_d0        |  out|   32|   ap_memory|          AB_3|         array|
|AB_4_address0  |  out|    3|   ap_memory|          AB_4|         array|
|AB_4_ce0       |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_we0       |  out|    1|   ap_memory|          AB_4|         array|
|AB_4_d0        |  out|   32|   ap_memory|          AB_4|         array|
|AB_5_address0  |  out|    3|   ap_memory|          AB_5|         array|
|AB_5_ce0       |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_we0       |  out|    1|   ap_memory|          AB_5|         array|
|AB_5_d0        |  out|   32|   ap_memory|          AB_5|         array|
|AB_6_address0  |  out|    3|   ap_memory|          AB_6|         array|
|AB_6_ce0       |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_we0       |  out|    1|   ap_memory|          AB_6|         array|
|AB_6_d0        |  out|   32|   ap_memory|          AB_6|         array|
|AB_7_address0  |  out|    3|   ap_memory|          AB_7|         array|
|AB_7_ce0       |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_we0       |  out|    1|   ap_memory|          AB_7|         array|
|AB_7_d0        |  out|   32|   ap_memory|          AB_7|         array|
+---------------+-----+-----+------------+--------------+--------------+

