<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta content="width=device-width, initial-scale=1.0" name="viewport">

  <title>32-Bit ALU: RTL-to-GDSII Design Flow - Internship Report</title>
  <meta content="Comprehensive internship report on designing a 32-bit Arithmetic Logic Unit from RTL to GDSII using open-source EDA tools" name="description">
  <meta content="ALU, RTL-to-GDSII, VLSI Design, Verilog, QFlow, Yosys, Open-Source EDA, Digital Design, ASIC" name="keywords">

  <!-- Favicons -->
  <link href="../assets/img/favicon.png" rel="icon">
  <link href="../assets/img/apple-touch-icon.png" rel="apple-touch-icon">

  <!-- Google Fonts -->
  <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,300i,400,400i,600,600i,700,700i|Raleway:300,300i,400,400i,500,500i,600,600i,700,700i|Poppins:300,300i,400,400i,500,500i,600,600i,700,700i" rel="stylesheet">

  <!-- Vendor CSS Files -->
  <link href="../assets/vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">
  <link href="../assets/vendor/icofont/icofont.min.css" rel="stylesheet">
  <link href="../assets/vendor/remixicon/remixicon.css" rel="stylesheet">
  <link href="../assets/vendor/owl.carousel/assets/owl.carousel.min.css" rel="stylesheet">
  <link href="../assets/vendor/boxicons/css/boxicons.min.css" rel="stylesheet">
  <link href="../assets/vendor/venobox/venobox.css" rel="stylesheet">

  <!-- Template Main CSS File -->
  <link href="../assets/css/style.css" rel="stylesheet">
</head>

<body>
  <main id="main">
    <div id="portfolio-details" class="portfolio-details">
      <div class="container">
        <div class="row">

          <div class="col-lg-12 portfolio-info">
            <br>
            <h2 style="color:#12d640">32-Bit ALU: RTL-to-GDSII Design Flow</h2>

            <ul style="text-align: justify; list-style-type: none; padding-left: 0;">
              <li style="color:#12d640;"><strong>Project Specifications:</strong></li>
              <li>7,372 Standard Cells (443 Flip-flops), Maximum Frequency ~190 MHz, 29 Unique Operations, 8,135 Routed Nets, OSU 0.18µm Technology, QFlow Open-Source Toolchain (Yosys, GrayWolf, Qrouter, Magic VLSI), Internship: NIELIT Centre of Excellence in Chip Design, Duration: 06 Weeks / 90 Hours (Online), Grade: S (80% and above)</li>
            </ul>

            <ul style="text-align: justify;">
              <h5 style="color:#12d640;">Project Description</h5>
            <p style="text-align: justify;">
              This M.Tech internship project demonstrates a complete RTL-to-GDSII design flow for a 32-bit Arithmetic Logic Unit using entirely open-source EDA tools. The ALU implements 29 operations including signed/unsigned arithmetic (add, subtract, multiply, divide), 16 boolean logic functions, and three shift types. The design features a Brent-Kung parallel prefix adder for high-speed arithmetic and sequential state machines for area-efficient 32-cycle multiplication and division operations.
            </p>
              <h5 style="color:#12d640;">Design Implementation</h5>
            <p style="text-align: justify;">
              Synthesis with Yosys produced 7,372 cells optimized with AOI/OAI complex gates. Static timing analysis revealed a 5.24 ns critical path through the Brent-Kung adder, achieving approximately 190 MHz maximum frequency. Physical design completed successfully with GrayWolf placement of 9,164 instances and Qrouter routing of 8,135 nets with zero DRC violations. Functional verification using Icarus Verilog achieved 100% pass rate across 66 randomized test cases.
            </p>
            <p style="text-align: justify;">
              The complete design flow from Verilog RTL through synthesis, placement, routing, timing analysis, and GDSII generation validates the maturity of open-source VLSI tools for complex digital system design. Final layout processed 130,000+ geometric rectangles across multiple metal layers, demonstrating fabrication readiness on OSU 0.18µm standard cell technology.
            </p>
            </ul>

            <div class="section-title">
              <h2 style="color:#12d640;">Project Statistics & Metrics</h2>
            </div>
          </div>

          <!-- Key Statistics Section -->
          <div class="row mt-4">
            <div class="col-lg-4 col-md-4 mb-3">
              <div style="border: 2px solid #12d640; padding: 20px; border-radius: 8px; text-align: center;">
                <h3 style="color:#12d640; margin-bottom: 10px;">7,372</h3>
                <p style="margin: 0;">Total Standard Cells</p>
                <small>443 Flip-flops, 6,929 Combinational</small>
              </div>
            </div>
            <div class="col-lg-4 col-md-4 mb-3">
              <div style="border: 2px solid #12d640; padding: 20px; border-radius: 8px; text-align: center;">
                <h3 style="color:#12d640; margin-bottom: 10px;">~190 MHz</h3>
                <p style="margin: 0;">Maximum Frequency</p>
                <small>5.24 ns Critical Path Delay</small>
              </div>
            </div>
            <div class="col-lg-4 col-md-4 mb-3">
              <div style="border: 2px solid #12d640; padding: 20px; border-radius: 8px; text-align: center;">
                <h3 style="color:#12d640; margin-bottom: 10px;">100%</h3>
                <p style="margin: 0;">Verification Pass Rate</p>
                <small>66 Test Cases, 3 Random Seeds</small>
              </div>
            </div>
            <div class="col-lg-4 col-md-4 mb-3">
              <div style="border: 2px solid #12d640; padding: 20px; border-radius: 8px; text-align: center;">
                <h3 style="color:#12d640; margin-bottom: 10px;">29</h3>
                <p style="margin: 0;">Unique Operations</p>
                <small>Arithmetic, Boolean, Shift, Special</small>
              </div>
            </div>
            <div class="col-lg-4 col-md-4 mb-3">
              <div style="border: 2px solid #12d640; padding: 20px; border-radius: 8px; text-align: center;">
                <h3 style="color:#12d640; margin-bottom: 10px;">8,135</h3>
                <p style="margin: 0;">Routed Nets</p>
                <small>Zero DRC Violations</small>
              </div>
            </div>
            <div class="col-lg-4 col-md-4 mb-3">
              <div style="border: 2px solid #12d640; padding: 20px; border-radius: 8px; text-align: center;">
                <h3 style="color:#12d640; margin-bottom: 10px;">0.18µm</h3>
                <p style="margin: 0;">Process Technology</p>
                <small>OSU Standard Cell Library</small>
              </div>
            </div>
          </div>
          <!-- End Statistics Section -->

          <div class="col-lg-12 mt-4">
            <div class="section-title">
              <h2 style="color:#12d640;">Design Flow Results</h2>
            </div>
          </div>

          <!-- Image Grid Section -->
          <div class="row mt-4">
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/2.png" class="img-fluid rounded shadow-sm" alt="RTL-to-GDSII Process Flow">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/3.png" class="img-fluid rounded shadow-sm" alt="ALU Architecture Diagram">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/4.png" class="img-fluid rounded shadow-sm" alt="Yosys Synthesis Output">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/5.png" class="img-fluid rounded shadow-sm" alt="GTKWave Verification Results">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/6.png" class="img-fluid rounded shadow-sm" alt="GrayWolf Placement View">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/7.png" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/8.png" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/9.png" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/10.png" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/11.png" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/12.jpg" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            <div class="col-lg-4 col-md-6 mb-4">
              <img src="../assets/img/project/ALU/13.png" class="img-fluid rounded shadow-sm" alt="Final GDSII Layout">
            </div>
            
          </div>
          <!-- End Image Grid Section -->

        </div>
      </div>
    </div>
  </main>

  <!-- Vendor JS Files -->
  <script src="../assets/vendor/jquery/jquery.min.js"></script>
  <script src="../assets/vendor/bootstrap/js/bootstrap.bundle.min.js"></script>
  <script src="../assets/vendor/jquery.easing/jquery.easing.min.js"></script>
  <script src="../assets/vendor/php-email-form/validate.js"></script>
  <script src="../assets/vendor/waypoints/jquery.waypoints.min.js"></script>
  <script src="../assets/vendor/counterup/counterup.min.js"></script>
  <script src="../assets/vendor/owl.carousel/owl.carousel.min.js"></script>
  <script src="../assets/vendor/isotope-layout/isotope.pkgd.min.js"></script>
  <script src="../assets/vendor/venobox/venobox.min.js"></script>

  <!-- Template Main JS File -->
  <script src="../assets/js/main.js"></script>
</body>
</html>
